{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726529273728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726529273728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 20:27:53 2024 " "Processing started: Mon Sep 16 20:27:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726529273728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529273728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WordShifter -c WordShifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off WordShifter -c WordShifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529273728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726529274109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726529274109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wordshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordShifter-Behavioral " "Found design unit 1: WordShifter-Behavioral" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726529281707 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordShifter " "Found entity 1: WordShifter" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726529281707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WordShifter " "Elaborating entity \"WordShifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726529281734 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 WordShifter.vhd(77) " "VHDL Process Statement warning at WordShifter.vhd(77): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 WordShifter.vhd(77) " "VHDL Process Statement warning at WordShifter.vhd(77): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 WordShifter.vhd(77) " "VHDL Process Statement warning at WordShifter.vhd(77): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[0\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[1\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[2\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[3\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[4\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[5\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] WordShifter.vhd(77) " "Inferred latch for \"HEX3\[6\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[0\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[1\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[2\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281739 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[3\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[4\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[5\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] WordShifter.vhd(77) " "Inferred latch for \"HEX4\[6\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[0\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[1\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[2\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[3\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[4\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[5\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] WordShifter.vhd(77) " "Inferred latch for \"HEX5\[6\]\" at WordShifter.vhd(77)" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529281740 "|WordShifter"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[5\]\$latch HEX5\[0\]\$latch " "Duplicate LATCH primitive \"HEX5\[5\]\$latch\" merged with LATCH primitive \"HEX5\[0\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[2\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX5\[2\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[4\]\$latch HEX5\[3\]\$latch " "Duplicate LATCH primitive \"HEX5\[4\]\$latch\" merged with LATCH primitive \"HEX5\[3\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[5\]\$latch HEX5\[6\]\$latch " "Duplicate LATCH primitive \"HEX4\[5\]\$latch\" merged with LATCH primitive \"HEX5\[6\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[0\]\$latch HEX5\[6\]\$latch " "Duplicate LATCH primitive \"HEX4\[0\]\$latch\" merged with LATCH primitive \"HEX5\[6\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[2\]\$latch HEX4\[1\]\$latch " "Duplicate LATCH primitive \"HEX4\[2\]\$latch\" merged with LATCH primitive \"HEX4\[1\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[4\]\$latch HEX4\[3\]\$latch " "Duplicate LATCH primitive \"HEX4\[4\]\$latch\" merged with LATCH primitive \"HEX4\[3\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[5\]\$latch HEX4\[6\]\$latch " "Duplicate LATCH primitive \"HEX3\[5\]\$latch\" merged with LATCH primitive \"HEX4\[6\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[0\]\$latch HEX4\[6\]\$latch " "Duplicate LATCH primitive \"HEX3\[0\]\$latch\" merged with LATCH primitive \"HEX4\[6\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[2\]\$latch HEX3\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[2\]\$latch\" merged with LATCH primitive \"HEX3\[1\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[4\]\$latch HEX3\[3\]\$latch " "Duplicate LATCH primitive \"HEX3\[4\]\$latch\" merged with LATCH primitive \"HEX3\[3\]\$latch\"" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726529282124 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1726529282124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[0\]\$latch " "Latch HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282124 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[1\]\$latch " "Latch HEX5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282124 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[3\]\$latch " "Latch HEX5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[6\]\$latch " "Latch HEX5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[1\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[1\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[1\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[1\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[1\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[1\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rotation_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal rotation_counter\[2\]" {  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726529282125 ""}  } { { "WordShifter.vhd" "" { Text "C:/Users/15447326/Desktop/Aula4/Parte05/WordShifter.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726529282125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726529282198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726529282469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726529282469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726529282504 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726529282504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726529282504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726529282504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726529282524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 20:28:02 2024 " "Processing ended: Mon Sep 16 20:28:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726529282524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726529282524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726529282524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726529282524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726529283642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726529283643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 20:28:03 2024 " "Processing started: Mon Sep 16 20:28:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726529283643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726529283643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WordShifter -c WordShifter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off WordShifter -c WordShifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726529283643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726529283737 ""}
{ "Info" "0" "" "Project  = WordShifter" {  } {  } 0 0 "Project  = WordShifter" 0 0 "Fitter" 0 0 1726529283738 ""}
{ "Info" "0" "" "Revision = WordShifter" {  } {  } 0 0 "Revision = WordShifter" 0 0 "Fitter" 0 0 1726529283738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726529283852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726529283852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WordShifter 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"WordShifter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726529283860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726529283897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726529283897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726529284107 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726529284133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726529284244 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 44 " "No exact pin location assignment(s) for 2 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726529284430 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1726529288038 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 30 global CLKCTRL_G11 " "clk~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1726529288122 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1726529288122 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529288122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726529288125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726529288126 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726529288126 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726529288127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726529288127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726529288127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726529288127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726529288127 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726529288127 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529288167 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1726529290768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WordShifter.sdc " "Synopsys Design Constraints File file not found: 'WordShifter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726529290769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726529290769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726529290771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726529290771 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726529290771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726529290775 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1726529290852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529291479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726529292029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726529292738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529292738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726529293700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/15447326/Desktop/Aula4/Parte05/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726529295761 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726529295761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726529296619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726529296619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529296622 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726529297815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726529297828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726529298170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726529298171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726529298507 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726529300599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15447326/Desktop/Aula4/Parte05/output_files/WordShifter.fit.smsg " "Generated suppressed messages file C:/Users/15447326/Desktop/Aula4/Parte05/output_files/WordShifter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726529300867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6234 " "Peak virtual memory: 6234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726529301259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 20:28:21 2024 " "Processing ended: Mon Sep 16 20:28:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726529301259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726529301259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726529301259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726529301259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726529302359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726529302360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 20:28:22 2024 " "Processing started: Mon Sep 16 20:28:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726529302360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726529302360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WordShifter -c WordShifter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off WordShifter -c WordShifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726529302360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726529303017 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726529305182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726529305395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 20:28:25 2024 " "Processing ended: Mon Sep 16 20:28:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726529305395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726529305395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726529305395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726529305395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726529306077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726529306597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726529306598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 20:28:26 2024 " "Processing started: Mon Sep 16 20:28:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726529306598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726529306598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WordShifter -c WordShifter " "Command: quartus_sta WordShifter -c WordShifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726529306598 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726529306693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726529307211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726529307211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1726529307504 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WordShifter.sdc " "Synopsys Design Constraints File file not found: 'WordShifter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726529307527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307528 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726529307528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rotation_counter\[1\] rotation_counter\[1\] " "create_clock -period 1.000 -name rotation_counter\[1\] rotation_counter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726529307528 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726529307528 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726529307530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726529307531 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726529307532 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726529307540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726529307554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726529307554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.826 " "Worst-case setup slack is -4.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.826             -40.190 rotation_counter\[1\]  " "   -4.826             -40.190 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.915            -110.857 clk  " "   -3.915            -110.857 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 rotation_counter\[1\]  " "    0.229               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529307575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529307578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -31.637 clk  " "   -0.538             -31.637 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 rotation_counter\[1\]  " "    0.301               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529307586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529307586 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726529307595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726529307624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726529308454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726529308494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726529308507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726529308507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.957 " "Worst-case setup slack is -4.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.957             -41.500 rotation_counter\[1\]  " "   -4.957             -41.500 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833            -110.324 clk  " "   -3.833            -110.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529308523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 rotation_counter\[1\]  " "    0.136               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk  " "    0.454               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529308526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529308536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529308541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.568 clk  " "   -0.538             -32.568 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 rotation_counter\[1\]  " "    0.280               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529308553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529308553 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726529308561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726529308707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726529309351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726529309400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726529309402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726529309402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.956 " "Worst-case setup slack is -1.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.956             -15.634 rotation_counter\[1\]  " "   -1.956             -15.634 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778             -31.248 clk  " "   -1.778             -31.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 rotation_counter\[1\]  " "    0.083               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk  " "    0.203               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529309416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529309423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -3.419 clk  " "   -0.088              -3.419 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 rotation_counter\[1\]  " "    0.413               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309425 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726529309435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726529309572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726529309573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726529309573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.809 " "Worst-case setup slack is -1.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809             -14.602 rotation_counter\[1\]  " "   -1.809             -14.602 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -25.686 clk  " "   -1.470             -25.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 rotation_counter\[1\]  " "    0.090               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk  " "    0.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529309589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726529309597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -3.586 clk  " "   -0.091              -3.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 rotation_counter\[1\]  " "    0.415               0.000 rotation_counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726529309603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726529309603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726529311101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726529311102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5113 " "Peak virtual memory: 5113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726529311167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 20:28:31 2024 " "Processing ended: Mon Sep 16 20:28:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726529311167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726529311167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726529311167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726529311167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726529311881 ""}
