{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550979017158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550979017159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 24 11:30:17 2019 " "Processing started: Sun Feb 24 11:30:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550979017159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550979017159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550979017159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1550979017426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_fifo/fifo_sync/rtl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_fifo/fifo_sync/rtl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../rtl/sync_fifo.v" "" { Text "L:/FPWG_WORK/FPGA_FIFO/FIFO_SYNC/rtl/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550979017466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550979017466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_fifo/fifo_sync/ip/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_fifo/fifo_sync/ip/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ip/ram.v" "" { Text "L:/FPWG_WORK/FPGA_FIFO/FIFO_SYNC/ip/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550979017469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550979017469 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "fifo_wr_err sync_fifo.v(39) " "Verilog HDL error at sync_fifo.v(39): value cannot be assigned to input \"fifo_wr_err\"" {  } { { "../rtl/sync_fifo.v" "" { Text "L:/FPWG_WORK/FPGA_FIFO/FIFO_SYNC/rtl/sync_fifo.v" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550979017470 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "fifo_rd_err sync_fifo.v(40) " "Verilog HDL error at sync_fifo.v(40): value cannot be assigned to input \"fifo_rd_err\"" {  } { { "../rtl/sync_fifo.v" "" { Text "L:/FPWG_WORK/FPGA_FIFO/FIFO_SYNC/rtl/sync_fifo.v" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550979017470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_fifo " "Elaborating entity \"sync_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550979017503 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1550979017506 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550979017586 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 24 11:30:17 2019 " "Processing ended: Sun Feb 24 11:30:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550979017586 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550979017586 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550979017586 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550979017586 ""}
