verilog work "MyMC14495.vf"
verilog work "../../lab13/ShiftReg8b/SLReg8b.v"
verilog work "SR_LATCH.vf"
verilog work "../../lab13/LEDP2S/SLReg9b.v"
verilog work "../../lab13/LEDP2S/LED.v"
verilog work "../../lab12/MyRegCounter/Load_Gen.v"
verilog work "clk_128.v"
verilog work "../My74LS161/My74LS161.v"
verilog work "../../lab13/SEGP2S/SEGP2S.v"
verilog work "Top.v"
verilog work "Top_sim.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
