INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Administrator' on host 'desktop-uicig95' (Windows NT_amd64 version 6.2) on Wed Nov 07 09:49:43 +0800 2018
INFO: [HLS 200-10] In directory 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/PSPgenerator'
INFO: [HLS 200-10] Opening project 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/PSPgenerator/PSPgenerator'.
INFO: [HLS 200-10] Adding design file 'PSPgenerator.cpp' to the project
INFO: [HLS 200-10] Adding design file 'PSPgenerator.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'PSP_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'PSP_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/PSPgenerator/PSPgenerator/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'PSPgenerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 45.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 45.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 107.590 ; gain = 50.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 109.980 ; gain = 52.402
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 133.664 ; gain = 76.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 133.664 ; gain = 76.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PSP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PSP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.742 seconds; current allocated memory: 83.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 83.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PSP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'PSP/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSP/spike_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'PSP/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'PSP' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'PSP_fptrunc_64ns_32_1_1' to 'PSP_fptrunc_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PSP_fpext_32ns_64_1_1' to 'PSP_fpext_32ns_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PSP_dsub_64ns_64ns_64_5_full_dsp_1' to 'PSP_dsub_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PSP_dmul_64ns_64ns_64_6_max_dsp_1' to 'PSP_dmul_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PSP_dexp_64ns_64ns_64_18_full_dsp_1' to 'PSP_dexp_64ns_64nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'PSP_dexp_64ns_64nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PSP_dmul_64ns_64neOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PSP_dsub_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PSP_fpext_32ns_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'PSP_fptrunc_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PSP'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 84.102 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 134.738 ; gain = 77.160
INFO: [SYSC 207-301] Generating SystemC RTL for PSP.
INFO: [VHDL 208-304] Generating VHDL RTL for PSP.
INFO: [VLOG 209-307] Generating Verilog RTL for PSP.
INFO: [HLS 200-112] Total elapsed time: 15.961 seconds; peak allocated memory: 84.102 MB.
