static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_3 * V_5 , * V_6 ;\r\nint V_7 ;\r\nT_1 * V_8 ;\r\nF_2 ( V_2 -> V_9 , V_10 , L_1 ) ;\r\nF_3 ( V_2 -> V_9 , V_11 ) ;\r\nV_7 = F_4 ( V_1 , 0 ) + F_4 ( V_1 , 1 ) * 256 ;\r\nif ( V_3 ) {\r\nV_6 = F_5 ( V_3 , V_12 , V_1 , 0 , 2 ,\r\nL_1 ) ;\r\nV_5 = F_6 ( V_6 , V_13 ) ;\r\nF_7 ( V_5 , V_14 , V_1 , 0 , 2 ,\r\nV_7 , L_2 , V_7 ) ;\r\n}\r\nV_8 = F_8 ( V_1 , 2 , V_7 ) ;\r\nF_9 ( V_15 , V_8 , V_2 , V_3 ) ;\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nvoid\r\nF_11 ( void )\r\n{\r\nstatic T_5 V_16 [] = {\r\n{ & V_14 ,\r\n{ L_3 , L_4 , V_17 , V_18 , NULL , 0x0 ,\r\nL_5 , V_19 } } ,\r\n} ;\r\nstatic T_6 * V_20 [] = {\r\n& V_13 ,\r\n} ;\r\nV_12 = F_12 ( L_6 ,\r\nL_1 , L_7 ) ;\r\nF_13 ( V_12 , V_16 , F_14 ( V_16 ) ) ;\r\nF_15 ( V_20 , F_14 ( V_20 ) ) ;\r\n}\r\nvoid\r\nF_16 ( void )\r\n{\r\nT_7 V_21 ;\r\nV_15 = F_17 ( L_8 , V_12 ) ;\r\nV_21 = F_18 ( F_1 ,\r\nV_12 ) ;\r\nF_19 ( L_9 , V_22 , V_21 ) ;\r\n}
