#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 25 12:37:12 2020
# Process ID: 7724
# Current directory: C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17984 C:\Users\Sankar\Desktop\final proj\recover test1\recovertest1\recovertest1.xpr
# Log file: C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/vivado.log
# Journal file: C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1064.082 ; gain = 327.715
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Sankar/Desktop/final proj/recover test1/coverrecover_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Sankar/Desktop/final proj/recover test1/posnegX.v}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coverrecover_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coverrecover_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.srcs/sources_1/new/coverrecover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/coverrecover_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b895406cf402416f8b90d431d3ccca17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coverrecover_tb_behav xil_defaultlib.coverrecover_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.coverrecover_default
Compiling module xil_defaultlib.coverrecover_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coverrecover_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sankar/Desktop/final -notrace
couldn't read file "C:/Users/Sankar/Desktop/final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 12:39:23 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coverrecover_tb_behav -key {Behavioral:sim_1:Functional:coverrecover_tb} -tclbatch {coverrecover_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source coverrecover_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coverrecover_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coverrecover_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coverrecover_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.srcs/sources_1/new/coverrecover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sankar/Desktop/final proj/recover test1/coverrecover_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coverrecover_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b895406cf402416f8b90d431d3ccca17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coverrecover_tb_behav xil_defaultlib.coverrecover_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.recovunit_ne_default
Compiling module xil_defaultlib.coverrecover_default
Compiling module xil_defaultlib.coverrecover_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot coverrecover_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sankar/Desktop/final proj/recover test1/recovertest1/recovertest1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coverrecover_tb_behav -key {Behavioral:sim_1:Functional:coverrecover_tb} -tclbatch {coverrecover_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source coverrecover_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coverrecover_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 12:42:28 2020...
