{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595692341941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595692341942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 25 17:52:21 2020 " "Processing started: Sat Jul 25 17:52:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595692341942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595692341942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595692341942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595692342642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595692342642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(46) " "Verilog HDL Declaration information at Main_Controller.sv(46): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(46) " "Verilog HDL Declaration information at Main_Controller.sv(46): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(26) " "Verilog HDL Declaration information at DMA.sv(26): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(26) " "Verilog HDL Declaration information at DMA.sv(26): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(26) " "Verilog HDL Declaration information at DMA.sv(26): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(206) " "Verilog HDL information at testbench.sv(206): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1595692353471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file dma_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_pkg (SystemVerilog) " "Found design unit 1: dma_pkg (SystemVerilog)" {  } { { "dma_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_dma " "Found entity 1: testbench_dma" {  } { { "testbench_dma.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(26) " "Verilog HDL Declaration information at Convolution_1_1.sv(26): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595692353493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353495 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353495 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353495 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353495 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ram_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_pkg (SystemVerilog) " "Found design unit 1: ram_pkg (SystemVerilog)" {  } { { "ram_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/ram_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595692353502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595692353502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595692353578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_controller Main_controller:mc " "Elaborating entity \"Main_controller\" for hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA DMA:dma " "Elaborating entity \"DMA\" for hierarchy \"DMA:dma\"" {  } { { "inverted_residual_block.sv" "dma" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353593 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[0\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[0\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[1\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[1\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[2\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[2\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[3\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[3\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[4\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[4\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[5\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[5\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[6\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[6\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[7\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[7\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[8\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[8\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353666 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[9\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[9\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[10\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[10\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[11\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[11\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[12\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[12\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[13\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[13\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[14\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[14\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[15\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[15\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[16\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[16\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[17\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[17\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[18\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[18\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[19\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[19\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[20\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[20\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353667 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[21\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[21\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[22\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[22\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[23\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[23\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[24\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[24\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[25\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[25\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[26\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[26\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[27\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[27\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[28\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[28\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[29\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[29\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[30\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[30\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[31\] DMA.sv(164) " "Inferred latch for \"mem_offset\[0\]\[31\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[0\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[0\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353668 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[1\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[1\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[2\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[2\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[3\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[3\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[4\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[4\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[5\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[5\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[6\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[6\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[7\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[7\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[8\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[8\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[9\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[9\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[10\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[10\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[11\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[11\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[12\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[12\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353669 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[13\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[13\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[14\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[14\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[15\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[15\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[16\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[16\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[17\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[17\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[18\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[18\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[19\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[19\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[20\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[20\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[21\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[21\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[22\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[22\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[23\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[23\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353670 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[24\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[24\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[25\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[25\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[26\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[26\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[27\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[27\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[28\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[28\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[29\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[29\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[30\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[30\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[1\]\[31\] DMA.sv(164) " "Inferred latch for \"mem_offset\[1\]\[31\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[0\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[0\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[1\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[1\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[2\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[2\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[3\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[3\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353671 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[4\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[4\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[5\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[5\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[6\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[6\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[7\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[7\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[8\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[8\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[9\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[9\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[10\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[10\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[11\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[11\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[12\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[12\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[13\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[13\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[14\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[14\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[15\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[15\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353672 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[16\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[16\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[17\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[17\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[18\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[18\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[19\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[19\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[20\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[20\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[21\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[21\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[22\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[22\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[23\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[23\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[24\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[24\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[25\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[25\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[26\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[26\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[27\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[27\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[28\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[28\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353673 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[29\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[29\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[30\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[30\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[31\] DMA.sv(164) " "Inferred latch for \"mem_offset\[2\]\[31\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[0\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[0\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[1\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[1\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[2\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[2\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[3\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[3\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[4\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[4\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[5\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[5\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[6\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[6\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353674 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[7\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[7\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[8\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[8\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[9\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[9\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[10\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[10\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[11\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[11\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[12\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[12\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[13\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[13\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[14\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[14\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[15\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[15\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353675 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[16\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[16\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[17\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[17\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[18\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[18\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[19\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[19\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[20\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[20\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[21\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[21\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[22\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[22\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[23\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[23\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[24\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[24\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[25\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[25\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353676 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[26\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[26\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[27\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[27\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[28\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[28\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[29\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[29\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[30\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[30\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[3\]\[31\] DMA.sv(164) " "Inferred latch for \"mem_offset\[3\]\[31\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[0\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[0\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[1\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[1\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[2\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[2\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[3\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[3\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[4\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[4\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353677 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[5\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[5\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[6\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[6\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[7\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[7\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[8\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[8\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[9\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[9\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[10\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[10\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[11\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[11\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[12\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[12\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[13\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[13\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[14\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[14\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353678 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[15\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[15\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353679 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[16\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[16\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353681 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[17\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[17\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353681 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[18\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[18\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353681 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[19\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[19\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353682 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[20\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[20\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[21\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[21\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[22\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[22\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[23\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[23\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[24\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[24\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[25\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[25\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[26\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[26\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[27\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[27\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353683 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[28\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[28\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353684 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[29\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[29\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353684 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[30\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[30\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353684 "|inverted_residual_block|DMA:dma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[4\]\[31\] DMA.sv(164) " "Inferred latch for \"mem_offset\[4\]\[31\]\" at DMA.sv(164)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595692353684 "|inverted_residual_block|DMA:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_1_1 Convolution_1_1:conv_11 " "Elaborating entity \"Convolution_1_1\" for hierarchy \"Convolution_1_1:conv_11\"" {  } { { "inverted_residual_block.sv" "conv_11" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PX Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px " "Elaborating entity \"SHIFT_REGISTER_PX\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px\"" {  } { { "Convolution_1_1.sv" "reg_px" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_WG Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg " "Elaborating entity \"SHIFT_REGISTER_WG\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg\"" {  } { { "Convolution_1_1.sv" "reg_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_POS Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos " "Elaborating entity \"SHIFT_REGISTER_POS\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos\"" {  } { { "Convolution_1_1.sv" "reg_pos" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6 Convolution_1_1:conv_11\|RELU6:activation " "Elaborating entity \"RELU6\" for hierarchy \"Convolution_1_1:conv_11\|RELU6:activation\"" {  } { { "Convolution_1_1.sv" "activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMI RAM_FMI:ram_fmi " "Elaborating entity \"RAM_FMI\" for hierarchy \"RAM_FMI:ram_fmi\"" {  } { { "inverted_residual_block.sv" "ram_fmi" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KEX RAM_KEX:ram_kex " "Elaborating entity \"RAM_KEX\" for hierarchy \"RAM_KEX:ram_kex\"" {  } { { "inverted_residual_block.sv" "ram_kex" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMINT RAM_FMINT:ram_fmint " "Elaborating entity \"RAM_FMINT\" for hierarchy \"RAM_FMINT:ram_fmint\"" {  } { { "inverted_residual_block.sv" "ram_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595692353900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1595692354219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595692354234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 25 17:52:34 2020 " "Processing ended: Sat Jul 25 17:52:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595692354234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595692354234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595692354234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595692354234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595692354893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595692355730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595692355740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 25 17:52:35 2020 " "Processing started: Sat Jul 25 17:52:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595692355740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1595692355740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim master_thesis_layer inverted_residual_block " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim master_thesis_layer inverted_residual_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1595692355741 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim master_thesis_layer inverted_residual_block " "Quartus(args): --rtl_sim master_thesis_layer inverted_residual_block" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1595692355741 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1595692356004 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1595692356221 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1595692356222 ""}
{ "Warning" "0" "" "Warning: File inverted_residual_block_run_msim_rtl_verilog.do already exists - backing up current file as inverted_residual_block_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File inverted_residual_block_run_msim_rtl_verilog.do already exists - backing up current file as inverted_residual_block_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1595692356333 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" {  } { { "D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" "0" { Text "D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1595692356403 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1595692356404 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1595692356408 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1595692356408 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" {  } { { "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" "0" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1595692356408 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1595692356409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595692356409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 25 17:52:36 2020 " "Processing ended: Sat Jul 25 17:52:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595692356409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595692356409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595692356409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1595692356409 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1595692391832 ""}
