

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Fri Apr 19 00:18:15 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1062314|  1062314|  1062314|  1062314|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Product1    |  532266|  532266|       203|          -|          -|  2622|    no    |
        | + Product2   |     200|     200|         2|          -|          -|   100|    no    |
        |- ResetAccum  |     200|     200|         2|          -|          -|   100|    no    |
        |- Accum1      |  529644|  529644|       202|          -|          -|  2622|    no    |
        | + Accum2     |     200|     200|         2|          -|          -|   100|    no    |
        |- Result      |     200|     200|         2|          -|          -|   100|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	6  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_20)
	2  / (tmp_20)
5 --> 
	4  / true
6 --> 
	7  / (!tmp_16)
	8  / (tmp_16)
7 --> 
	6  / true
8 --> 
	9  / (!tmp_18)
	11  / (tmp_18)
9 --> 
	10  / (!tmp_27)
	8  / (tmp_27)
10 --> 
	9  / true
11 --> 
	12  / (!tmp_21)
12 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V = alloca [262200 x i13], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 13 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_V = alloca [100 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 14 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ii = phi i12 [ %ii_3, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 16 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ %next_mul, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 17 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.61ns)   --->   "%next_mul = add i19 %phi_mul, 100"   --->   Operation 18 'add' 'next_mul' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%tmp = icmp eq i12 %ii, -1474" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2622, i64 2622, i64 2622)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.44ns)   --->   "%ii_3 = add i12 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 21 'add' 'ii_3' <Predicate = true> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = zext i12 %ii to i64" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 23 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [2622 x i16]* %data_V, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 24 'getelementptr' 'data_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.03ns)   --->   "%cache_V = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 25 'load' 'cache_V' <Predicate = (!tmp)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 26 'br' <Predicate = (tmp)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 28 'specregionbegin' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.03ns)   --->   "%cache_V = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:34]   --->   Operation 29 'load' 'cache_V' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i16 %cache_V to i22" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 30 'sext' 'OP1_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.14>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%jj = phi i7 [ 0, %0 ], [ %jj_3, %2 ]"   --->   Operation 32 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%jj_cast6 = zext i7 %jj to i19" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 33 'zext' 'jj_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.89ns)   --->   "%tmp_20 = icmp eq i7 %jj, -28" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 34 'icmp' 'tmp_20' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 35 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.26ns)   --->   "%jj_3 = add i7 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 36 'add' 'jj_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.61ns)   --->   "%index = add i19 %jj_cast6, %phi_mul" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 38 'add' 'index' <Predicate = (!tmp_20)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_23 = zext i19 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 39 'zext' 'tmp_23' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [262200 x i6]* @w2_V, i64 0, i64 %tmp_23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 40 'getelementptr' 'w2_V_addr' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (2.03ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 41 'load' 'w2_V_load' <Predicate = (!tmp_20)> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 100> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_186)" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 42 'specregionend' 'empty_39' <Predicate = (tmp_20)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 43 'br' <Predicate = (tmp_20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.01>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (2.03ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 45 'load' 'w2_V_load' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 100> <ROM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i6 %w2_V_load to i22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 46 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.94ns)   --->   "%p_Val2_s = mul i22 %OP2_V_cast_cast, %OP1_V_cast_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 47 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.94> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_767 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %p_Val2_s, i32 10, i32 21)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 48 'partselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_187 = sext i12 %tmp_767 to i13" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 49 'sext' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [262200 x i13]* %mult_V, i64 0, i64 %tmp_23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 50 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.03ns)   --->   "store i13 %tmp_187, i13* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:36]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.03>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ %iacc_2, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 53 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.89ns)   --->   "%tmp_16 = icmp eq i7 %iacc, -28" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 54 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 55 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.26ns)   --->   "%iacc_2 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 56 'add' 'iacc_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_19 = zext i7 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 58 'zext' 'tmp_19' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%b2_V_addr = getelementptr [100 x i12]* @b2_V, i64 0, i64 %tmp_19" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 59 'getelementptr' 'b2_V_addr' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (2.03ns)   --->   "%b2_V_load = load i12* %b2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 60 'load' 'b2_V_load' <Predicate = (!tmp_16)> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 100> <ROM>
ST_6 : Operation 61 [1/1] (1.14ns)   --->   "br label %.preheader37"   --->   Operation 61 'br' <Predicate = (tmp_16)> <Delay = 1.14>

State 7 <SV = 3> <Delay = 4.06>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (2.03ns)   --->   "%b2_V_load = load i12* %b2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 63 'load' 'b2_V_load' <Predicate = true> <Delay = 2.03> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 100> <ROM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%b2_V_load_cast = sext i12 %b2_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 64 'sext' 'b2_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [100 x i16]* %acc_V, i64 0, i64 %tmp_19" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 65 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.03ns)   --->   "store i16 %b2_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.61>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%ii2 = phi i12 [ %ii_4, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 68 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i19 [ %next_mul2, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 69 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.61ns)   --->   "%next_mul2 = add i19 %phi_mul1, 100"   --->   Operation 70 'add' 'next_mul2' <Predicate = true> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.02ns)   --->   "%tmp_18 = icmp eq i12 %ii2, -1474" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 71 'icmp' 'tmp_18' <Predicate = true> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2622, i64 2622, i64 2622)"   --->   Operation 72 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.44ns)   --->   "%ii_4 = add i12 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 73 'add' 'ii_4' <Predicate = true> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 75 'specloopname' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 76 'specregionbegin' 'tmp_188' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.14ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 77 'br' <Predicate = (!tmp_18)> <Delay = 1.14>
ST_8 : Operation 78 [1/1] (1.14ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 78 'br' <Predicate = (tmp_18)> <Delay = 1.14>

State 9 <SV = 4> <Delay = 3.64>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%jj3 = phi i7 [ 0, %5 ], [ %jj_4, %7 ]"   --->   Operation 79 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%jj3_cast3 = zext i7 %jj3 to i19" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 80 'zext' 'jj3_cast3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.89ns)   --->   "%tmp_27 = icmp eq i7 %jj3, -28" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 81 'icmp' 'tmp_27' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 82 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.26ns)   --->   "%jj_4 = add i7 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 83 'add' 'jj_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.61ns)   --->   "%index_2 = add i19 %phi_mul1, %jj3_cast3" [firmware/nnet_utils/nnet_dense_latency.h:53]   --->   Operation 85 'add' 'index_2' <Predicate = (!tmp_27)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_28 = zext i7 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 86 'zext' 'tmp_28' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_29 = zext i19 %index_2 to i64" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 87 'zext' 'tmp_29' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [100 x i16]* %acc_V, i64 0, i64 %tmp_28" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 88 'getelementptr' 'acc_V_addr_4' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (2.03ns)   --->   "%p_Val2_36 = load i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 89 'load' 'p_Val2_36' <Predicate = (!tmp_27)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_addr_2 = getelementptr [262200 x i13]* %mult_V, i64 0, i64 %tmp_29" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 90 'getelementptr' 'mult_V_addr_2' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (2.03ns)   --->   "%mult_V_load = load i13* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 91 'load' 'mult_V_load' <Predicate = (!tmp_27)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_188)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 92 'specregionend' 'empty_44' <Predicate = (tmp_27)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:50]   --->   Operation 93 'br' <Predicate = (tmp_27)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.63>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 94 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/2] (2.03ns)   --->   "%p_Val2_36 = load i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 95 'load' 'p_Val2_36' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 96 [1/2] (2.03ns)   --->   "%mult_V_load = load i13* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 96 'load' 'mult_V_load' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_37 = sext i13 %mult_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 97 'sext' 'p_Val2_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.57ns)   --->   "%p_Val2_s_43 = add i16 %p_Val2_36, %p_Val2_37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 98 'add' 'p_Val2_s_43' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (2.03ns)   --->   "store i16 %p_Val2_s_43, i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:52]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.03>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%ires = phi i7 [ %ires_2, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 101 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.89ns)   --->   "%tmp_21 = icmp eq i7 %ires, -28" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 102 'icmp' 'tmp_21' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 103 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.26ns)   --->   "%ires_2 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 104 'add' 'ires_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = zext i7 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 106 'zext' 'tmp_26' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [100 x i16]* %acc_V, i64 0, i64 %tmp_26" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 107 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_11 : Operation 108 [2/2] (2.03ns)   --->   "%acc_V_load = load i16* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 108 'load' 'acc_V_load' <Predicate = (!tmp_21)> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 109 'ret' <Predicate = (tmp_21)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 4.06>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/2] (2.03ns)   --->   "%acc_V_load = load i16* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 111 'load' 'acc_V_load' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [100 x i16]* %res_V, i64 0, i64 %tmp_26" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 112 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (2.03ns)   --->   "store i16 %acc_V_load, i16* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:62]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.03> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.14ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:33) [9]  (1.14 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:33) [9]  (0 ns)
	'getelementptr' operation ('data_V_addr', firmware/nnet_utils/nnet_dense_latency.h:34) [20]  (0 ns)
	'load' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:34) on array 'data_V' [21]  (2.03 ns)

 <State 3>: 2.03ns
The critical path consists of the following:
	'load' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:34) on array 'data_V' [21]  (2.03 ns)

 <State 4>: 3.64ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:36) [25]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:37) [33]  (1.61 ns)
	'getelementptr' operation ('w2_V_addr', firmware/nnet_utils/nnet_dense_latency.h:38) [35]  (0 ns)
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dense_latency.h:38) on array 'w2_V' [36]  (2.03 ns)

 <State 5>: 8.01ns
The critical path consists of the following:
	'load' operation ('w2_V_load', firmware/nnet_utils/nnet_dense_latency.h:38) on array 'w2_V' [36]  (2.03 ns)
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:38) [38]  (3.95 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:38) of variable 'tmp_187', firmware/nnet_utils/nnet_dense_latency.h:38 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [42]  (2.03 ns)

 <State 6>: 2.03ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:44) [50]  (0 ns)
	'getelementptr' operation ('b2_V_addr', firmware/nnet_utils/nnet_dense_latency.h:45) [58]  (0 ns)
	'load' operation ('b2_V_load', firmware/nnet_utils/nnet_dense_latency.h:45) on array 'b2_V' [59]  (2.03 ns)

 <State 7>: 4.07ns
The critical path consists of the following:
	'load' operation ('b2_V_load', firmware/nnet_utils/nnet_dense_latency.h:45) on array 'b2_V' [59]  (2.03 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:45) of variable 'b2_V_load_cast', firmware/nnet_utils/nnet_dense_latency.h:45 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [62]  (2.03 ns)

 <State 8>: 1.61ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [68]  (0 ns)
	'add' operation ('next_mul2') [69]  (1.61 ns)

 <State 9>: 3.64ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:52) [79]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:53) [87]  (1.61 ns)
	'getelementptr' operation ('mult_V_addr_2', firmware/nnet_utils/nnet_dense_latency.h:54) [92]  (0 ns)
	'load' operation ('mult_V_load', firmware/nnet_utils/nnet_dense_latency.h:54) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [93]  (2.03 ns)

 <State 10>: 5.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:54) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [91]  (2.03 ns)
	'add' operation ('p_Val2_s_43', firmware/nnet_utils/nnet_dense_latency.h:54) [95]  (1.57 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:54) of variable 'p_Val2_s_43', firmware/nnet_utils/nnet_dense_latency.h:54 on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [96]  (2.03 ns)

 <State 11>: 2.03ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:60) [104]  (0 ns)
	'getelementptr' operation ('acc_V_addr_3', firmware/nnet_utils/nnet_dense_latency.h:62) [112]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:62) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [113]  (2.03 ns)

 <State 12>: 4.07ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:62) on array 'acc.V', firmware/nnet_utils/nnet_dense_latency.h:18 [113]  (2.03 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:62) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_latency.h:62 on array 'res_V' [115]  (2.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
