// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/05/2021 11:24:18"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	CLOCK_50);
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic CLOCK_50 ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \pc_top|p_mux|address_from_increment_temp_2[2]~0_combout ;
wire \pc_top|p_adder|Add0~2 ;
wire \pc_top|p_adder|Add0~6 ;
wire \pc_top|p_adder|Add0~9_sumout ;
wire \pc_top|p_adder|Add0~10 ;
wire \pc_top|p_adder|Add0~13_sumout ;
wire \KEY[3]~input_o ;
wire \pc_top|p_adder|Add0~14 ;
wire \pc_top|p_adder|Add0~17_sumout ;
wire \pc_top|p_adder|Add0~18 ;
wire \pc_top|p_adder|Add0~21_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[8]~feeder_combout ;
wire \pc_top|p_adder|Add0~22 ;
wire \pc_top|p_adder|Add0~25_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[9]~feeder_combout ;
wire \pc_top|p_adder|Add0~26 ;
wire \pc_top|p_adder|Add0~30 ;
wire \pc_top|p_adder|Add0~33_sumout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \reg_file|wr_reg_temp_1[2]~feeder_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10 ;
wire \reg_file|wr_reg_temp_2[3]~feeder_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ;
wire \control|Equal5~0_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ;
wire \control|Selector35~0_combout ;
wire \control|Selector35~1_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \control|WideOr19~0_combout ;
wire \control|WideOr19~1_combout ;
wire \my_alu|out[30]~5_combout ;
wire \my_alu|out[30]~4_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21 ;
wire \control|inst_tp|WideOr2~0_combout ;
wire \control|inst_tp|WideOr0~1_combout ;
wire \control|inst_tp|WideOr0~0_combout ;
wire \control|Mux11~0_combout ;
wire \my_alu|imm_delay[1]~feeder_combout ;
wire \control|Decoder4~2_combout ;
wire \d_mem|read_en_delay_1~q ;
wire \reg_file|wr_en_temp_2[1]~feeder_combout ;
wire \d_mem|read_en_delay_3~q ;
wire \d_mem|always4~5_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ;
wire \control|Selector37~1_combout ;
wire \control|Selector37~2_combout ;
wire \control|Selector37~3_combout ;
wire \control|Selector37~0_combout ;
wire \control|Selector37~4_combout ;
wire \control|Selector38~0_combout ;
wire \control|Selector38~1_combout ;
wire \control|Selector38~2_combout ;
wire \my_alu|control_delay[0]~DUPLICATE_q ;
wire \control|Mux5~2_combout ;
wire \control|Mux5~0_combout ;
wire \control|Mux1~0_combout ;
wire \my_alu|imm_delay[11]~DUPLICATE_q ;
wire \reg_file|wr_reg_temp_3[0]~DUPLICATE_q ;
wire \reg_file|always3~0_combout ;
wire \reg_file|always3~1_combout ;
wire \control|inst_tp|WideOr4~0_combout ;
wire \control|inst_tp|WideOr4~1_combout ;
wire \pc_top|b_adder|Mux12~0_combout ;
wire \control|imm_en~0_combout ;
wire \my_alu|imm_en_delay[0]~0_combout ;
wire \my_alu|imm_en_delay[0]~DUPLICATE_q ;
wire \control|imm_U_J[17]~18_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22 ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23 ;
wire \d_mem|xfer_size_delay_2[0]~feeder_combout ;
wire \d_mem|xfer_size_delay_2[0]~DUPLICATE_q ;
wire \my_alu|Add3~117_sumout ;
wire \my_alu|imm_en_delay[1]~DUPLICATE_q ;
wire \control|Mux10~0_combout ;
wire \reg_file|Equal2~0_combout ;
wire \my_alu|pc_delay_1[7]~feeder_combout ;
wire \my_alu|pc_delay_2[6]~DUPLICATE_q ;
wire \my_alu|pc_delay_2[5]~DUPLICATE_q ;
wire \my_alu|pc_delay_2[4]~DUPLICATE_q ;
wire \my_alu|pc_delay_1[3]~feeder_combout ;
wire \my_alu|Add3~118 ;
wire \my_alu|Add3~114 ;
wire \my_alu|Add3~50 ;
wire \my_alu|Add3~46 ;
wire \my_alu|Add3~42 ;
wire \my_alu|Add3~37_sumout ;
wire \control|Selector42~0_combout ;
wire \d_mem|is_signed_delay_1~q ;
wire \d_mem|is_signed_delay_2~q ;
wire \d_mem|is_signed_delay_3~q ;
wire \d_mem|xfer_size_delay_3[0]~DUPLICATE_q ;
wire \reg_file|register~51_combout ;
wire \reg_file|register~50_combout ;
wire \reg_file|register~52_combout ;
wire \reg_file|register~53_combout ;
wire \d_mem|data_memory_bank_1~0_combout ;
wire \d_mem|data_memory_bank_1~1_combout ;
wire \control|Mux2~0_combout ;
wire \my_alu|Mux28~0_combout ;
wire \control|imm_U_J[0]~4_combout ;
wire \control|imm_U_J[1]~3_combout ;
wire \my_alu|Mux18~0_combout ;
wire \d_mem|data_memory_bank_2~2_combout ;
wire \reg_file|register~14_combout ;
wire \reg_file|register~15_combout ;
wire \reg_file|register~16_combout ;
wire \control|Mux8~0_combout ;
wire \my_alu|Add3~45_sumout ;
wire \my_alu|Mux26~0_combout ;
wire \control|imm_U_J[7]~10_combout ;
wire \control|Mux12~0_combout ;
wire \my_alu|imm_delay[0]~DUPLICATE_q ;
wire \my_alu|out[30]~95_combout ;
wire \my_alu|Mux31~0_combout ;
wire \my_alu|Mux30~0_combout ;
wire \my_alu|ShiftLeft0~20_combout ;
wire \my_alu|out[30]~8_combout ;
wire \reg_file|register~36_combout ;
wire \reg_file|register~37_combout ;
wire \control|imm_U_J[13]~14_combout ;
wire \control|imm_U_J[15]~15_combout ;
wire \control|imm_U_J[16]~6_combout ;
wire \reg_file|register~44_combout ;
wire \my_alu|ShiftRight1~1_combout ;
wire \my_alu|ShiftRight1~2_combout ;
wire \my_alu|ShiftRight1~3_combout ;
wire \my_alu|ShiftRight1~17_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a31 ;
wire \my_alu|Mux0~0_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a24 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a25 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a27 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a26 ;
wire \my_alu|ShiftLeft0~44_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a29 ;
wire \my_alu|ShiftLeft0~46_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a23 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a20 ;
wire \my_alu|ShiftLeft0~42_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a19 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a18 ;
wire \my_alu|ShiftLeft0~39_combout ;
wire \my_alu|ShiftLeft0~47_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a2 ;
wire \my_alu|ShiftLeft0~10_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a15 ;
wire \my_alu|ShiftLeft0~7_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a5 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a7 ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a6 ;
wire \my_alu|ShiftLeft0~8_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a8 ;
wire \my_alu|ShiftLeft0~9_combout ;
wire \my_alu|ShiftLeft0~11_combout ;
wire \my_alu|ShiftLeft0~48_combout ;
wire \my_alu|Mux33~1_combout ;
wire \pc_top|b_adder|Mux1~0_combout ;
wire \control|imm_U_J[18]~17_combout ;
wire \pc_top|b_adder|Mux1~1_combout ;
wire \control|Mux5~1_combout ;
wire \control|Mux6~0_combout ;
wire \pc_top|j_adder|Add0~126_cout ;
wire \pc_top|j_adder|Add0~42 ;
wire \pc_top|j_adder|Add0~2 ;
wire \pc_top|j_adder|Add0~6 ;
wire \pc_top|j_adder|Add0~10 ;
wire \pc_top|j_adder|Add0~14 ;
wire \pc_top|j_adder|Add0~18 ;
wire \pc_top|j_adder|Add0~22 ;
wire \pc_top|j_adder|Add0~26 ;
wire \pc_top|j_adder|Add0~30 ;
wire \pc_top|j_adder|Add0~34 ;
wire \pc_top|j_adder|Add0~38 ;
wire \pc_top|j_adder|Add0~62 ;
wire \pc_top|j_adder|Add0~58 ;
wire \pc_top|j_adder|Add0~54 ;
wire \pc_top|j_adder|Add0~50 ;
wire \pc_top|j_adder|Add0~46 ;
wire \pc_top|j_adder|Add0~66 ;
wire \pc_top|j_adder|Add0~90 ;
wire \pc_top|j_adder|Add0~86 ;
wire \pc_top|j_adder|Add0~82 ;
wire \pc_top|j_adder|Add0~78 ;
wire \pc_top|j_adder|Add0~74 ;
wire \pc_top|j_adder|Add0~94 ;
wire \pc_top|j_adder|Add0~98 ;
wire \pc_top|j_adder|Add0~101_sumout ;
wire \pc_top|j_adder|Add0~85_sumout ;
wire \pc_top|p_mux|control_branch_temp_2~q ;
wire \pc_top|p_adder|Add0~42 ;
wire \pc_top|p_adder|Add0~37_sumout ;
wire \pc_top|j_adder|Add0~45_sumout ;
wire \control|imm_U_J[4]~0_combout ;
wire \pc_top|b_adder|Mux15~0_combout ;
wire \control|imm_U_J[14]~16_combout ;
wire \control|imm_U_J[3]~1_combout ;
wire \pc_top|b_adder|Mux16~0_combout ;
wire \control|imm_U_J[2]~2_combout ;
wire \pc_top|b_adder|Mux17~0_combout ;
wire \my_alu|pc_delay_1[14]~feeder_combout ;
wire \control|imm_U_J[12]~13_combout ;
wire \pc_top|b_adder|Mux18~0_combout ;
wire \control|imm_U_J[11]~12_combout ;
wire \pc_top|b_adder|Mux19~0_combout ;
wire \control|imm_U_J[10]~7_combout ;
wire \pc_top|b_adder|Mux20~0_combout ;
wire \my_alu|pc_delay_1[11]~feeder_combout ;
wire \control|imm_U_J[9]~8_combout ;
wire \pc_top|b_adder|Mux21~0_combout ;
wire \control|imm_U_J[8]~9_combout ;
wire \pc_top|b_adder|Mux22~0_combout ;
wire \my_alu|pc_delay_1[9]~feeder_combout ;
wire \pc_top|b_adder|Mux23~0_combout ;
wire \control|imm_U_J[6]~11_combout ;
wire \pc_top|b_adder|Mux24~0_combout ;
wire \control|imm_U_J[5]~5_combout ;
wire \pc_top|b_adder|Mux25~0_combout ;
wire \pc_top|b_adder|Mux26~0_combout ;
wire \pc_top|b_adder|Mux27~0_combout ;
wire \pc_top|b_adder|Mux28~0_combout ;
wire \pc_top|b_adder|Mux29~0_combout ;
wire \pc_top|b_adder|Mux30~0_combout ;
wire \pc_top|b_adder|Add0~42 ;
wire \pc_top|b_adder|Add0~2 ;
wire \pc_top|b_adder|Add0~6 ;
wire \pc_top|b_adder|Add0~10 ;
wire \pc_top|b_adder|Add0~14 ;
wire \pc_top|b_adder|Add0~18 ;
wire \pc_top|b_adder|Add0~22 ;
wire \pc_top|b_adder|Add0~26 ;
wire \pc_top|b_adder|Add0~30 ;
wire \pc_top|b_adder|Add0~34 ;
wire \pc_top|b_adder|Add0~38 ;
wire \pc_top|b_adder|Add0~62 ;
wire \pc_top|b_adder|Add0~58 ;
wire \pc_top|b_adder|Add0~54 ;
wire \pc_top|b_adder|Add0~50 ;
wire \pc_top|b_adder|Add0~45_sumout ;
wire \pc_top|my_pc|address_out~10_combout ;
wire \pc_top|p_adder|Add0~38 ;
wire \pc_top|p_adder|Add0~58 ;
wire \pc_top|p_adder|Add0~81_sumout ;
wire \pc_top|j_adder|Add0~89_sumout ;
wire \pc_top|b_adder|Mux13~0_combout ;
wire \my_alu|pc_delay_1[17]~DUPLICATE_q ;
wire \pc_top|b_adder|Mux14~0_combout ;
wire \pc_top|b_adder|Add0~46 ;
wire \pc_top|b_adder|Add0~66 ;
wire \pc_top|b_adder|Add0~89_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[18]~feeder_combout ;
wire \pc_top|my_pc|address_out~21_combout ;
wire \pc_top|p_adder|Add0~82 ;
wire \pc_top|p_adder|Add0~77_sumout ;
wire \my_alu|pc_delay_1[19]~DUPLICATE_q ;
wire \pc_top|b_adder|Mux12~1_combout ;
wire \pc_top|b_adder|Add0~90 ;
wire \pc_top|b_adder|Add0~85_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[19]~feeder_combout ;
wire \pc_top|my_pc|address_out~20_combout ;
wire \pc_top|p_adder|Add0~78 ;
wire \pc_top|p_adder|Add0~73_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[20]~feeder_combout ;
wire \pc_top|j_adder|Add0~81_sumout ;
wire \pc_top|b_adder|Mux11~0_combout ;
wire \pc_top|b_adder|Add0~86 ;
wire \pc_top|b_adder|Add0~81_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[20]~feeder_combout ;
wire \pc_top|my_pc|address_out~19_combout ;
wire \pc_top|p_adder|Add0~74 ;
wire \pc_top|p_adder|Add0~69_sumout ;
wire \pc_top|j_adder|Add0~77_sumout ;
wire \my_alu|pc_delay_1[21]~DUPLICATE_q ;
wire \pc_top|b_adder|Mux10~0_combout ;
wire \pc_top|b_adder|Add0~82 ;
wire \pc_top|b_adder|Add0~77_sumout ;
wire \pc_top|my_pc|address_out~18_combout ;
wire \pc_top|p_adder|Add0~70 ;
wire \pc_top|p_adder|Add0~65_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[22]~feeder_combout ;
wire \pc_top|j_adder|Add0~73_sumout ;
wire \pc_top|b_adder|Mux9~0_combout ;
wire \pc_top|b_adder|Add0~78 ;
wire \pc_top|b_adder|Add0~73_sumout ;
wire \pc_top|my_pc|address_out~17_combout ;
wire \pc_top|p_adder|Add0~66 ;
wire \pc_top|p_adder|Add0~85_sumout ;
wire \pc_top|j_adder|Add0~93_sumout ;
wire \pc_top|b_adder|Mux8~0_combout ;
wire \my_alu|pc_delay_1[23]~feeder_combout ;
wire \pc_top|b_adder|Add0~74 ;
wire \pc_top|b_adder|Add0~93_sumout ;
wire \pc_top|my_pc|address_out~22_combout ;
wire \pc_top|p_adder|Add0~86 ;
wire \pc_top|p_adder|Add0~89_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[24]~feeder_combout ;
wire \pc_top|j_adder|Add0~97_sumout ;
wire \pc_top|b_adder|Mux7~0_combout ;
wire \my_alu|pc_delay_1[24]~feeder_combout ;
wire \pc_top|b_adder|Add0~94 ;
wire \pc_top|b_adder|Add0~97_sumout ;
wire \pc_top|my_pc|address_out~23_combout ;
wire \pc_top|p_adder|Add0~90 ;
wire \pc_top|p_adder|Add0~93_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[25]~feeder_combout ;
wire \pc_top|b_adder|Mux6~0_combout ;
wire \pc_top|b_adder|Add0~98 ;
wire \pc_top|b_adder|Add0~101_sumout ;
wire \pc_top|my_pc|address_out~24_combout ;
wire \pc_top|p_adder|Add0~94 ;
wire \pc_top|p_adder|Add0~101_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[26]~feeder_combout ;
wire \pc_top|p_mux|address_from_increment_temp_3[26]~feeder_combout ;
wire \pc_top|j_adder|Add0~102 ;
wire \pc_top|j_adder|Add0~109_sumout ;
wire \pc_top|b_adder|Mux5~0_combout ;
wire \my_alu|pc_delay_1[26]~feeder_combout ;
wire \pc_top|b_adder|Add0~102 ;
wire \pc_top|b_adder|Add0~109_sumout ;
wire \pc_top|my_pc|address_out~26_combout ;
wire \pc_top|p_adder|Add0~102 ;
wire \pc_top|p_adder|Add0~97_sumout ;
wire \pc_top|j_adder|Add0~110 ;
wire \pc_top|j_adder|Add0~105_sumout ;
wire \pc_top|b_adder|Mux4~0_combout ;
wire \my_alu|pc_delay_1[27]~feeder_combout ;
wire \pc_top|b_adder|Add0~110 ;
wire \pc_top|b_adder|Add0~105_sumout ;
wire \pc_top|my_pc|address_out~25_combout ;
wire \pc_top|p_adder|Add0~98 ;
wire \pc_top|p_adder|Add0~61_sumout ;
wire \pc_top|j_adder|Add0~106 ;
wire \pc_top|j_adder|Add0~69_sumout ;
wire \my_alu|pc_delay_1[28]~DUPLICATE_q ;
wire \pc_top|b_adder|Mux3~0_combout ;
wire \pc_top|b_adder|Add0~106 ;
wire \pc_top|b_adder|Add0~69_sumout ;
wire \pc_top|my_pc|address_out~16_combout ;
wire \pc_top|p_adder|Add0~62 ;
wire \pc_top|p_adder|Add0~109_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_3[29]~feeder_combout ;
wire \pc_top|j_adder|Add0~70 ;
wire \pc_top|j_adder|Add0~117_sumout ;
wire \pc_top|b_adder|Mux2~0_combout ;
wire \pc_top|b_adder|Add0~70 ;
wire \pc_top|b_adder|Add0~117_sumout ;
wire \pc_top|my_pc|address_out~28_combout ;
wire \my_alu|pc_delay_1[29]~feeder_combout ;
wire \pc_top|b_adder|Add0~118 ;
wire \pc_top|b_adder|Add0~113_sumout ;
wire \pc_top|j_adder|Add0~118 ;
wire \pc_top|j_adder|Add0~113_sumout ;
wire \pc_top|p_adder|Add0~110 ;
wire \pc_top|p_adder|Add0~105_sumout ;
wire \pc_top|my_pc|address_out~27_combout ;
wire \pc_top|p_adder|Add0~106 ;
wire \pc_top|p_adder|Add0~113_sumout ;
wire \pc_top|j_adder|Add0~114 ;
wire \pc_top|j_adder|Add0~121_sumout ;
wire \pc_top|b_adder|Add0~114 ;
wire \pc_top|b_adder|Add0~121_sumout ;
wire \pc_top|my_pc|address_out~29_combout ;
wire \my_alu|pc_delay_1[23]~DUPLICATE_q ;
wire \my_alu|pc_delay_1[9]~DUPLICATE_q ;
wire \my_alu|Add3~38 ;
wire \my_alu|Add3~34 ;
wire \my_alu|Add3~30 ;
wire \my_alu|Add3~26 ;
wire \my_alu|Add3~22 ;
wire \my_alu|Add3~18 ;
wire \my_alu|Add3~14 ;
wire \my_alu|Add3~10 ;
wire \my_alu|Add3~6 ;
wire \my_alu|Add3~2 ;
wire \my_alu|Add3~54 ;
wire \my_alu|Add3~78 ;
wire \my_alu|Add3~74 ;
wire \my_alu|Add3~70 ;
wire \my_alu|Add3~66 ;
wire \my_alu|Add3~62 ;
wire \my_alu|Add3~82 ;
wire \my_alu|Add3~86 ;
wire \my_alu|Add3~90 ;
wire \my_alu|Add3~98 ;
wire \my_alu|Add3~94 ;
wire \my_alu|Add3~58 ;
wire \my_alu|Add3~106 ;
wire \my_alu|Add3~102 ;
wire \my_alu|Add3~109_sumout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a30 ;
wire \my_alu|Mux1~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a28 ;
wire \my_alu|Mux3~0_combout ;
wire \my_alu|Mux4~0_combout ;
wire \my_alu|imm_U_J_delay[14]~feeder_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a26 ;
wire \my_alu|Mux5~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a24 ;
wire \my_alu|Mux7~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a23 ;
wire \my_alu|Mux8~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a22 ;
wire \my_alu|Mux9~0_combout ;
wire \my_alu|Mux10~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a20 ;
wire \my_alu|Mux11~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a18 ;
wire \my_alu|Mux13~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a17 ;
wire \my_alu|Mux14~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a16 ;
wire \my_alu|Mux15~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a15 ;
wire \my_alu|Mux16~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a14 ;
wire \my_alu|Mux17~0_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a11 ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a9 ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a6 ;
wire \my_alu|Add4~46 ;
wire \my_alu|Add4~42 ;
wire \my_alu|Add4~38 ;
wire \my_alu|Add4~34 ;
wire \my_alu|Add4~30 ;
wire \my_alu|Add4~26 ;
wire \my_alu|Add4~22 ;
wire \my_alu|Add4~18 ;
wire \my_alu|Add4~14 ;
wire \my_alu|Add4~10 ;
wire \my_alu|Add4~6 ;
wire \my_alu|Add4~2 ;
wire \my_alu|Add4~54 ;
wire \my_alu|Add4~78 ;
wire \my_alu|Add4~74 ;
wire \my_alu|Add4~70 ;
wire \my_alu|Add4~66 ;
wire \my_alu|Add4~62 ;
wire \my_alu|Add4~82 ;
wire \my_alu|Add4~86 ;
wire \my_alu|Add4~90 ;
wire \my_alu|Add4~98 ;
wire \my_alu|Add4~94 ;
wire \my_alu|Add4~58 ;
wire \my_alu|Add4~106 ;
wire \my_alu|Add4~102 ;
wire \my_alu|Add4~109_sumout ;
wire \my_alu|Mux33~2_combout ;
wire \my_alu|Add2~130_cout ;
wire \my_alu|Add2~122 ;
wire \my_alu|Add2~126 ;
wire \my_alu|Add2~118 ;
wire \my_alu|Add2~114 ;
wire \my_alu|Add2~50 ;
wire \my_alu|Add2~46 ;
wire \my_alu|Add2~42 ;
wire \my_alu|Add2~38 ;
wire \my_alu|Add2~34 ;
wire \my_alu|Add2~30 ;
wire \my_alu|Add2~26 ;
wire \my_alu|Add2~22 ;
wire \my_alu|Add2~18 ;
wire \my_alu|Add2~14 ;
wire \my_alu|Add2~10 ;
wire \my_alu|Add2~6 ;
wire \my_alu|Add2~2 ;
wire \my_alu|Add2~54 ;
wire \my_alu|Add2~78 ;
wire \my_alu|Add2~74 ;
wire \my_alu|Add2~70 ;
wire \my_alu|Add2~66 ;
wire \my_alu|Add2~62 ;
wire \my_alu|Add2~82 ;
wire \my_alu|Add2~86 ;
wire \my_alu|Add2~90 ;
wire \my_alu|Add2~98 ;
wire \my_alu|Add2~94 ;
wire \my_alu|Add2~58 ;
wire \my_alu|Add2~106 ;
wire \my_alu|Add2~102 ;
wire \my_alu|Add2~109_sumout ;
wire \my_alu|Add1~122 ;
wire \my_alu|Add1~126 ;
wire \my_alu|Add1~118 ;
wire \my_alu|Add1~114 ;
wire \my_alu|Add1~50 ;
wire \my_alu|Add1~46 ;
wire \my_alu|Add1~42 ;
wire \my_alu|Add1~38 ;
wire \my_alu|Add1~34 ;
wire \my_alu|Add1~30 ;
wire \my_alu|Add1~26 ;
wire \my_alu|Add1~22 ;
wire \my_alu|Add1~18 ;
wire \my_alu|Add1~14 ;
wire \my_alu|Add1~10 ;
wire \my_alu|Add1~6 ;
wire \my_alu|Add1~2 ;
wire \my_alu|Add1~54 ;
wire \my_alu|Add1~78 ;
wire \my_alu|Add1~74 ;
wire \my_alu|Add1~70 ;
wire \my_alu|Add1~66 ;
wire \my_alu|Add1~62 ;
wire \my_alu|Add1~82 ;
wire \my_alu|Add1~86 ;
wire \my_alu|Add1~90 ;
wire \my_alu|Add1~98 ;
wire \my_alu|Add1~94 ;
wire \my_alu|Add1~58 ;
wire \my_alu|Add1~106 ;
wire \my_alu|Add1~102 ;
wire \my_alu|Add1~109_sumout ;
wire \my_alu|Mux33~0_combout ;
wire \my_alu|Mux33~3_combout ;
wire \reg_file|register~18_combout ;
wire \reg_file|register~19_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a30 ;
wire \my_alu|out~182_combout ;
wire \my_alu|out[30]~102_combout ;
wire \my_alu|ShiftRight1~4_combout ;
wire \my_alu|ShiftRight1~5_combout ;
wire \my_alu|ShiftRight0~13_combout ;
wire \my_alu|out~181_combout ;
wire \my_alu|out~183_combout ;
wire \my_alu|ShiftLeft0~36_combout ;
wire \my_alu|ShiftLeft0~45_combout ;
wire \my_alu|ShiftLeft0~37_combout ;
wire \my_alu|out~184_combout ;
wire \my_alu|ShiftLeft0~15_combout ;
wire \my_alu|ShiftLeft0~13_combout ;
wire \my_alu|ShiftLeft0~16_combout ;
wire \my_alu|out~185_combout ;
wire \my_alu|Add3~101_sumout ;
wire \my_alu|Add4~101_sumout ;
wire \my_alu|out~186_combout ;
wire \my_alu|Add2~101_sumout ;
wire \my_alu|Add1~101_sumout ;
wire \my_alu|out~180_combout ;
wire \my_alu|out~187_combout ;
wire \reg_file|register~48_combout ;
wire \reg_file|register~49_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a16 ;
wire \my_alu|ShiftLeft0~32_combout ;
wire \my_alu|ShiftLeft0~38_combout ;
wire \my_alu|ShiftLeft0~43_combout ;
wire \my_alu|out~191_combout ;
wire \my_alu|out~192_combout ;
wire \my_alu|ShiftRight0~18_combout ;
wire \my_alu|ShiftRight1~6_combout ;
wire \my_alu|out~189_combout ;
wire \my_alu|out~190_combout ;
wire \my_alu|ShiftLeft0~17_combout ;
wire \my_alu|ShiftLeft0~19_combout ;
wire \my_alu|ShiftLeft0~21_combout ;
wire \my_alu|out~193_combout ;
wire \my_alu|Add3~105_sumout ;
wire \my_alu|Add4~105_sumout ;
wire \my_alu|out~194_combout ;
wire \my_alu|Add2~105_sumout ;
wire \my_alu|Add1~105_sumout ;
wire \my_alu|out~188_combout ;
wire \my_alu|out~195_combout ;
wire \reg_file|register~45_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a28 ;
wire \my_alu|out~104_combout ;
wire \my_alu|ShiftRight0~3_combout ;
wire \my_alu|out~103_combout ;
wire \my_alu|ShiftLeft0~3_combout ;
wire \my_alu|ShiftLeft0~2_combout ;
wire \my_alu|ShiftLeft0~4_combout ;
wire \my_alu|ShiftLeft0~22_combout ;
wire \my_alu|out~105_combout ;
wire \my_alu|ShiftLeft0~1_combout ;
wire \my_alu|ShiftLeft0~35_combout ;
wire \my_alu|ShiftLeft0~34_combout ;
wire \my_alu|out~106_combout ;
wire \my_alu|out~107_combout ;
wire \my_alu|Add3~57_sumout ;
wire \my_alu|Add4~57_sumout ;
wire \my_alu|out~108_combout ;
wire \my_alu|Add2~57_sumout ;
wire \my_alu|Add1~57_sumout ;
wire \my_alu|out~101_combout ;
wire \my_alu|out~109_combout ;
wire \reg_file|register~46_combout ;
wire \reg_file|register~47_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a27 ;
wire \my_alu|out~168_combout ;
wire \my_alu|ShiftLeft0~24_combout ;
wire \my_alu|ShiftRight0~8_combout ;
wire \my_alu|ShiftRight1~15_combout ;
wire \my_alu|out~167_combout ;
wire \my_alu|out~169_combout ;
wire \my_alu|out~170_combout ;
wire \my_alu|Add4~93_sumout ;
wire \my_alu|Add3~93_sumout ;
wire \my_alu|out~166_combout ;
wire \my_alu|Add2~93_sumout ;
wire \my_alu|Add1~93_sumout ;
wire \my_alu|out~171_combout ;
wire \my_alu|out~172_combout ;
wire \my_alu|out[30]~10_combout ;
wire \my_alu|out[22]~99_combout ;
wire \my_alu|out[22]~100_combout ;
wire \my_alu|ShiftLeft0~29_combout ;
wire \my_alu|Mux25~0_combout ;
wire \my_alu|out[9]~7_combout ;
wire \my_alu|ShiftRight0~11_combout ;
wire \my_alu|ShiftRight0~12_combout ;
wire \my_alu|ShiftRight1~7_combout ;
wire \my_alu|ShiftRight0~26_combout ;
wire \my_alu|ShiftRight0~10_combout ;
wire \my_alu|ShiftRight0~21_combout ;
wire \my_alu|ShiftRight0~9_combout ;
wire \my_alu|ShiftRight0~25_combout ;
wire \my_alu|out~75_combout ;
wire \my_alu|out~76_combout ;
wire \my_alu|out~77_combout ;
wire \my_alu|Add3~41_sumout ;
wire \my_alu|Add4~41_sumout ;
wire \my_alu|out~74_combout ;
wire \my_alu|Add2~41_sumout ;
wire \my_alu|Add1~41_sumout ;
wire \my_alu|out~73_combout ;
wire \my_alu|out~78_combout ;
wire \my_alu|Mux23~0_combout ;
wire \my_alu|ShiftRight0~23_combout ;
wire \my_alu|ShiftRight0~1_combout ;
wire \my_alu|ShiftRight0~19_combout ;
wire \my_alu|ShiftRight0~0_combout ;
wire \my_alu|out~60_combout ;
wire \my_alu|ShiftRight0~2_combout ;
wire \my_alu|ShiftRight1~0_combout ;
wire \my_alu|out~61_combout ;
wire \my_alu|out~62_combout ;
wire \my_alu|Add4~33_sumout ;
wire \my_alu|Add3~33_sumout ;
wire \my_alu|out~59_combout ;
wire \my_alu|Add2~33_sumout ;
wire \my_alu|Add1~33_sumout ;
wire \my_alu|out~58_combout ;
wire \my_alu|out~63_combout ;
wire \my_alu|Mux22~0_combout ;
wire \my_alu|out~51_combout ;
wire \my_alu|ShiftRight0~15_combout ;
wire \my_alu|ShiftRight0~16_combout ;
wire \my_alu|ShiftRight0~22_combout ;
wire \my_alu|ShiftRight0~14_combout ;
wire \my_alu|out~52_combout ;
wire \my_alu|ShiftRight0~17_combout ;
wire \my_alu|out~53_combout ;
wire \my_alu|out~54_combout ;
wire \my_alu|ShiftLeft0~26_combout ;
wire \my_alu|out~55_combout ;
wire \my_alu|out~56_combout ;
wire \my_alu|Add3~29_sumout ;
wire \my_alu|Add4~29_sumout ;
wire \my_alu|out~50_combout ;
wire \my_alu|Add1~29_sumout ;
wire \my_alu|Add2~29_sumout ;
wire \my_alu|out~49_combout ;
wire \my_alu|out~57_combout ;
wire \my_alu|Add1~21_sumout ;
wire \my_alu|Mux20~0_combout ;
wire \my_alu|Add2~21_sumout ;
wire \my_alu|out~31_combout ;
wire \my_alu|Add3~21_sumout ;
wire \my_alu|Add4~21_sumout ;
wire \my_alu|out~32_combout ;
wire \my_alu|out~33_combout ;
wire \my_alu|out~36_combout ;
wire \my_alu|out~35_combout ;
wire \my_alu|ShiftRight0~6_combout ;
wire \my_alu|ShiftRight0~20_combout ;
wire \my_alu|ShiftRight0~5_combout ;
wire \my_alu|out~34_combout ;
wire \my_alu|out~37_combout ;
wire \my_alu|out~38_combout ;
wire \my_alu|out~39_combout ;
wire \d_mem|data_memory_bank_3~3_combout ;
wire \d_mem|write_data_delay_1[2]~feeder_combout ;
wire \d_mem|data_memory_bank_3~4_combout ;
wire \d_mem|data_memory_bank_3~5_combout ;
wire \d_mem|data_memory_bank_3~6_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 ;
wire \reg_file|register~42_combout ;
wire \reg_file|register~43_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a14 ;
wire \my_alu|ShiftLeft0~12_combout ;
wire \my_alu|out~176_combout ;
wire \my_alu|ShiftRight0~36_combout ;
wire \my_alu|ShiftRight1~16_combout ;
wire \my_alu|out~174_combout ;
wire \my_alu|out~175_combout ;
wire \my_alu|ShiftLeft0~25_combout ;
wire \my_alu|out~177_combout ;
wire \my_alu|Add3~97_sumout ;
wire \my_alu|Add4~97_sumout ;
wire \my_alu|out~173_combout ;
wire \my_alu|Add2~97_sumout ;
wire \my_alu|Add1~97_sumout ;
wire \my_alu|out~178_combout ;
wire \my_alu|out~179_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 ;
wire \reg_file|register~38_combout ;
wire \reg_file|register~39_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a25 ;
wire \my_alu|Mux6~0_combout ;
wire \my_alu|Add3~89_sumout ;
wire \my_alu|Add4~89_sumout ;
wire \my_alu|out~159_combout ;
wire \my_alu|ShiftRight0~35_combout ;
wire \my_alu|ShiftRight1~14_combout ;
wire \my_alu|out~160_combout ;
wire \my_alu|out~161_combout ;
wire \my_alu|out~162_combout ;
wire \my_alu|out~163_combout ;
wire \my_alu|Add1~89_sumout ;
wire \my_alu|Add2~89_sumout ;
wire \my_alu|out~164_combout ;
wire \my_alu|out~165_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ;
wire \reg_file|register~40_combout ;
wire \reg_file|register~41_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a31 ;
wire \my_alu|ShiftRight1~13_combout ;
wire \my_alu|ShiftRight0~34_combout ;
wire \my_alu|out~146_combout ;
wire \my_alu|out~147_combout ;
wire \my_alu|ShiftLeft0~28_combout ;
wire \my_alu|out~148_combout ;
wire \my_alu|out~149_combout ;
wire \my_alu|Add3~81_sumout ;
wire \my_alu|Add4~81_sumout ;
wire \my_alu|out~145_combout ;
wire \my_alu|Add2~81_sumout ;
wire \my_alu|Add1~81_sumout ;
wire \my_alu|out~150_combout ;
wire \my_alu|out~151_combout ;
wire \reg_file|register~34_combout ;
wire \reg_file|register~35_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a9 ;
wire \my_alu|ShiftLeft0~14_combout ;
wire \my_alu|out~113_combout ;
wire \my_alu|out~111_combout ;
wire \my_alu|out~114_combout ;
wire \my_alu|Add3~61_sumout ;
wire \my_alu|Add4~61_sumout ;
wire \my_alu|out~110_combout ;
wire \my_alu|Add1~61_sumout ;
wire \my_alu|Add2~61_sumout ;
wire \my_alu|out~115_combout ;
wire \my_alu|out~116_combout ;
wire \reg_file|register~30_combout ;
wire \reg_file|register~31_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a3 ;
wire \my_alu|ShiftLeft0~18_combout ;
wire \my_alu|ShiftLeft0~30_combout ;
wire \my_alu|out~119_combout ;
wire \my_alu|ShiftRight0~28_combout ;
wire \my_alu|ShiftRight1~8_combout ;
wire \my_alu|out~118_combout ;
wire \my_alu|out~120_combout ;
wire \my_alu|out~121_combout ;
wire \my_alu|Add3~65_sumout ;
wire \my_alu|Add4~65_sumout ;
wire \my_alu|out~117_combout ;
wire \my_alu|Add2~65_sumout ;
wire \my_alu|Add1~65_sumout ;
wire \my_alu|out~122_combout ;
wire \my_alu|out~123_combout ;
wire \d_mem|data_memory_bank_2~9_combout ;
wire \d_mem|data_memory_bank_2~8_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \reg_file|register~32_combout ;
wire \reg_file|register~33_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \my_alu|ShiftLeft0~0_combout ;
wire \my_alu|ShiftLeft0~31_combout ;
wire \my_alu|out~126_combout ;
wire \my_alu|out~127_combout ;
wire \my_alu|ShiftRight0~30_combout ;
wire \my_alu|ShiftRight1~9_combout ;
wire \my_alu|out~125_combout ;
wire \my_alu|out~128_combout ;
wire \my_alu|Add3~69_sumout ;
wire \my_alu|Add4~69_sumout ;
wire \my_alu|out~124_combout ;
wire \my_alu|Add1~69_sumout ;
wire \my_alu|Add2~69_sumout ;
wire \my_alu|out~129_combout ;
wire \my_alu|out~130_combout ;
wire \d_mem|write_data_delay_1[17]~feeder_combout ;
wire \d_mem|data_memory_bank_2~4_combout ;
wire \d_mem|data_memory_bank_2~5_combout ;
wire \d_mem|data_memory_bank_2~6_combout ;
wire \d_mem|data_memory_bank_2~7_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4 ;
wire \reg_file|register~28_combout ;
wire \reg_file|register~29_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a19 ;
wire \my_alu|Mux12~0_combout ;
wire \my_alu|Add4~73_sumout ;
wire \my_alu|Add3~73_sumout ;
wire \my_alu|out~131_combout ;
wire \my_alu|out~133_combout ;
wire \my_alu|ShiftLeft0~40_combout ;
wire \my_alu|ShiftRight0~32_combout ;
wire \my_alu|out~132_combout ;
wire \my_alu|out~134_combout ;
wire \my_alu|out~135_combout ;
wire \my_alu|Add2~73_sumout ;
wire \my_alu|Add1~73_sumout ;
wire \my_alu|out~136_combout ;
wire \my_alu|out~137_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ;
wire \reg_file|register~26_combout ;
wire \reg_file|register~27_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a1 ;
wire \pc_top|p_mux|pc_out[0]~0_combout ;
wire \my_alu|Add4~122 ;
wire \my_alu|Add4~126 ;
wire \my_alu|Add4~118 ;
wire \my_alu|Add4~114 ;
wire \my_alu|Add4~50 ;
wire \my_alu|Add4~45_sumout ;
wire \my_alu|out~80_combout ;
wire \my_alu|ShiftRight0~27_combout ;
wire \my_alu|out~81_combout ;
wire \my_alu|out~82_combout ;
wire \my_alu|out~83_combout ;
wire \my_alu|Add1~45_sumout ;
wire \my_alu|Add2~45_sumout ;
wire \my_alu|out~79_combout ;
wire \my_alu|out~84_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ;
wire \reg_file|register~22_combout ;
wire \reg_file|register~23_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \d_mem|data_memory_bank_2~3_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ;
wire \reg_file|register~24_combout ;
wire \reg_file|register~25_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a4 ;
wire \my_alu|out[30]~1_combout ;
wire \my_alu|Add3~49_sumout ;
wire \my_alu|Add4~49_sumout ;
wire \my_alu|out~86_combout ;
wire \my_alu|ShiftRight0~29_combout ;
wire \my_alu|out~87_combout ;
wire \my_alu|out~88_combout ;
wire \my_alu|out~89_combout ;
wire \my_alu|Add1~49_sumout ;
wire \my_alu|Add2~49_sumout ;
wire \my_alu|out~85_combout ;
wire \my_alu|out~90_combout ;
wire \d_mem|data_memory_bank_3~9_combout ;
wire \d_mem|data_memory_bank_3~7_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ;
wire \d_mem|bank_num_delayed[0]~DUPLICATE_q ;
wire \d_mem|read_data~0_combout ;
wire \reg_file|register~17_combout ;
wire \my_alu|out~0_combout ;
wire \my_alu|ShiftLeft0~5_combout ;
wire \my_alu|ShiftLeft0~6_combout ;
wire \my_alu|ShiftRight0~4_combout ;
wire \my_alu|out~2_combout ;
wire \my_alu|Mux48~3_combout ;
wire \my_alu|Add3~1_sumout ;
wire \my_alu|Add4~1_sumout ;
wire \my_alu|Mux48~1_combout ;
wire \my_alu|Add2~1_sumout ;
wire \my_alu|Add1~1_sumout ;
wire \my_alu|Mux48~0_combout ;
wire \my_alu|Mux48~2_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \reg_file|register~20_combout ;
wire \reg_file|register~21_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a5 ;
wire \d_mem|data_memory_bank_1~9_combout ;
wire \d_mem|data_memory_bank_1~8_combout ;
wire \d_mem|data_memory_bank_1~7_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ;
wire \reg_file|register~56_combout ;
wire \reg_file|register~57_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a21 ;
wire \d_mem|data_memory_bank_2~10_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6 ;
wire \reg_file|register~54_combout ;
wire \my_alu|Add3~9_sumout ;
wire \my_alu|Add4~9_sumout ;
wire \my_alu|out~15_combout ;
wire \my_alu|out~17_combout ;
wire \my_alu|out~16_combout ;
wire \my_alu|out~221_combout ;
wire \my_alu|out~18_combout ;
wire \my_alu|Add2~9_sumout ;
wire \my_alu|Add1~9_sumout ;
wire \my_alu|out~14_combout ;
wire \my_alu|out~19_combout ;
wire \reg_file|register~55_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a13 ;
wire \my_alu|out~22_combout ;
wire \my_alu|out~217_combout ;
wire \my_alu|out~23_combout ;
wire \my_alu|Add3~13_sumout ;
wire \my_alu|Add4~13_sumout ;
wire \my_alu|out~21_combout ;
wire \my_alu|Add1~13_sumout ;
wire \my_alu|Add2~13_sumout ;
wire \my_alu|out~20_combout ;
wire \my_alu|out~24_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \reg_file|register~58_combout ;
wire \reg_file|register~59_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a12 ;
wire \my_alu|Mux19~0_combout ;
wire \my_alu|Add1~17_sumout ;
wire \my_alu|Add2~17_sumout ;
wire \my_alu|out~25_combout ;
wire \my_alu|Add3~17_sumout ;
wire \my_alu|Add4~17_sumout ;
wire \my_alu|out~26_combout ;
wire \my_alu|out~27_combout ;
wire \my_alu|out~28_combout ;
wire \my_alu|out~29_combout ;
wire \my_alu|out~30_combout ;
wire \d_mem|data_memory_bank_1~3_combout ;
wire \d_mem|data_memory_bank_1~4_combout ;
wire \d_mem|data_memory_bank_1~5_combout ;
wire \d_mem|data_memory_bank_1~6_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 ;
wire \reg_file|register~69_combout ;
wire \reg_file|register~70_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a21 ;
wire \my_alu|ShiftRight0~7_combout ;
wire \my_alu|ShiftRight1~11_combout ;
wire \my_alu|out~212_combout ;
wire \my_alu|ShiftRight0~24_combout ;
wire \my_alu|out~213_combout ;
wire \my_alu|out~214_combout ;
wire \my_alu|out~215_combout ;
wire \my_alu|Add3~113_sumout ;
wire \my_alu|Add4~113_sumout ;
wire \my_alu|out~211_combout ;
wire \my_alu|Add2~113_sumout ;
wire \my_alu|Add1~113_sumout ;
wire \my_alu|out~210_combout ;
wire \my_alu|out~216_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 ;
wire \reg_file|register~73_combout ;
wire \reg_file|register~74_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a10 ;
wire \my_alu|out~42_combout ;
wire \my_alu|out~45_combout ;
wire \my_alu|out~43_combout ;
wire \my_alu|out~44_combout ;
wire \my_alu|out~46_combout ;
wire \my_alu|out~47_combout ;
wire \my_alu|Mux21~0_combout ;
wire \my_alu|Add3~25_sumout ;
wire \my_alu|Add4~25_sumout ;
wire \my_alu|out~41_combout ;
wire \my_alu|Add2~25_sumout ;
wire \my_alu|Add1~25_sumout ;
wire \my_alu|out~40_combout ;
wire \my_alu|out~48_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 ;
wire \reg_file|register~71_combout ;
wire \reg_file|register~72_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a8 ;
wire \d_mem|data_memory_bank_1~2_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 ;
wire \reg_file|register~75_combout ;
wire \reg_file|register~76_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a3 ;
wire \my_alu|ShiftLeft0~23_combout ;
wire \my_alu|ShiftLeft0~27_combout ;
wire \my_alu|out~154_combout ;
wire \my_alu|out~153_combout ;
wire \my_alu|out~155_combout ;
wire \my_alu|out~156_combout ;
wire \my_alu|Add3~85_sumout ;
wire \my_alu|Add4~85_sumout ;
wire \my_alu|out~152_combout ;
wire \my_alu|Add2~85_sumout ;
wire \my_alu|Add1~85_sumout ;
wire \my_alu|out~157_combout ;
wire \my_alu|out~158_combout ;
wire \d_mem|LessThan2~3_combout ;
wire \d_mem|always2~1_combout ;
wire \d_mem|data_memory_bank_2~0_combout ;
wire \d_mem|data_memory_bank_2~1_combout ;
wire \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 ;
wire \d_mem|data_memory_bank_0~0_combout ;
wire \d_mem|write_en_delay_2~DUPLICATE_q ;
wire \d_mem|data_memory_bank_0~1_combout ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7 ;
wire \d_mem|read_data~1_combout ;
wire \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \reg_file|register~60_combout ;
wire \reg_file|register~61_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a7 ;
wire \my_alu|Add4~37_sumout ;
wire \my_alu|Mux24~0_combout ;
wire \my_alu|out~65_combout ;
wire \my_alu|out~66_combout ;
wire \my_alu|out~67_combout ;
wire \my_alu|out~69_combout ;
wire \my_alu|out~68_combout ;
wire \my_alu|out~70_combout ;
wire \my_alu|out~71_combout ;
wire \my_alu|Add1~37_sumout ;
wire \my_alu|Add2~37_sumout ;
wire \my_alu|out~64_combout ;
wire \my_alu|out~72_combout ;
wire \reg_file|register~64_combout ;
wire \reg_file|register~65_combout ;
wire \reg_file|register~66_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a2 ;
wire \my_alu|Mux29~0_combout ;
wire \my_alu|Add4~117_sumout ;
wire \my_alu|out~204_combout ;
wire \my_alu|Add2~117_sumout ;
wire \my_alu|Add1~117_sumout ;
wire \my_alu|out~203_combout ;
wire \my_alu|ShiftLeft0~41_combout ;
wire \my_alu|ShiftRight1~12_combout ;
wire \my_alu|ShiftRight0~33_combout ;
wire \my_alu|out~205_combout ;
wire \my_alu|out~206_combout ;
wire \my_alu|out~207_combout ;
wire \my_alu|out~208_combout ;
wire \my_alu|out~209_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6 ;
wire \reg_file|register~62_combout ;
wire \reg_file|register~63_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a13 ;
wire \d_mem|data_memory_bank_3~8_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \reg_file|register~67_combout ;
wire \reg_file|register~68_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a17 ;
wire \pc_top|j_adder|Add0~65_sumout ;
wire \pc_top|p_adder|Add0~57_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[17]~feeder_combout ;
wire \pc_top|b_adder|Add0~65_sumout ;
wire \pc_top|my_pc|address_out~15_combout ;
wire \my_alu|pc_delay_1[17]~feeder_combout ;
wire \my_alu|Add3~53_sumout ;
wire \my_alu|Add4~53_sumout ;
wire \my_alu|out~91_combout ;
wire \my_alu|ShiftLeft0~33_combout ;
wire \my_alu|out~94_combout ;
wire \my_alu|out~93_combout ;
wire \my_alu|ShiftRight0~31_combout ;
wire \my_alu|ShiftRight1~10_combout ;
wire \my_alu|out~92_combout ;
wire \my_alu|out~96_combout ;
wire \my_alu|Add1~53_sumout ;
wire \my_alu|Add2~53_sumout ;
wire \my_alu|out~97_combout ;
wire \my_alu|out~98_combout ;
wire \d_mem|always2~0_combout ;
wire \d_mem|LessThan2~1_combout ;
wire \d_mem|LessThan2~0_combout ;
wire \d_mem|LessThan2~6_combout ;
wire \d_mem|always2~2_combout ;
wire \d_mem|data_memory_bank_3~2_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4 ;
wire \reg_file|register~12_combout ;
wire \reg_file|register~13_combout ;
wire \reg_file|register_rtl_1|auto_generated|ram_block1a29 ;
wire \my_alu|Mux2~0_combout ;
wire \my_alu|LessThan1~16_combout ;
wire \my_alu|Mux64~5_combout ;
wire \my_alu|Mux32~1_combout ;
wire \my_alu|LessThan1~3_combout ;
wire \my_alu|LessThan1~1_combout ;
wire \my_alu|LessThan1~2_combout ;
wire \my_alu|LessThan1~4_combout ;
wire \my_alu|LessThan1~6_combout ;
wire \my_alu|LessThan1~0_combout ;
wire \my_alu|LessThan1~18_combout ;
wire \my_alu|LessThan1~17_combout ;
wire \my_alu|LessThan1~7_combout ;
wire \my_alu|LessThan1~20_combout ;
wire \my_alu|LessThan1~5_combout ;
wire \my_alu|LessThan1~9_combout ;
wire \my_alu|out~140_combout ;
wire \my_alu|LessThan1~19_combout ;
wire \my_alu|LessThan1~10_combout ;
wire \my_alu|Mux32~0_combout ;
wire \my_alu|Mux32~2_combout ;
wire \my_alu|LessThan1~11_combout ;
wire \my_alu|LessThan1~12_combout ;
wire \my_alu|LessThan1~8_combout ;
wire \my_alu|LessThan1~13_combout ;
wire \my_alu|LessThan1~14_combout ;
wire \my_alu|Mux32~3_combout ;
wire \my_alu|LessThan1~15_combout ;
wire \my_alu|Mux64~8_combout ;
wire \my_alu|Mux32~5_combout ;
wire \my_alu|Add4~121_sumout ;
wire \my_alu|Mux64~4_combout ;
wire \my_alu|ShiftRight0~37_combout ;
wire \my_alu|ShiftRight0~38_combout ;
wire \my_alu|ShiftRight1~18_combout ;
wire \my_alu|Mux64~1_combout ;
wire \my_alu|Add1~121_sumout ;
wire \my_alu|Mux64~2_combout ;
wire \my_alu|Add2~121_sumout ;
wire \my_alu|Mux64~0_combout ;
wire \my_alu|Mux64~3_combout ;
wire \my_alu|Mux64~7_combout ;
wire \my_alu|Add0~122_cout ;
wire \my_alu|Add0~123 ;
wire \my_alu|Add0~118_cout ;
wire \my_alu|Add0~119 ;
wire \my_alu|Add0~114_cout ;
wire \my_alu|Add0~115 ;
wire \my_alu|Add0~110_cout ;
wire \my_alu|Add0~111 ;
wire \my_alu|Add0~106_cout ;
wire \my_alu|Add0~107 ;
wire \my_alu|Add0~102_cout ;
wire \my_alu|Add0~103 ;
wire \my_alu|Add0~98_cout ;
wire \my_alu|Add0~99 ;
wire \my_alu|Add0~94_cout ;
wire \my_alu|Add0~95 ;
wire \my_alu|Add0~90_cout ;
wire \my_alu|Add0~91 ;
wire \my_alu|Add0~86_cout ;
wire \my_alu|Add0~87 ;
wire \my_alu|Add0~82_cout ;
wire \my_alu|Add0~83 ;
wire \my_alu|Add0~78_cout ;
wire \my_alu|Add0~79 ;
wire \my_alu|Add0~74_cout ;
wire \my_alu|Add0~75 ;
wire \my_alu|Add0~70_cout ;
wire \my_alu|Add0~71 ;
wire \my_alu|Add0~66_cout ;
wire \my_alu|Add0~67 ;
wire \my_alu|Add0~62_cout ;
wire \my_alu|Add0~63 ;
wire \my_alu|Add0~58_cout ;
wire \my_alu|Add0~59 ;
wire \my_alu|Add0~54_cout ;
wire \my_alu|Add0~55 ;
wire \my_alu|Add0~50_cout ;
wire \my_alu|Add0~51 ;
wire \my_alu|Add0~46_cout ;
wire \my_alu|Add0~47 ;
wire \my_alu|Add0~42_cout ;
wire \my_alu|Add0~43 ;
wire \my_alu|Add0~38_cout ;
wire \my_alu|Add0~39 ;
wire \my_alu|Add0~34_cout ;
wire \my_alu|Add0~35 ;
wire \my_alu|Add0~30_cout ;
wire \my_alu|Add0~31 ;
wire \my_alu|Add0~26_cout ;
wire \my_alu|Add0~27 ;
wire \my_alu|Add0~22_cout ;
wire \my_alu|Add0~23 ;
wire \my_alu|Add0~18_cout ;
wire \my_alu|Add0~19 ;
wire \my_alu|Add0~14_cout ;
wire \my_alu|Add0~15 ;
wire \my_alu|Add0~10_cout ;
wire \my_alu|Add0~11 ;
wire \my_alu|Add0~6_cout ;
wire \my_alu|Add0~7 ;
wire \my_alu|Add0~2_cout ;
wire \my_alu|Add0~3 ;
wire \my_alu|less_than_temp[31]~1_sumout ;
wire \my_alu|Mux64~6_combout ;
wire \reg_file|register~1_combout ;
wire \reg_file|register~3_combout ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3 ;
wire \reg_file|register~10_combout ;
wire \reg_file|register~11_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a12 ;
wire \pc_top|j_adder|Add0~61_sumout ;
wire \pc_top|p_adder|Add0~34 ;
wire \pc_top|p_adder|Add0~53_sumout ;
wire \pc_top|b_adder|Add0~61_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[12]~feeder_combout ;
wire \pc_top|my_pc|address_out~14_combout ;
wire \pc_top|p_adder|Add0~54 ;
wire \pc_top|p_adder|Add0~49_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_3[13]~feeder_combout ;
wire \pc_top|j_adder|Add0~57_sumout ;
wire \pc_top|b_adder|Add0~57_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[13]~feeder_combout ;
wire \pc_top|my_pc|address_out~13_combout ;
wire \pc_top|p_adder|Add0~50 ;
wire \pc_top|p_adder|Add0~45_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[14]~feeder_combout ;
wire \pc_top|j_adder|Add0~53_sumout ;
wire \pc_top|b_adder|Add0~53_sumout ;
wire \pc_top|my_pc|address_out~12_combout ;
wire \pc_top|p_adder|Add0~46 ;
wire \pc_top|p_adder|Add0~41_sumout ;
wire \pc_top|j_adder|Add0~49_sumout ;
wire \pc_top|b_adder|Add0~49_sumout ;
wire \pc_top|my_pc|address_out~11_combout ;
wire \my_alu|Add4~5_sumout ;
wire \my_alu|Add3~5_sumout ;
wire \my_alu|out~6_combout ;
wire \my_alu|out~9_combout ;
wire \my_alu|out~11_combout ;
wire \my_alu|out~12_combout ;
wire \my_alu|Add2~5_sumout ;
wire \my_alu|Add1~5_sumout ;
wire \my_alu|out~3_combout ;
wire \my_alu|out~13_combout ;
wire \d_mem|always4~4_combout ;
wire \d_mem|always4~0_combout ;
wire \d_mem|always4~1_combout ;
wire \d_mem|always4~2_combout ;
wire \d_mem|always4~3_combout ;
wire \d_mem|always4~6_combout ;
wire \reg_file|register~4_combout ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2 ;
wire \reg_file|register~8_combout ;
wire \reg_file|register~9_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a1 ;
wire \pc_top|j_adder|Add0~41_sumout ;
wire \pc_top|b_adder|Add0~41_sumout ;
wire \pc_top|my_pc|address_out~30_combout ;
wire \my_alu|Add4~125_sumout ;
wire \my_alu|out~197_combout ;
wire \my_alu|Add2~125_sumout ;
wire \my_alu|Add1~125_sumout ;
wire \my_alu|out~196_combout ;
wire \my_alu|out~198_combout ;
wire \my_alu|out~199_combout ;
wire \my_alu|out~200_combout ;
wire \my_alu|out~201_combout ;
wire \my_alu|out~202_combout ;
wire \d_mem|bank_num_delayed[1]~DUPLICATE_q ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1 ;
wire \reg_file|register~6_combout ;
wire \reg_file|register~7_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a11 ;
wire \pc_top|j_adder|Add0~37_sumout ;
wire \pc_top|b_adder|Add0~37_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[11]~feeder_combout ;
wire \pc_top|my_pc|address_out~9_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \reg_file|wr_reg_temp_1[0]~feeder_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a10 ;
wire \pc_top|j_adder|Add0~33_sumout ;
wire \pc_top|p_adder|Add0~29_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[10]~feeder_combout ;
wire \pc_top|b_adder|Add0~33_sumout ;
wire \pc_top|my_pc|address_out~8_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ;
wire \control|Mux3~0_combout ;
wire \pc_top|j_adder|Add0~29_sumout ;
wire \pc_top|b_adder|Add0~29_sumout ;
wire \pc_top|my_pc|address_out~7_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ;
wire \control|Mux4~0_combout ;
wire \pc_top|j_adder|Add0~25_sumout ;
wire \pc_top|b_adder|Add0~25_sumout ;
wire \pc_top|my_pc|address_out~6_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|Decoder4~0_combout ;
wire \control|Decoder4~3_combout ;
wire \pc_top|p_mux|jalr_branch_temp_1~q ;
wire \pc_top|p_mux|jalr_branch_temp_2~feeder_combout ;
wire \pc_top|p_mux|jalr_branch_temp_2~q ;
wire \pc_top|j_adder|Add0~21_sumout ;
wire \pc_top|b_adder|Add0~21_sumout ;
wire \pc_top|my_pc|address_out~5_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ;
wire \control|Selector36~0_combout ;
wire \control|Selector36~1_combout ;
wire \my_alu|out~141_combout ;
wire \my_alu|out~139_combout ;
wire \my_alu|out~142_combout ;
wire \my_alu|Add3~77_sumout ;
wire \my_alu|Add4~77_sumout ;
wire \my_alu|out~138_combout ;
wire \my_alu|Add2~77_sumout ;
wire \my_alu|Add1~77_sumout ;
wire \my_alu|out~143_combout ;
wire \my_alu|out~144_combout ;
wire \d_mem|LessThan2~2_combout ;
wire \d_mem|LessThan2~4_combout ;
wire \d_mem|data_memory_bank_3~0_combout ;
wire \d_mem|data_memory_bank_3~1_combout ;
wire \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \reg_file|register~2_combout ;
wire \reg_file|register~5_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a22 ;
wire \my_alu|out~112_combout ;
wire \my_alu|Mux32~4_combout ;
wire \my_alu|Mux32~7_combout ;
wire \my_alu|Mux32~8_combout ;
wire \my_alu|Mux32~9_combout ;
wire \my_alu|Mux32~11_combout ;
wire \my_alu|Mux32~6_combout ;
wire \my_alu|Mux32~12_combout ;
wire \my_alu|Mux32~14_combout ;
wire \my_alu|Mux32~13_combout ;
wire \my_alu|Mux32~10_combout ;
wire \my_alu|take_branch~q ;
wire \pc_top|j_adder|Add0~17_sumout ;
wire \pc_top|b_adder|Add0~17_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[6]~feeder_combout ;
wire \pc_top|my_pc|address_out~4_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ;
wire \control|Mux7~0_combout ;
wire \pc_top|j_adder|Add0~13_sumout ;
wire \pc_top|b_adder|Add0~13_sumout ;
wire \pc_top|my_pc|address_out~3_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ;
wire \control|WideOr16~0_combout ;
wire \control|WideOr16~1_combout ;
wire \reg_file|register~0_combout ;
wire \reg_file|register_rtl_0|auto_generated|ram_block1a4 ;
wire \pc_top|j_adder|Add0~9_sumout ;
wire \pc_top|b_adder|Add0~9_sumout ;
wire \pc_top|p_mux|address_from_branch_temp_2[4]~feeder_combout ;
wire \pc_top|p_adder|Add0~5_sumout ;
wire \pc_top|my_pc|address_out~2_combout ;
wire \pc_top|my_pc|address_out[4]~feeder_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11 ;
wire \control|Mux9~0_combout ;
wire \pc_top|j_adder|Add0~5_sumout ;
wire \pc_top|p_adder|Add0~1_sumout ;
wire \pc_top|p_mux|address_from_increment_temp_2[3]~feeder_combout ;
wire \pc_top|b_adder|Add0~5_sumout ;
wire \pc_top|my_pc|address_out~1_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ;
wire \control|WideOr24~0_combout ;
wire \pc_top|p_mux|control_branch_temp_1~q ;
wire \pc_top|p_mux|control_branch_temp_2~feeder_combout ;
wire \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ;
wire \pc_top|j_adder|Add0~1_sumout ;
wire \pc_top|b_adder|Add0~1_sumout ;
wire \pc_top|my_pc|address_out~0_combout ;
wire \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ;
wire \control|Decoder4~1_combout ;
wire \d_mem|write_en_delay_1~q ;
wire \d_mem|write_en_delay_2~q ;
wire \d_mem|LessThan2~5_combout ;
wire \d_mem|counter~0_combout ;
wire \d_mem|counter~q ;
wire \d_mem|always1~1_combout ;
wire \d_mem|io_flag_23~q ;
wire \io_flag_23_ub~q ;
wire \io_flag_23~q ;
wire \counter~7_combout ;
wire \counter~5_q ;
wire \d_mem|always1~0_combout ;
wire \d_mem|io_flag_01~q ;
wire \io_flag_01_ub~q ;
wire \io_flag_01~feeder_combout ;
wire \io_flag_01~q ;
wire \counter~6_combout ;
wire \counter~4_q ;
wire \in0~0_combout ;
wire \HEX_out[3]~feeder_combout ;
wire \in1[3]~0_combout ;
wire \HEX_out[0]~feeder_combout ;
wire \in0[0]~feeder_combout ;
wire \h0|WideOr6~0_combout ;
wire \f0|out[1]~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \d_mem|HEX_out[7]~feeder_combout ;
wire \HEX_out[7]~feeder_combout ;
wire \in1[0]~feeder_combout ;
wire \d_mem|HEX_out[6]~feeder_combout ;
wire \d_mem|HEX_out[5]~feeder_combout ;
wire \HEX_out[5]~feeder_combout ;
wire \in1[1]~feeder_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \in2~0_combout ;
wire \in3[3]~0_combout ;
wire \h2|WideOr6~0_combout ;
wire \f2|out[0]~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \in3[1]~feeder_combout ;
wire \in3[0]~feeder_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire [4:0] in3;
wire [6:0] \f2|out ;
wire [6:0] \f1|out ;
wire [11:0] \my_alu|imm_delay ;
wire [6:0] \f0|out ;
wire [31:0] \pc_top|p_mux|address_from_jalr_temp ;
wire [6:0] \f3|out ;
wire [4:0] in0;
wire [4:0] in1;
wire [4:0] in2;
wire [7:0] HEX_out;
wire [31:0] \my_alu|out ;
wire [4:0] \my_alu|control_delay ;
wire [4:0] \reg_file|wr_reg_temp_1 ;
wire [31:0] \pc_top|my_pc|address_out ;
wire [7:0] \d_mem|HEX_out ;
wire [31:0] \d_mem|write_data_delay_1 ;
wire [1:0] \my_alu|imm_en_delay ;
wire [19:0] \my_alu|imm_U_J_delay ;
wire [1:0] \reg_file|wr_en_temp_3 ;
wire [31:0] \d_mem|bank_num_delayed ;
wire [1:0] \d_mem|xfer_size_delay_3 ;
wire [31:0] \d_mem|address_delay ;
wire [4:0] \reg_file|wr_reg_temp_3 ;
wire [31:0] \my_alu|pc_delay_2 ;
wire [1:0] \reg_file|wr_en_temp_2 ;
wire [1:0] \d_mem|xfer_size_delay_2 ;
wire [4:0] \reg_file|wr_reg_temp_2 ;
wire [31:0] \my_alu|pc_delay_1 ;
wire [1:0] \reg_file|wr_en_temp_1 ;
wire [31:0] \pc_top|p_mux|address_from_branch_temp_1 ;
wire [31:0] \pc_top|p_mux|address_from_increment_temp_2 ;
wire [1:0] \d_mem|xfer_size_delay_1 ;
wire [31:0] \pc_top|p_mux|address_from_branch_temp_2 ;
wire [31:0] \pc_top|p_mux|address_from_increment_temp_3 ;
wire [31:0] \pc_top|p_mux|address_from_increment_temp_1 ;

wire [39:0] \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [9:0] \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [9:0] \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [4:0] \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;

assign \reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a1  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a2  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a3  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a4  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a5  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a6  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a7  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a8  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a9  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a10  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a11  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a12  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a13  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a14  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a15  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a16  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a17  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a18  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a19  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a20  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a21  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a22  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a23  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a24  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a25  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a26  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a27  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a28  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a29  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a30  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \reg_file|register_rtl_1|auto_generated|ram_block1a31  = \reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a1  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a2  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a3  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a4  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a5  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a6  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a7  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a8  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a9  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a10  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a11  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a12  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a13  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a14  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a15  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a16  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a17  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a18  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a19  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a20  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a21  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a22  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a23  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a24  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a25  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a26  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a27  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a28  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a29  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a30  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \reg_file|register_rtl_0|auto_generated|ram_block1a31  = \reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];

assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [9];

assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8  = \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  = \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];

assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7  = \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];

assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  = \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];

assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  = \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\f0|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\f0|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\f0|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\f0|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\f0|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\f0|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\f0|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\f1|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\f1|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\f1|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\f1|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\f1|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\f1|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\f1|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\f2|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\f2|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\f2|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\f2|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\f2|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\f2|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\f2|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\f3|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\f3|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\f3|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\f3|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\f3|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\f3|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\f3|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X75_Y11_N20
dffeas \my_alu|pc_delay_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[2] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N51
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[2]~0 (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[2]~0_combout  = ( !\my_alu|pc_delay_1 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_alu|pc_delay_1 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[2]~0 .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \pc_top|p_mux|address_from_increment_temp_2[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \pc_top|p_mux|address_from_increment_temp_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[2] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N52
dffeas \pc_top|p_mux|address_from_increment_temp_3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[2] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N30
cyclonev_lcell_comb \pc_top|p_adder|Add0~1 (
// Equation(s):
// \pc_top|p_adder|Add0~1_sumout  = SUM(( \pc_top|my_pc|address_out [2] ) + ( \pc_top|my_pc|address_out [3] ) + ( !VCC ))
// \pc_top|p_adder|Add0~2  = CARRY(( \pc_top|my_pc|address_out [2] ) + ( \pc_top|my_pc|address_out [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pc_top|my_pc|address_out [3]),
	.datac(gnd),
	.datad(!\pc_top|my_pc|address_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~1_sumout ),
	.cout(\pc_top|p_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~1 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|p_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N33
cyclonev_lcell_comb \pc_top|p_adder|Add0~5 (
// Equation(s):
// \pc_top|p_adder|Add0~5_sumout  = SUM(( \pc_top|my_pc|address_out [4] ) + ( GND ) + ( \pc_top|p_adder|Add0~2  ))
// \pc_top|p_adder|Add0~6  = CARRY(( \pc_top|my_pc|address_out [4] ) + ( GND ) + ( \pc_top|p_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|my_pc|address_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~5_sumout ),
	.cout(\pc_top|p_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~5 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_top|p_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N36
cyclonev_lcell_comb \pc_top|p_adder|Add0~9 (
// Equation(s):
// \pc_top|p_adder|Add0~9_sumout  = SUM(( \pc_top|my_pc|address_out [5] ) + ( GND ) + ( \pc_top|p_adder|Add0~6  ))
// \pc_top|p_adder|Add0~10  = CARRY(( \pc_top|my_pc|address_out [5] ) + ( GND ) + ( \pc_top|p_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~9_sumout ),
	.cout(\pc_top|p_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~9 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N37
dffeas \pc_top|p_mux|address_from_increment_temp_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N49
dffeas \pc_top|p_mux|address_from_increment_temp_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N5
dffeas \pc_top|p_mux|address_from_increment_temp_3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N39
cyclonev_lcell_comb \pc_top|p_adder|Add0~13 (
// Equation(s):
// \pc_top|p_adder|Add0~13_sumout  = SUM(( \pc_top|my_pc|address_out [6] ) + ( GND ) + ( \pc_top|p_adder|Add0~10  ))
// \pc_top|p_adder|Add0~14  = CARRY(( \pc_top|my_pc|address_out [6] ) + ( GND ) + ( \pc_top|p_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|my_pc|address_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~13_sumout ),
	.cout(\pc_top|p_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~13 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_top|p_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N40
dffeas \pc_top|p_mux|address_from_increment_temp_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N10
dffeas \pc_top|p_mux|address_from_increment_temp_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N53
dffeas \pc_top|p_mux|address_from_increment_temp_3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N42
cyclonev_lcell_comb \pc_top|p_adder|Add0~17 (
// Equation(s):
// \pc_top|p_adder|Add0~17_sumout  = SUM(( \pc_top|my_pc|address_out [7] ) + ( GND ) + ( \pc_top|p_adder|Add0~14  ))
// \pc_top|p_adder|Add0~18  = CARRY(( \pc_top|my_pc|address_out [7] ) + ( GND ) + ( \pc_top|p_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|my_pc|address_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~17_sumout ),
	.cout(\pc_top|p_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~17 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_top|p_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N44
dffeas \pc_top|p_mux|address_from_increment_temp_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N43
dffeas \pc_top|p_mux|address_from_increment_temp_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N17
dffeas \pc_top|p_mux|address_from_increment_temp_3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N45
cyclonev_lcell_comb \pc_top|p_adder|Add0~21 (
// Equation(s):
// \pc_top|p_adder|Add0~21_sumout  = SUM(( \pc_top|my_pc|address_out [8] ) + ( GND ) + ( \pc_top|p_adder|Add0~18  ))
// \pc_top|p_adder|Add0~22  = CARRY(( \pc_top|my_pc|address_out [8] ) + ( GND ) + ( \pc_top|p_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~21_sumout ),
	.cout(\pc_top|p_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~21 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N46
dffeas \pc_top|p_mux|address_from_increment_temp_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N18
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[8]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[8]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[8]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N19
dffeas \pc_top|p_mux|address_from_increment_temp_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N34
dffeas \pc_top|p_mux|address_from_increment_temp_3[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \pc_top|p_adder|Add0~25 (
// Equation(s):
// \pc_top|p_adder|Add0~25_sumout  = SUM(( \pc_top|my_pc|address_out [9] ) + ( GND ) + ( \pc_top|p_adder|Add0~22  ))
// \pc_top|p_adder|Add0~26  = CARRY(( \pc_top|my_pc|address_out [9] ) + ( GND ) + ( \pc_top|p_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~25_sumout ),
	.cout(\pc_top|p_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~25 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N50
dffeas \pc_top|p_mux|address_from_increment_temp_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N15
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[9]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[9]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[9]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N16
dffeas \pc_top|p_mux|address_from_increment_temp_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N41
dffeas \pc_top|p_mux|address_from_increment_temp_3[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N51
cyclonev_lcell_comb \pc_top|p_adder|Add0~29 (
// Equation(s):
// \pc_top|p_adder|Add0~29_sumout  = SUM(( \pc_top|my_pc|address_out [10] ) + ( GND ) + ( \pc_top|p_adder|Add0~26  ))
// \pc_top|p_adder|Add0~30  = CARRY(( \pc_top|my_pc|address_out [10] ) + ( GND ) + ( \pc_top|p_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~29_sumout ),
	.cout(\pc_top|p_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~29 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \pc_top|p_adder|Add0~33 (
// Equation(s):
// \pc_top|p_adder|Add0~33_sumout  = SUM(( \pc_top|my_pc|address_out [11] ) + ( GND ) + ( \pc_top|p_adder|Add0~30  ))
// \pc_top|p_adder|Add0~34  = CARRY(( \pc_top|my_pc|address_out [11] ) + ( GND ) + ( \pc_top|p_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~33_sumout ),
	.cout(\pc_top|p_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~33 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N56
dffeas \pc_top|p_mux|address_from_increment_temp_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N25
dffeas \pc_top|p_mux|address_from_increment_temp_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N28
dffeas \pc_top|p_mux|address_from_increment_temp_3[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pc_top|my_pc|address_out [11],\pc_top|my_pc|address_out [10],\pc_top|my_pc|address_out [9],\pc_top|my_pc|address_out [8],\pc_top|my_pc|address_out [7],\pc_top|my_pc|address_out [6],\pc_top|my_pc|address_out [5],\pc_top|my_pc|address_out [4],\pc_top|my_pc|address_out [3],
\pc_top|my_pc|address_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .init_file = "db/DE1_SoC.ram0_instruction_memory_68fd8bb8.hdl.mif";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "instruction_memory:inst_mem|altsyncram:instruction_memory_rtl_0|altsyncram_qee1:auto_generated|ALTSYNCRAM";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020040200403000020040000001000020040100C0000C00008000080100400004000040200C00008010040000000004000080300000000000040000C020000100800000020000100801004030080000000004000000200C0300C0000C0300C0100000000020000000002000020080100001004020000100001008030040000C01008030040000003000020040000C000040000800000000000000800008020080000800008000040200802008000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "040000000008000080100400000000040000C0000803004000000100003000000080000C000040200800008000040200002000020080300C000080200C030000100000000020000200401000000040100000008020000300001004000040000C00000030000100002008000080000803000020000200801000010040200C010040200400000000080000800004010080100001008000000200400004000080300C000000300800008030080100C0300C00000000000200000000020000100C0300802000030080000801008010080200C00008000080100400000000000000000000000080000800004010080000400000020040200C00000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "0000000008000080000401000010080300400004000040200C000000000C00004010080100803000030040000401000010080300400004000040200C000000000C000040100801008030000300400004000040200C010080300C0100001000010080300C0100003004000040200C010000300C0100001004020040000C0100801000010040200400000010080000C0300C000080100C0100C010000300402004020000300C0000001008010000200C020040000C020040000C0200400004020000100C0200C000000000C02008000080100C020040000C00000000000000000000000000000000000020000100C0300800000030000200402004020080300002";
// synopsys translate_on

// Location: FF_X74_Y11_N55
dffeas \reg_file|wr_reg_temp_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[1] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N49
dffeas \reg_file|wr_reg_temp_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[1] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N56
dffeas \reg_file|wr_reg_temp_3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[1] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pc_top|my_pc|address_out [11],\pc_top|my_pc|address_out [10],\pc_top|my_pc|address_out [9],\pc_top|my_pc|address_out [8],\pc_top|my_pc|address_out [7],\pc_top|my_pc|address_out [6],\pc_top|my_pc|address_out [5],\pc_top|my_pc|address_out [4],\pc_top|my_pc|address_out [3],
\pc_top|my_pc|address_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/DE1_SoC.ram0_instruction_memory_68fd8bb8.hdl.mif";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "instruction_memory:inst_mem|altsyncram:instruction_memory_rtl_0|altsyncram_qee1:auto_generated|ALTSYNCRAM";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A002FE002D50020A05AFE056174090A002FE00900BF8008040082816BF802408DAC631AC521685B00B651AC630106500C66C085216C5B14008D6C63168521A85B00853020100481010B6920F7B1CC781C07B1CC84D104310F531687F00C5A148F81481204F100205002052020100501204810000921235614800108021284814D001080216802160030005A1605800C5216850170520401104813C400814852D4BF800808040120405214B52D08510";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "005204813C40080401040068FE07BE047B1CC5E1EC731AC68020501400300013C40740080416C5A14C080401204342003421D00200C7BD0C71D08031EF43154001481204F1002010041001A3F81AF6718C681CC7B1E07B00C6B1A0081605800C000100200C5B160731EC13C407B16853020020201005012048108004224B574004A12842D084A1085210800D45001284A1480012842FE304128001287E00C7B12C720080312C730100312C521EF7B14C100441204F1015C08020020237D1EC73148021FC5314C080401000B00D483214813C4008040103E01304C17058150501304817C40080401204355D084200012158123E0121481304C170581505013048";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "1105817C41F8013F8EECAD149F8108DAEAAF8054527E042048BFF007E04CC41550004A002A81204CAB12BF8EECAD149F8108DAEABF8054527E042048BFF007E04CC41550004B002A81204CAB12BF82F4527E042048002A8122B44AFE0BD14AF8108AA2B44ABE04A2F452BE04204814050AB2B44AFE3550004A12800156001284AFE3554004A1280015A00128781EC7B1AC7200C7BDEF7E12C4A1F04B800BA800C21ECCD12C55339001685A02010058160581605415054150501404812040921037A16C941684210078038B50340501B06010041967D16C5205C100441204C140541605C100441204F100237C16C5A148501F85B0201004002C00520280204F10";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N54
cyclonev_lcell_comb \reg_file|wr_reg_temp_1[2]~feeder (
// Equation(s):
// \reg_file|wr_reg_temp_1[2]~feeder_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|wr_reg_temp_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[2]~feeder .extended_lut = "off";
defparam \reg_file|wr_reg_temp_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|wr_reg_temp_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N56
dffeas \reg_file|wr_reg_temp_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg_file|wr_reg_temp_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[2] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N59
dffeas \reg_file|wr_reg_temp_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[2] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N29
dffeas \reg_file|wr_reg_temp_3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[2] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N14
dffeas \reg_file|wr_reg_temp_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[3] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N0
cyclonev_lcell_comb \reg_file|wr_reg_temp_2[3]~feeder (
// Equation(s):
// \reg_file|wr_reg_temp_2[3]~feeder_combout  = ( \reg_file|wr_reg_temp_1 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|wr_reg_temp_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|wr_reg_temp_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[3]~feeder .extended_lut = "off";
defparam \reg_file|wr_reg_temp_2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|wr_reg_temp_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N1
dffeas \reg_file|wr_reg_temp_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg_file|wr_reg_temp_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[3] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N16
dffeas \reg_file|wr_reg_temp_3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[3] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N16
dffeas \reg_file|wr_reg_temp_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[4] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N59
dffeas \reg_file|wr_reg_temp_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[4] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N22
dffeas \reg_file|wr_reg_temp_3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[4] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pc_top|my_pc|address_out [11],\pc_top|my_pc|address_out [10],\pc_top|my_pc|address_out [9],\pc_top|my_pc|address_out [8],\pc_top|my_pc|address_out [7],\pc_top|my_pc|address_out [6],\pc_top|my_pc|address_out [5],\pc_top|my_pc|address_out [4],\pc_top|my_pc|address_out [3],
\pc_top|my_pc|address_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/DE1_SoC.ram0_instruction_memory_68fd8bb8.hdl.mif";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "instruction_memory:inst_mem|altsyncram:instruction_memory_rtl_0|altsyncram_qee1:auto_generated|ALTSYNCRAM";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000501DFD01FD50100401DFC110440100501E7C014079F4041140401007BF00401F94150541940419007F9014050541D00421F8401004711C401F9405054010041D004010040102409007F1407E1004010041104401F8401007E145435004010579F00409027E1004090040900401024090240908C01007C5004C340401004010846300401005010042110C01004010842500431004010240902409F8401034FDF07FF00401004090240D3F7A1F74250";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "8C0102409F84010040900C01F7C21FC4410741D0550100401004010042108C09F840100401004010040100409027C100FA106401004FDE043DF04013F7A1094E300409027E100401024C3007FF007C1004010841D084150040100401004010842308401004010042107409F8421004010040100401024090240938C01007C530C1100401F04110140101423F94A304401004E304405F7FE10042300445104DD0446500421044210042104401037C10440902409027E13040100401007E5044010040100411004010040900463F840100409F840110409E7C09084290A4290A4290A409F040150509427E5FC40110C0100411FFC0100409485294A5294A5294A5";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "2942509B07BF007DFF94010073F00461FD7FF02401CFC0100415E04012041100423004430240102401007DFF94010079F00461FD77F02401EFC0100415E04012041100483004830240102401007BF00401FFC01005830240100401F7C010073F0040900401F7C0100401D7C01004010040900401DFFE578C11004030046300401E7FE540C1100403004A3004010240101499004FDE07E1044010141130C0138C0118401044450056304401004C1224A92A4A92A4A92A4A92A4C9324C932401007E50440100401004610040100461087E1084010048104401224A92A4A92A4A92A4A92A4C9324C932721007E5044010040100411004010240100C4100401027E1";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \control|Equal5~0 (
// Equation(s):
// \control|Equal5~0_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  & !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ))) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal5~0 .extended_lut = "off";
defparam \control|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \control|Selector35~0 (
// Equation(s):
// \control|Selector35~0_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) # 
// ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & \control|Equal5~0_combout )))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\control|Equal5~0_combout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector35~0 .extended_lut = "off";
defparam \control|Selector35~0 .lut_mask = 64'h3302330200000000;
defparam \control|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N27
cyclonev_lcell_comb \control|Selector35~1 (
// Equation(s):
// \control|Selector35~1_combout  = ( \control|Selector35~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 )))) ) ) # ( !\control|Selector35~0_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\control|Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector35~1 .extended_lut = "off";
defparam \control|Selector35~1 .lut_mask = 64'h0040004008480848;
defparam \control|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N28
dffeas \my_alu|control_delay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[3] .is_wysiwyg = "true";
defparam \my_alu|control_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N39
cyclonev_lcell_comb \control|WideOr19~0 (
// Equation(s):
// \control|WideOr19~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr19~0 .extended_lut = "off";
defparam \control|WideOr19~0 .lut_mask = 64'h00000000FF00FF00;
defparam \control|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \control|WideOr19~1 (
// Equation(s):
// \control|WideOr19~1_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( \control|WideOr19~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ) # 
// (((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 )) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( \control|WideOr19~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ) # ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ) # 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( !\control|WideOr19~0_combout  ) ) # ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( 
// !\control|WideOr19~0_combout  ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\control|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr19~1 .extended_lut = "off";
defparam \control|WideOr19~1 .lut_mask = 64'hFFFFFFFFBBFFBBBF;
defparam \control|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N55
dffeas \my_alu|control_delay[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|WideOr19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[4] .is_wysiwyg = "true";
defparam \my_alu|control_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N51
cyclonev_lcell_comb \my_alu|out[30]~5 (
// Equation(s):
// \my_alu|out[30]~5_combout  = ( !\my_alu|control_delay [4] & ( (\my_alu|control_delay [3]) # (\my_alu|control_delay [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay [2]),
	.datad(!\my_alu|control_delay [3]),
	.datae(gnd),
	.dataf(!\my_alu|control_delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~5 .extended_lut = "off";
defparam \my_alu|out[30]~5 .lut_mask = 64'h0FFF0FFF00000000;
defparam \my_alu|out[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N9
cyclonev_lcell_comb \my_alu|out[30]~4 (
// Equation(s):
// \my_alu|out[30]~4_combout  = ( \my_alu|control_delay [2] & ( (!\my_alu|control_delay [4] & \my_alu|control_delay [3]) ) ) # ( !\my_alu|control_delay [2] & ( !\my_alu|control_delay [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|control_delay [3]),
	.datae(gnd),
	.dataf(!\my_alu|control_delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~4 .extended_lut = "off";
defparam \my_alu|out[30]~4 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \my_alu|out[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N41
dffeas \pc_top|p_mux|address_from_increment_temp_3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[1] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(10'b0000000000),
	.portaaddr({\pc_top|my_pc|address_out [11],\pc_top|my_pc|address_out [10],\pc_top|my_pc|address_out [9],\pc_top|my_pc|address_out [8],\pc_top|my_pc|address_out [7],\pc_top|my_pc|address_out [6],\pc_top|my_pc|address_out [5],\pc_top|my_pc|address_out [4],\pc_top|my_pc|address_out [3],
\pc_top|my_pc|address_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram0_instruction_memory_68fd8bb8.hdl.mif";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "instruction_memory:inst_mem|altsyncram:instruction_memory_rtl_0|altsyncram_qee1:auto_generated|ALTSYNCRAM";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D6D0ED4D0656D06C05CEC190640506D4D8EC055B7BB5B5795341B016BB0141B06425095AD6359901579094256657909419F9405014190641B064250958D064250140506E0540581015797B7E5095A9624010054DF94057B7E5095590954DF95BB015090A60506D6906C0106E05004814058166C05024190169B53545095E98161B015450954D7A5A566C05025E981419014190140592529424298141B517E5815BB0941B81501604C5F97E5F94198";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "6C05424298141B8158166C09EEE057E6E5795F9215ED0958906C097A60546C298141979525014050141B815016060546D257E405297E5F95F9494A5F97E50679B015090A60506E056071B0243B09579095C98142506425014458241B025E98141B71485094257260509429814190140506C0506E05004814058126C050141946C010954D814010950D1159B0669B004254371B004858EFE50949B115D9C17E5085F901605005F9095A5005ED096A5006494A5090A6050641B06C0506C190054D09405064010141B815810161BC140F014298141B01781AED8941629825E9725A9624290141B01701E0419F8425C6E25066016EE050158921629825E9725A9625";
defparam \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "6942429015BB015BBAE4250143B01405BE63B60405EEC05814190270D814190149B8141B006057A485095BBAE4250163B01405BE43B604056EC05814190270D814190169B8169B006057A4850963B01405EEC058149B0060521425EEC050153B0140121425CEC05014056EC05814097A40121425AEC1906C010951B0179B014258EC1946C010951B0149B0141B006CD115B9B17E5F169900425A6401E6C0526C05D6405004190179B0842506E05E04012050160601A0701E040120501604050241900425094257A67903C0503D85717E5294050141900405DA749CA709BA6C9AA6899A6494A5090A60506C1900425095E90640106E056040586F8503C850A605";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N6
cyclonev_lcell_comb \control|inst_tp|WideOr2~0 (
// Equation(s):
// \control|inst_tp|WideOr2~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ( \control|WideOr19~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )) ) ) ) # ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ( \control|WideOr19~0_combout  & 
// ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\control|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|inst_tp|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|inst_tp|WideOr2~0 .extended_lut = "off";
defparam \control|inst_tp|WideOr2~0 .lut_mask = 64'h0000000002000022;
defparam \control|inst_tp|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N24
cyclonev_lcell_comb \control|inst_tp|WideOr0~1 (
// Equation(s):
// \control|inst_tp|WideOr0~1_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|inst_tp|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|inst_tp|WideOr0~1 .extended_lut = "off";
defparam \control|inst_tp|WideOr0~1 .lut_mask = 64'hF0F0F0F000000F0F;
defparam \control|inst_tp|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N0
cyclonev_lcell_comb \control|inst_tp|WideOr0~0 (
// Equation(s):
// \control|inst_tp|WideOr0~0_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  & ( \control|inst_tp|WideOr0~1_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ) # (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )))) ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  & ( !\control|inst_tp|WideOr0~1_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  
// & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\control|inst_tp|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|inst_tp|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|inst_tp|WideOr0~0 .extended_lut = "off";
defparam \control|inst_tp|WideOr0~0 .lut_mask = 64'h0002000003020000;
defparam \control|inst_tp|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N30
cyclonev_lcell_comb \control|Mux11~0 (
// Equation(s):
// \control|Mux11~0_combout  = ( \control|inst_tp|WideOr2~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( 
// \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( \control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\control|inst_tp|WideOr2~0_combout ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux11~0 .extended_lut = "off";
defparam \control|Mux11~0 .lut_mask = 64'h0F0F0F0F00FF3333;
defparam \control|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \my_alu|imm_delay[1]~feeder (
// Equation(s):
// \my_alu|imm_delay[1]~feeder_combout  = ( \control|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|imm_delay[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|imm_delay[1]~feeder .extended_lut = "off";
defparam \my_alu|imm_delay[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|imm_delay[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N49
dffeas \my_alu|imm_delay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|imm_delay[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[1] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N28
dffeas \d_mem|xfer_size_delay_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_1[1] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N2
dffeas \d_mem|xfer_size_delay_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|xfer_size_delay_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_2[1] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N56
dffeas \d_mem|xfer_size_delay_3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|xfer_size_delay_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_3[1] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N33
cyclonev_lcell_comb \control|Decoder4~2 (
// Equation(s):
// \control|Decoder4~2_combout  = ( \control|Decoder4~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\control|Decoder4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder4~2 .extended_lut = "off";
defparam \control|Decoder4~2 .lut_mask = 64'h0000000080008000;
defparam \control|Decoder4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N34
dffeas \d_mem|read_en_delay_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Decoder4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|read_en_delay_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|read_en_delay_1 .is_wysiwyg = "true";
defparam \d_mem|read_en_delay_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N36
cyclonev_lcell_comb \reg_file|wr_en_temp_2[1]~feeder (
// Equation(s):
// \reg_file|wr_en_temp_2[1]~feeder_combout  = ( \d_mem|read_en_delay_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|read_en_delay_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|wr_en_temp_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|wr_en_temp_2[1]~feeder .extended_lut = "off";
defparam \reg_file|wr_en_temp_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|wr_en_temp_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N37
dffeas \reg_file|wr_en_temp_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg_file|wr_en_temp_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_en_temp_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_en_temp_2[1] .is_wysiwyg = "true";
defparam \reg_file|wr_en_temp_2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N44
dffeas \d_mem|read_en_delay_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_en_temp_2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|read_en_delay_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|read_en_delay_3 .is_wysiwyg = "true";
defparam \d_mem|read_en_delay_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N0
cyclonev_lcell_comb \d_mem|always4~5 (
// Equation(s):
// \d_mem|always4~5_combout  = ( \d_mem|read_en_delay_3~q  & ( !\d_mem|xfer_size_delay_3 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_mem|xfer_size_delay_3 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|read_en_delay_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~5 .extended_lut = "off";
defparam \d_mem|always4~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \d_mem|always4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \control|Selector37~1 (
// Equation(s):
// \control|Selector37~1_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( (((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 )) # 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 )) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector37~1 .extended_lut = "off";
defparam \control|Selector37~1 .lut_mask = 64'h37FF37FF00000000;
defparam \control|Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \control|Selector37~2 (
// Equation(s):
// \control|Selector37~2_combout  = ( \control|Equal5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ))) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( \control|Equal5~0_combout  & ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 )) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\control|Equal5~0_combout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector37~2 .extended_lut = "off";
defparam \control|Selector37~2 .lut_mask = 64'h0000005000001170;
defparam \control|Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \control|Selector37~3 (
// Equation(s):
// \control|Selector37~3_combout  = ( \control|Selector37~2_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & 
// ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ) # (\control|Selector37~1_combout )))) ) ) # ( !\control|Selector37~2_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & \control|Selector37~1_combout )) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\control|Selector37~1_combout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector37~3 .extended_lut = "off";
defparam \control|Selector37~3 .lut_mask = 64'h0202020222022202;
defparam \control|Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \control|Selector37~0 (
// Equation(s):
// \control|Selector37~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector37~0 .extended_lut = "off";
defparam \control|Selector37~0 .lut_mask = 64'h0000000040404040;
defparam \control|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N39
cyclonev_lcell_comb \control|Selector37~4 (
// Equation(s):
// \control|Selector37~4_combout  = ( \control|Selector37~0_combout  & ( ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 )) # (\control|Selector37~3_combout ) ) ) # ( 
// !\control|Selector37~0_combout  & ( \control|Selector37~3_combout  ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\control|Selector37~3_combout ),
	.datae(gnd),
	.dataf(!\control|Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector37~4 .extended_lut = "off";
defparam \control|Selector37~4 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \control|Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N40
dffeas \my_alu|control_delay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[1] .is_wysiwyg = "true";
defparam \my_alu|control_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \control|Selector38~0 (
// Equation(s):
// \control|Selector38~0_combout  = ( \control|Equal5~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 )) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  & 
// ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ))))) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  $ (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 )))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!\control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector38~0 .extended_lut = "off";
defparam \control|Selector38~0 .lut_mask = 64'h0000000052845284;
defparam \control|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N45
cyclonev_lcell_comb \control|Selector38~1 (
// Equation(s):
// \control|Selector38~1_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 )) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ))) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector38~1 .extended_lut = "off";
defparam \control|Selector38~1 .lut_mask = 64'h00FF00FF33443344;
defparam \control|Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \control|Selector38~2 (
// Equation(s):
// \control|Selector38~2_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & (\control|Selector38~1_combout  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 )))) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & (((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ))))) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & (((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ) # (\control|Selector38~0_combout )))))) ) )

	.dataa(!\control|Selector38~0_combout ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|Selector38~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector38~2 .extended_lut = "on";
defparam \control|Selector38~2 .lut_mask = 64'h000C007700000C00;
defparam \control|Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N56
dffeas \my_alu|control_delay[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|control_delay[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \control|Mux5~2 (
// Equation(s):
// \control|Mux5~2_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 )) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux5~2 .extended_lut = "off";
defparam \control|Mux5~2 .lut_mask = 64'h0000000000A000A0;
defparam \control|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N18
cyclonev_lcell_comb \control|Mux5~0 (
// Equation(s):
// \control|Mux5~0_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  & ( \control|Mux5~2_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ))) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\control|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux5~0 .extended_lut = "off";
defparam \control|Mux5~0 .lut_mask = 64'h0000000000400000;
defparam \control|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N6
cyclonev_lcell_comb \control|Mux1~0 (
// Equation(s):
// \control|Mux1~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( (!\control|Mux5~0_combout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 )) # (\control|Mux5~0_combout  & 
// ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ))) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31  ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(!\control|Mux5~0_combout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux1~0 .extended_lut = "off";
defparam \control|Mux1~0 .lut_mask = 64'h55555555505F505F;
defparam \control|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N22
dffeas \my_alu|imm_delay[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|imm_delay[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N50
dffeas \reg_file|wr_reg_temp_3[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[0]~DUPLICATE .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \reg_file|always3~0 (
// Equation(s):
// \reg_file|always3~0_combout  = ( !\reg_file|wr_reg_temp_3 [1] & ( (!\reg_file|wr_reg_temp_3[0]~DUPLICATE_q  & (!\reg_file|wr_reg_temp_3 [2] & !\reg_file|wr_reg_temp_3 [3])) ) )

	.dataa(!\reg_file|wr_reg_temp_3[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\reg_file|wr_reg_temp_3 [2]),
	.datad(!\reg_file|wr_reg_temp_3 [3]),
	.datae(!\reg_file|wr_reg_temp_3 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|always3~0 .extended_lut = "off";
defparam \reg_file|always3~0 .lut_mask = 64'hA0000000A0000000;
defparam \reg_file|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N51
cyclonev_lcell_comb \reg_file|always3~1 (
// Equation(s):
// \reg_file|always3~1_combout  = ( \reg_file|always3~0_combout  & ( !\reg_file|wr_reg_temp_3 [4] & ( !\reg_file|wr_en_temp_3 [0] $ (!\d_mem|read_en_delay_3~q ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|wr_en_temp_3 [0]),
	.datac(!\d_mem|read_en_delay_3~q ),
	.datad(gnd),
	.datae(!\reg_file|always3~0_combout ),
	.dataf(!\reg_file|wr_reg_temp_3 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|always3~1 .extended_lut = "off";
defparam \reg_file|always3~1 .lut_mask = 64'h00003C3C00000000;
defparam \reg_file|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N45
cyclonev_lcell_comb \control|inst_tp|WideOr4~0 (
// Equation(s):
// \control|inst_tp|WideOr4~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ) # (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|inst_tp|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|inst_tp|WideOr4~0 .extended_lut = "off";
defparam \control|inst_tp|WideOr4~0 .lut_mask = 64'h000000000000FFF0;
defparam \control|inst_tp|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N27
cyclonev_lcell_comb \control|inst_tp|WideOr4~1 (
// Equation(s):
// \control|inst_tp|WideOr4~1_combout  = ( \control|inst_tp|WideOr4~0_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3  & 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 )) ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|inst_tp|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|inst_tp|WideOr4~1 .extended_lut = "off";
defparam \control|inst_tp|WideOr4~1 .lut_mask = 64'h0000000030003000;
defparam \control|inst_tp|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N21
cyclonev_lcell_comb \pc_top|b_adder|Mux12~0 (
// Equation(s):
// \pc_top|b_adder|Mux12~0_combout  = ( \control|inst_tp|WideOr2~0_combout  & ( (\control|inst_tp|WideOr0~0_combout  & !\control|inst_tp|WideOr4~1_combout ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( (!\control|inst_tp|WideOr0~0_combout  & 
// !\control|inst_tp|WideOr4~1_combout ) ) )

	.dataa(!\control|inst_tp|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\control|inst_tp|WideOr4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux12~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux12~0 .lut_mask = 64'hA0A0A0A050505050;
defparam \pc_top|b_adder|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N5
dffeas \my_alu|imm_en_delay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|b_adder|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_en_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_en_delay[1] .is_wysiwyg = "true";
defparam \my_alu|imm_en_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N15
cyclonev_lcell_comb \control|imm_en~0 (
// Equation(s):
// \control|imm_en~0_combout  = ( \control|inst_tp|WideOr4~1_combout  & ( !\control|inst_tp|WideOr2~0_combout  ) ) # ( !\control|inst_tp|WideOr4~1_combout  & ( \control|inst_tp|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|inst_tp|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_en~0 .extended_lut = "off";
defparam \control|imm_en~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \control|imm_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N24
cyclonev_lcell_comb \my_alu|imm_en_delay[0]~0 (
// Equation(s):
// \my_alu|imm_en_delay[0]~0_combout  = ( !\control|imm_en~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|imm_en_delay[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|imm_en_delay[0]~0 .extended_lut = "off";
defparam \my_alu|imm_en_delay[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_alu|imm_en_delay[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N25
dffeas \my_alu|imm_en_delay[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|imm_en_delay[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_en_delay[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|imm_en_delay[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N12
cyclonev_lcell_comb \control|imm_U_J[17]~18 (
// Equation(s):
// \control|imm_U_J[17]~18_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18  
// ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[17]~18 .extended_lut = "off";
defparam \control|imm_U_J[17]~18 .lut_mask = 64'h0F0F0F0F33333333;
defparam \control|imm_U_J[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N13
dffeas \my_alu|imm_U_J_delay[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|imm_U_J[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[17] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N49
dffeas \d_mem|xfer_size_delay_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_1[0] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N12
cyclonev_lcell_comb \d_mem|xfer_size_delay_2[0]~feeder (
// Equation(s):
// \d_mem|xfer_size_delay_2[0]~feeder_combout  = ( \d_mem|xfer_size_delay_1 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|xfer_size_delay_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|xfer_size_delay_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|xfer_size_delay_2[0]~feeder .extended_lut = "off";
defparam \d_mem|xfer_size_delay_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|xfer_size_delay_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N13
dffeas \d_mem|xfer_size_delay_2[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|xfer_size_delay_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N0
cyclonev_lcell_comb \my_alu|Add3~117 (
// Equation(s):
// \my_alu|Add3~117_sumout  = SUM(( !\pc_top|p_mux|address_from_increment_temp_2 [2] ) + ( VCC ) + ( !VCC ))
// \my_alu|Add3~118  = CARRY(( !\pc_top|p_mux|address_from_increment_temp_2 [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|p_mux|address_from_increment_temp_2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~117_sumout ),
	.cout(\my_alu|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~117 .extended_lut = "off";
defparam \my_alu|Add3~117 .lut_mask = 64'h000000000000F0F0;
defparam \my_alu|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N4
dffeas \my_alu|imm_en_delay[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|b_adder|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_en_delay[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|imm_en_delay[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N39
cyclonev_lcell_comb \control|Mux10~0 (
// Equation(s):
// \control|Mux10~0_combout  = ( \control|inst_tp|WideOr2~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( 
// \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  ) ) ) # ( \control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\control|inst_tp|WideOr2~0_combout ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux10~0 .extended_lut = "off";
defparam \control|Mux10~0 .lut_mask = 64'h00FF00FF55550F0F;
defparam \control|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N37
dffeas \my_alu|imm_delay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[2] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N6
cyclonev_lcell_comb \reg_file|Equal2~0 (
// Equation(s):
// \reg_file|Equal2~0_combout  = ( !\d_mem|read_en_delay_3~q  & ( \reg_file|wr_en_temp_3 [0] ) )

	.dataa(gnd),
	.datab(!\reg_file|wr_en_temp_3 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d_mem|read_en_delay_3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Equal2~0 .extended_lut = "off";
defparam \reg_file|Equal2~0 .lut_mask = 64'h3333000033330000;
defparam \reg_file|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N12
cyclonev_lcell_comb \my_alu|pc_delay_1[7]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[7]~feeder_combout  = ( \pc_top|my_pc|address_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[7]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N13
dffeas \my_alu|pc_delay_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[7] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N8
dffeas \my_alu|pc_delay_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[7] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N1
dffeas \my_alu|pc_delay_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[6] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N28
dffeas \my_alu|pc_delay_2[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[6]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N28
dffeas \my_alu|pc_delay_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[5] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N1
dffeas \my_alu|pc_delay_2[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N28
dffeas \my_alu|pc_delay_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[4] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N16
dffeas \my_alu|pc_delay_2[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N6
cyclonev_lcell_comb \my_alu|pc_delay_1[3]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[3]~feeder_combout  = ( \pc_top|my_pc|address_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[3]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N7
dffeas \my_alu|pc_delay_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[3] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N14
dffeas \my_alu|pc_delay_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[3] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N3
cyclonev_lcell_comb \my_alu|Add3~113 (
// Equation(s):
// \my_alu|Add3~113_sumout  = SUM(( \my_alu|pc_delay_2 [3] ) + ( GND ) + ( \my_alu|Add3~118  ))
// \my_alu|Add3~114  = CARRY(( \my_alu|pc_delay_2 [3] ) + ( GND ) + ( \my_alu|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~113_sumout ),
	.cout(\my_alu|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~113 .extended_lut = "off";
defparam \my_alu|Add3~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N6
cyclonev_lcell_comb \my_alu|Add3~49 (
// Equation(s):
// \my_alu|Add3~49_sumout  = SUM(( \my_alu|pc_delay_2[4]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~114  ))
// \my_alu|Add3~50  = CARRY(( \my_alu|pc_delay_2[4]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~49_sumout ),
	.cout(\my_alu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~49 .extended_lut = "off";
defparam \my_alu|Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N9
cyclonev_lcell_comb \my_alu|Add3~45 (
// Equation(s):
// \my_alu|Add3~45_sumout  = SUM(( \my_alu|pc_delay_2[5]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~50  ))
// \my_alu|Add3~46  = CARRY(( \my_alu|pc_delay_2[5]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~50  ))

	.dataa(!\my_alu|pc_delay_2[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~45_sumout ),
	.cout(\my_alu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~45 .extended_lut = "off";
defparam \my_alu|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \my_alu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N12
cyclonev_lcell_comb \my_alu|Add3~41 (
// Equation(s):
// \my_alu|Add3~41_sumout  = SUM(( \my_alu|pc_delay_2[6]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~46  ))
// \my_alu|Add3~42  = CARRY(( \my_alu|pc_delay_2[6]~DUPLICATE_q  ) + ( GND ) + ( \my_alu|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~41_sumout ),
	.cout(\my_alu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~41 .extended_lut = "off";
defparam \my_alu|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N15
cyclonev_lcell_comb \my_alu|Add3~37 (
// Equation(s):
// \my_alu|Add3~37_sumout  = SUM(( \my_alu|pc_delay_2 [7] ) + ( GND ) + ( \my_alu|Add3~42  ))
// \my_alu|Add3~38  = CARRY(( \my_alu|pc_delay_2 [7] ) + ( GND ) + ( \my_alu|Add3~42  ))

	.dataa(!\my_alu|pc_delay_2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~37_sumout ),
	.cout(\my_alu|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~37 .extended_lut = "off";
defparam \my_alu|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \my_alu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N26
dffeas \my_alu|imm_en_delay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|imm_en_delay[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_en_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_en_delay[0] .is_wysiwyg = "true";
defparam \my_alu|imm_en_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \control|Selector42~0 (
// Equation(s):
// \control|Selector42~0_combout  = ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( \control|Decoder4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\control|Decoder4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector42~0 .extended_lut = "off";
defparam \control|Selector42~0 .lut_mask = 64'h00000000FFFF0000;
defparam \control|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N22
dffeas \d_mem|is_signed_delay_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|is_signed_delay_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|is_signed_delay_1 .is_wysiwyg = "true";
defparam \d_mem|is_signed_delay_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N8
dffeas \d_mem|is_signed_delay_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|is_signed_delay_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|is_signed_delay_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|is_signed_delay_2 .is_wysiwyg = "true";
defparam \d_mem|is_signed_delay_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y10_N52
dffeas \d_mem|is_signed_delay_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|is_signed_delay_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|is_signed_delay_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|is_signed_delay_3 .is_wysiwyg = "true";
defparam \d_mem|is_signed_delay_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N59
dffeas \d_mem|xfer_size_delay_3[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_3[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_3[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N42
cyclonev_lcell_comb \reg_file|register~51 (
// Equation(s):
// \reg_file|register~51_combout  = ( \d_mem|xfer_size_delay_3[0]~DUPLICATE_q  & ( !\reg_file|always3~1_combout  & ( \reg_file|Equal2~0_combout  ) ) ) # ( !\d_mem|xfer_size_delay_3[0]~DUPLICATE_q  & ( !\reg_file|always3~1_combout  & ( 
// ((\d_mem|is_signed_delay_3~q  & \d_mem|always4~6_combout )) # (\reg_file|Equal2~0_combout ) ) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\reg_file|Equal2~0_combout ),
	.datac(!\d_mem|always4~6_combout ),
	.datad(gnd),
	.datae(!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.dataf(!\reg_file|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~51 .extended_lut = "off";
defparam \reg_file|register~51 .lut_mask = 64'h3737333300000000;
defparam \reg_file|register~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N39
cyclonev_lcell_comb \reg_file|register~50 (
// Equation(s):
// \reg_file|register~50_combout  = ( \d_mem|always4~6_combout  & ( !\reg_file|always3~1_combout  & ( (!\d_mem|is_signed_delay_3~q ) # (\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ) ) ) ) # ( !\d_mem|always4~6_combout  & ( !\reg_file|always3~1_combout  ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.datae(!\d_mem|always4~6_combout ),
	.dataf(!\reg_file|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~50 .extended_lut = "off";
defparam \reg_file|register~50 .lut_mask = 64'hFFFFAAFF00000000;
defparam \reg_file|register~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N58
dffeas \d_mem|xfer_size_delay_3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_3[0] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N0
cyclonev_lcell_comb \reg_file|register~52 (
// Equation(s):
// \reg_file|register~52_combout  = ( \d_mem|bank_num_delayed [0] & ( (\d_mem|always4~6_combout  & ((!\d_mem|xfer_size_delay_3 [0] & ((!\d_mem|is_signed_delay_3~q ))) # (\d_mem|xfer_size_delay_3 [0] & (!\d_mem|bank_num_delayed[1]~DUPLICATE_q )))) ) ) # ( 
// !\d_mem|bank_num_delayed [0] & ( (\d_mem|always4~6_combout  & (!\d_mem|xfer_size_delay_3 [0] & !\d_mem|is_signed_delay_3~q )) ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|xfer_size_delay_3 [0]),
	.datad(!\d_mem|is_signed_delay_3~q ),
	.datae(gnd),
	.dataf(!\d_mem|bank_num_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~52 .extended_lut = "off";
defparam \reg_file|register~52 .lut_mask = 64'h3000300032023202;
defparam \reg_file|register~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N3
cyclonev_lcell_comb \reg_file|register~53 (
// Equation(s):
// \reg_file|register~53_combout  = ( \d_mem|bank_num_delayed[1]~DUPLICATE_q  & ( \d_mem|always4~6_combout  & ( (!\d_mem|is_signed_delay_3~q ) # (\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ) ) ) ) # ( !\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ( 
// \d_mem|always4~6_combout  & ( (!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q  & !\d_mem|is_signed_delay_3~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.datad(!\d_mem|is_signed_delay_3~q ),
	.datae(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.dataf(!\d_mem|always4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~53 .extended_lut = "off";
defparam \reg_file|register~53 .lut_mask = 64'h00000000F000FF0F;
defparam \reg_file|register~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N33
cyclonev_lcell_comb \d_mem|data_memory_bank_1~0 (
// Equation(s):
// \d_mem|data_memory_bank_1~0_combout  = ( \my_alu|out [1] & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & \d_mem|xfer_size_delay_2 [1]) ) ) # ( !\my_alu|out [1] & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|xfer_size_delay_2 [1]) # 
// (\my_alu|out [0]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((!\d_mem|xfer_size_delay_2 [1]))) ) )

	.dataa(!\my_alu|out [0]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\d_mem|xfer_size_delay_2 [1]),
	.datae(gnd),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~0 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~0 .lut_mask = 64'h77CC77CC00CC00CC;
defparam \d_mem|data_memory_bank_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N57
cyclonev_lcell_comb \d_mem|data_memory_bank_1~1 (
// Equation(s):
// \d_mem|data_memory_bank_1~1_combout  = ( \d_mem|LessThan2~4_combout  & ( \d_mem|always2~1_combout  & ( (!\reg_file|wr_en_temp_2 [1] & (\d_mem|write_en_delay_2~q  & \d_mem|data_memory_bank_1~0_combout )) ) ) ) # ( \d_mem|LessThan2~4_combout  & ( 
// !\d_mem|always2~1_combout  & ( (!\reg_file|wr_en_temp_2 [1] & (\d_mem|write_en_delay_2~q  & \d_mem|data_memory_bank_1~0_combout )) ) ) ) # ( !\d_mem|LessThan2~4_combout  & ( !\d_mem|always2~1_combout  & ( (!\reg_file|wr_en_temp_2 [1] & 
// (\d_mem|write_en_delay_2~q  & \d_mem|data_memory_bank_1~0_combout )) ) ) )

	.dataa(!\reg_file|wr_en_temp_2 [1]),
	.datab(!\d_mem|write_en_delay_2~q ),
	.datac(gnd),
	.datad(!\d_mem|data_memory_bank_1~0_combout ),
	.datae(!\d_mem|LessThan2~4_combout ),
	.dataf(!\d_mem|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~1 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~1 .lut_mask = 64'h0022002200000022;
defparam \d_mem|data_memory_bank_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N3
cyclonev_lcell_comb \control|Mux2~0 (
// Equation(s):
// \control|Mux2~0_combout  = ( \control|Mux5~0_combout  & ( (!\control|inst_tp|WideOr0~0_combout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\control|inst_tp|WideOr0~0_combout  & 
// ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ))) ) ) # ( !\control|Mux5~0_combout  & ( (!\control|inst_tp|WideOr0~0_combout  & ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (\control|inst_tp|WideOr0~0_combout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 )) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(!\control|inst_tp|WideOr0~0_combout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(!\control|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux2~0 .extended_lut = "off";
defparam \control|Mux2~0 .lut_mask = 64'h35353535303F303F;
defparam \control|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N5
dffeas \my_alu|imm_delay[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[10] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N15
cyclonev_lcell_comb \my_alu|Mux28~0 (
// Equation(s):
// \my_alu|Mux28~0_combout  = ( \my_alu|imm_delay [3] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a3  & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  ) ) ) # ( !\my_alu|imm_delay [3] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a3  & ( 
// (!\my_alu|imm_en_delay [0] & !\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) ) # ( \my_alu|imm_delay [3] & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a3  & ( (\my_alu|imm_en_delay [0] & !\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(gnd),
	.datac(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_alu|imm_delay [3]),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux28~0 .extended_lut = "off";
defparam \my_alu|Mux28~0 .lut_mask = 64'h00005050A0A0F0F0;
defparam \my_alu|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \control|imm_U_J[0]~4 (
// Equation(s):
// \control|imm_U_J[0]~4_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[0]~4 .extended_lut = "off";
defparam \control|imm_U_J[0]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|imm_U_J[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N38
dffeas \my_alu|imm_U_J_delay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[0] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N21
cyclonev_lcell_comb \control|imm_U_J[1]~3 (
// Equation(s):
// \control|imm_U_J[1]~3_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  ) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( 
// !\control|inst_tp|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[1]~3 .extended_lut = "off";
defparam \control|imm_U_J[1]~3 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \control|imm_U_J[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N10
dffeas \my_alu|imm_U_J_delay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[1] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N3
cyclonev_lcell_comb \my_alu|Mux18~0 (
// Equation(s):
// \my_alu|Mux18~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a13  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0]) # ((\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay [0] & (\my_alu|imm_U_J_delay [1]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a13  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay[11]~DUPLICATE_q )))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q  & (!\my_alu|imm_en_delay [0] & (\my_alu|imm_U_J_delay [1]))) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_U_J_delay [1]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux18~0 .extended_lut = "off";
defparam \my_alu|Mux18~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N3
cyclonev_lcell_comb \d_mem|data_memory_bank_2~2 (
// Equation(s):
// \d_mem|data_memory_bank_2~2_combout  = ( \my_alu|out [0] & ( !\my_alu|out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_alu|out [0]),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~2 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~2 .lut_mask = 64'h0000FFFF00000000;
defparam \d_mem|data_memory_bank_2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N30
cyclonev_lcell_comb \reg_file|register~14 (
// Equation(s):
// \reg_file|register~14_combout  = ( \d_mem|xfer_size_delay_3 [0] & ( (!\reg_file|always3~1_combout  & ((!\d_mem|is_signed_delay_3~q ) # ((!\d_mem|always4~6_combout ) # (\reg_file|Equal2~0_combout )))) ) ) # ( !\d_mem|xfer_size_delay_3 [0] & ( 
// !\reg_file|always3~1_combout  ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\reg_file|Equal2~0_combout ),
	.datad(!\reg_file|always3~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|xfer_size_delay_3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~14 .extended_lut = "off";
defparam \reg_file|register~14 .lut_mask = 64'hFF00FF00EF00EF00;
defparam \reg_file|register~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N39
cyclonev_lcell_comb \reg_file|register~15 (
// Equation(s):
// \reg_file|register~15_combout  = ( !\reg_file|always3~1_combout  & ( ((\d_mem|is_signed_delay_3~q  & (\d_mem|always4~6_combout  & \d_mem|xfer_size_delay_3 [0]))) # (\reg_file|Equal2~0_combout ) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|xfer_size_delay_3 [0]),
	.datad(!\reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~15 .extended_lut = "off";
defparam \reg_file|register~15 .lut_mask = 64'h01FF01FF00000000;
defparam \reg_file|register~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N15
cyclonev_lcell_comb \reg_file|register~16 (
// Equation(s):
// \reg_file|register~16_combout  = ( \reg_file|always3~1_combout  & ( (\d_mem|always4~6_combout  & ((!\d_mem|is_signed_delay_3~q  & (!\reg_file|Equal2~0_combout )) # (\d_mem|is_signed_delay_3~q  & ((\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ))))) ) ) # ( 
// !\reg_file|always3~1_combout  & ( ((\d_mem|always4~6_combout  & ((!\d_mem|is_signed_delay_3~q ) # (\d_mem|xfer_size_delay_3[0]~DUPLICATE_q )))) # (\reg_file|Equal2~0_combout ) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|is_signed_delay_3~q ),
	.datac(!\reg_file|Equal2~0_combout ),
	.datad(!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reg_file|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~16 .extended_lut = "off";
defparam \reg_file|register~16 .lut_mask = 64'h4F5F4F5F40514051;
defparam \reg_file|register~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \control|Mux8~0 (
// Equation(s):
// \control|Mux8~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \control|inst_tp|WideOr2~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( 
// \control|inst_tp|WideOr2~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( \control|inst_tp|WideOr0~0_combout  & ( !\control|inst_tp|WideOr2~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( !\control|inst_tp|WideOr2~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\control|inst_tp|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux8~0 .extended_lut = "off";
defparam \control|Mux8~0 .lut_mask = 64'h55550F0F55553333;
defparam \control|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \my_alu|imm_delay[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[4] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N26
dffeas \d_mem|address_delay[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[17] .is_wysiwyg = "true";
defparam \d_mem|address_delay[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N8
dffeas \d_mem|address_delay[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[18] .is_wysiwyg = "true";
defparam \d_mem|address_delay[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \my_alu|Mux26~0 (
// Equation(s):
// \my_alu|Mux26~0_combout  = (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_1|auto_generated|ram_block1a5 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_delay [5]))))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [5]),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux26~0 .extended_lut = "off";
defparam \my_alu|Mux26~0 .lut_mask = 64'h048C048C048C048C;
defparam \my_alu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N2
dffeas \my_alu|pc_delay_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[5] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N17
dffeas \my_alu|pc_delay_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[4] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N18
cyclonev_lcell_comb \control|imm_U_J[7]~10 (
// Equation(s):
// \control|imm_U_J[7]~10_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  
// ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[7]~10 .extended_lut = "off";
defparam \control|imm_U_J[7]~10 .lut_mask = 64'h333333330F0F0F0F;
defparam \control|imm_U_J[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N4
dffeas \my_alu|imm_U_J_delay[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[7] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \control|Mux12~0 (
// Equation(s):
// \control|Mux12~0_combout  = ( \control|inst_tp|WideOr2~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( 
// \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20  ) ) ) # ( \control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8  ) ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\control|inst_tp|WideOr2~0_combout ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux12~0 .extended_lut = "off";
defparam \control|Mux12~0 .lut_mask = 64'h333333330F0F00FF;
defparam \control|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N14
dffeas \my_alu|imm_delay[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|imm_delay[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N55
dffeas \my_alu|control_delay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[0] .is_wysiwyg = "true";
defparam \my_alu|control_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N27
cyclonev_lcell_comb \my_alu|out[30]~95 (
// Equation(s):
// \my_alu|out[30]~95_combout  = ( \my_alu|out[30]~1_combout  & ( !\my_alu|control_delay [1] ) ) # ( !\my_alu|out[30]~1_combout  & ( (!\my_alu|control_delay [0] & !\my_alu|control_delay [1]) ) )

	.dataa(gnd),
	.datab(!\my_alu|control_delay [0]),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~95 .extended_lut = "off";
defparam \my_alu|out[30]~95 .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \my_alu|out[30]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N13
dffeas \my_alu|imm_delay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[0] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N6
cyclonev_lcell_comb \my_alu|Mux31~0 (
// Equation(s):
// \my_alu|Mux31~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay [0]))) ) ) # ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay [0] & \my_alu|imm_en_delay [0])) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [0]),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux31~0 .extended_lut = "off";
defparam \my_alu|Mux31~0 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \my_alu|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N12
cyclonev_lcell_comb \my_alu|Mux30~0 (
// Equation(s):
// \my_alu|Mux30~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay [1]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay [1] & \my_alu|imm_en_delay [0])) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [1]),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux30~0 .extended_lut = "off";
defparam \my_alu|Mux30~0 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \my_alu|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N9
cyclonev_lcell_comb \my_alu|ShiftLeft0~20 (
// Equation(s):
// \my_alu|ShiftLeft0~20_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\my_alu|Mux30~0_combout  & ((\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a1 ))) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a1  & (!\my_alu|Mux31~0_combout  & !\my_alu|Mux30~0_combout )) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~20 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~20 .lut_mask = 64'h500050005F005F00;
defparam \my_alu|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N48
cyclonev_lcell_comb \my_alu|out[30]~8 (
// Equation(s):
// \my_alu|out[30]~8_combout  = (!\my_alu|control_delay [1] & \my_alu|control_delay [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~8 .extended_lut = "off";
defparam \my_alu|out[30]~8 .lut_mask = 64'h00F000F000F000F0;
defparam \my_alu|out[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N2
dffeas \d_mem|address_delay[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[24] .is_wysiwyg = "true";
defparam \d_mem|address_delay[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N36
cyclonev_lcell_comb \reg_file|register~36 (
// Equation(s):
// \reg_file|register~36_combout  = ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\d_mem|is_signed_delay_3~q ) # ((!\d_mem|always4~6_combout ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\d_mem|is_signed_delay_3~q  & (\d_mem|always4~6_combout  & \d_mem|read_data~1_combout )) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(gnd),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~36 .extended_lut = "off";
defparam \reg_file|register~36 .lut_mask = 64'h00110011EEFFEEFF;
defparam \reg_file|register~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N0
cyclonev_lcell_comb \reg_file|register~37 (
// Equation(s):
// \reg_file|register~37_combout  = ( \d_mem|address_delay [24] & ( \reg_file|register~36_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [24] & ( \reg_file|register~36_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [24] & ( !\reg_file|register~36_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [24] & ( !\reg_file|register~36_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~17_combout ),
	.datae(!\d_mem|address_delay [24]),
	.dataf(!\reg_file|register~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~37 .extended_lut = "off";
defparam \reg_file|register~37 .lut_mask = 64'h00FF05FF0CFF0DFF;
defparam \reg_file|register~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N48
cyclonev_lcell_comb \control|imm_U_J[13]~14 (
// Equation(s):
// \control|imm_U_J[13]~14_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( 
// !\control|inst_tp|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[13]~14 .extended_lut = "off";
defparam \control|imm_U_J[13]~14 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \control|imm_U_J[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N28
dffeas \my_alu|imm_U_J_delay[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[13] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N9
cyclonev_lcell_comb \control|imm_U_J[15]~15 (
// Equation(s):
// \control|imm_U_J[15]~15_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[15]~15 .extended_lut = "off";
defparam \control|imm_U_J[15]~15 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|imm_U_J[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N34
dffeas \my_alu|imm_U_J_delay[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[15] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N51
cyclonev_lcell_comb \control|imm_U_J[16]~6 (
// Equation(s):
// \control|imm_U_J[16]~6_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ) # (\control|inst_tp|WideOr0~0_combout ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  & ( (!\control|inst_tp|WideOr0~0_combout  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|inst_tp|WideOr0~0_combout ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[16]~6 .extended_lut = "off";
defparam \control|imm_U_J[16]~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \control|imm_U_J[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N34
dffeas \my_alu|imm_U_J_delay[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[16]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[16] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N15
cyclonev_lcell_comb \reg_file|register~44 (
// Equation(s):
// \reg_file|register~44_combout  = ( \d_mem|read_data~1_combout  & ( ((\d_mem|always4~6_combout  & \d_mem|is_signed_delay_3~q )) # (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) # ( !\d_mem|read_data~1_combout  & ( 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout  & ((!\d_mem|always4~6_combout ) # (!\d_mem|is_signed_delay_3~q ))) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(gnd),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\d_mem|is_signed_delay_3~q ),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~44 .extended_lut = "off";
defparam \reg_file|register~44 .lut_mask = 64'h0F0A0F0A0F5F0F5F;
defparam \reg_file|register~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N18
cyclonev_lcell_comb \my_alu|ShiftRight1~1 (
// Equation(s):
// \my_alu|ShiftRight1~1_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_delay [2]) # (\my_alu|imm_delay [3]))) ) ) ) # ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_delay [2]) # (\my_alu|imm_delay [3]))) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( 
// !\my_alu|imm_en_delay [0] & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( !\my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & 
// \reg_file|register_rtl_1|auto_generated|ram_block1a3 ) ) ) )

	.dataa(!\my_alu|imm_delay [3]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [2]),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.dataf(!\my_alu|imm_en_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~1 .extended_lut = "off";
defparam \my_alu|ShiftRight1~1 .lut_mask = 64'h00CCCCCC4C4C4C4C;
defparam \my_alu|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N51
cyclonev_lcell_comb \my_alu|ShiftRight1~2 (
// Equation(s):
// \my_alu|ShiftRight1~2_combout  = ( !\reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~2 .extended_lut = "off";
defparam \my_alu|ShiftRight1~2 .lut_mask = 64'hFF00FF0000000000;
defparam \my_alu|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N45
cyclonev_lcell_comb \my_alu|ShiftRight1~3 (
// Equation(s):
// \my_alu|ShiftRight1~3_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( \my_alu|ShiftRight1~2_combout  & ( ((!\my_alu|imm_en_delay [0]) # ((!\my_alu|imm_delay [1] & !\my_alu|imm_delay[0]~DUPLICATE_q ))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( !\my_alu|ShiftRight1~2_combout  & ( ((!\my_alu|imm_delay [1] & (!\my_alu|imm_delay[0]~DUPLICATE_q  & \my_alu|imm_en_delay [0]))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|imm_delay [1]),
	.datab(!\my_alu|imm_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\my_alu|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~3 .extended_lut = "off";
defparam \my_alu|ShiftRight1~3 .lut_mask = 64'h00000F8F0000FF8F;
defparam \my_alu|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N21
cyclonev_lcell_comb \my_alu|ShiftRight1~17 (
// Equation(s):
// \my_alu|ShiftRight1~17_combout  = ( \my_alu|ShiftRight1~3_combout  & ( (!\my_alu|out[30]~1_combout  & !\my_alu|ShiftRight1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|ShiftRight1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~17 .extended_lut = "off";
defparam \my_alu|ShiftRight1~17 .lut_mask = 64'h00000000C0C0C0C0;
defparam \my_alu|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N53
dffeas \my_alu|imm_U_J_delay[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[19] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \reg_file|register_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\reg_file|register~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\KEY[3]~input_o ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\reg_file|register~19_combout ,\reg_file|register~49_combout ,\reg_file|register~45_combout ,\reg_file|register~47_combout ,\reg_file|register~43_combout ,\reg_file|register~39_combout ,\reg_file|register~41_combout ,
\reg_file|register~37_combout ,\reg_file|register~35_combout ,\reg_file|register~31_combout ,\reg_file|register~33_combout ,\reg_file|register~29_combout ,\reg_file|register~27_combout ,\reg_file|register~23_combout ,\reg_file|register~25_combout ,
\reg_file|register~21_combout ,\reg_file|register~57_combout ,\reg_file|register~55_combout ,\reg_file|register~59_combout ,\reg_file|register~70_combout ,\reg_file|register~74_combout ,\reg_file|register~72_combout ,\reg_file|register~76_combout ,
\reg_file|register~61_combout ,\reg_file|register~66_combout ,\reg_file|register~63_combout ,\reg_file|register~68_combout ,\reg_file|register~13_combout ,\reg_file|register~11_combout ,\reg_file|register~9_combout ,\reg_file|register~7_combout ,
\reg_file|register~5_combout }),
	.portaaddr({\reg_file|wr_reg_temp_3 [4],\reg_file|wr_reg_temp_3 [3],\reg_file|wr_reg_temp_3 [2],\reg_file|wr_reg_temp_3 [1],\reg_file|wr_reg_temp_3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21 ,
\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\reg_file|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram0_register_file_87c776fc.hdl.mif";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "register_file:reg_file|altsyncram:register_rtl_1|altsyncram_g5v1:auto_generated|ALTSYNCRAM";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \reg_file|register_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \my_alu|Mux0~0 (
// Equation(s):
// \my_alu|Mux0~0_combout  = ( \my_alu|imm_U_J_delay [19] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a31  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # ((!\my_alu|imm_en_delay [1] & \my_alu|imm_delay[11]~DUPLICATE_q )) ) ) ) # ( 
// !\my_alu|imm_U_J_delay [19] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a31  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) ) # ( \my_alu|imm_U_J_delay [19] & ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a31  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay [1])) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & \my_alu|imm_delay[11]~DUPLICATE_q )) ) ) ) # ( 
// !\my_alu|imm_U_J_delay [19] & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a31  & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & \my_alu|imm_delay[11]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|imm_en_delay [1]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(!\my_alu|imm_U_J_delay [19]),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux0~0 .extended_lut = "off";
defparam \my_alu|Mux0~0 .lut_mask = 64'h00300C3CC0F0CCFC;
defparam \my_alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \reg_file|register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\reg_file|register~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\KEY[3]~input_o ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\reg_file|register~19_combout ,\reg_file|register~49_combout ,\reg_file|register~45_combout ,\reg_file|register~47_combout ,\reg_file|register~43_combout ,\reg_file|register~39_combout ,\reg_file|register~41_combout ,
\reg_file|register~37_combout ,\reg_file|register~35_combout ,\reg_file|register~31_combout ,\reg_file|register~33_combout ,\reg_file|register~29_combout ,\reg_file|register~27_combout ,\reg_file|register~23_combout ,\reg_file|register~25_combout ,
\reg_file|register~21_combout ,\reg_file|register~57_combout ,\reg_file|register~55_combout ,\reg_file|register~59_combout ,\reg_file|register~70_combout ,\reg_file|register~74_combout ,\reg_file|register~72_combout ,\reg_file|register~76_combout ,
\reg_file|register~61_combout ,\reg_file|register~66_combout ,\reg_file|register~63_combout ,\reg_file|register~68_combout ,\reg_file|register~13_combout ,\reg_file|register~11_combout ,\reg_file|register~9_combout ,\reg_file|register~7_combout ,
\reg_file|register~5_combout }),
	.portaaddr({\reg_file|wr_reg_temp_3 [4],\reg_file|wr_reg_temp_3 [3],\reg_file|wr_reg_temp_3 [2],\reg_file|wr_reg_temp_3 [1],\reg_file|wr_reg_temp_3 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ,\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16 ,
\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\reg_file|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram0_register_file_87c776fc.hdl.mif";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "register_file:reg_file|altsyncram:register_rtl_0|altsyncram_g5v1:auto_generated|ALTSYNCRAM";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \reg_file|register_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009FFF00000000000000000000";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \my_alu|ShiftLeft0~44 (
// Equation(s):
// \my_alu|ShiftLeft0~44_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout ) # ((!\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout  & (\my_alu|Mux31~0_combout )) # (\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # 
// (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout  & 
// (!\my_alu|Mux31~0_combout )) # (\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # 
// (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) ) ) )

	.dataa(!\my_alu|Mux30~0_combout ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~44 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~44 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_alu|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~46 (
// Equation(s):
// \my_alu|ShiftLeft0~46_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) ) ) # ( \my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~46 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~46 .lut_mask = 64'h555500FF33330F0F;
defparam \my_alu|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \my_alu|ShiftLeft0~42 (
// Equation(s):
// \my_alu|ShiftLeft0~42_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a23 ))) # (\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a20 )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a23 ))) # (\my_alu|Mux30~0_combout  & 
// (((\reg_file|register_rtl_0|auto_generated|ram_block1a20  & \my_alu|Mux31~0_combout )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ((!\my_alu|Mux31~0_combout )))) # (\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a20 )))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ((!\my_alu|Mux31~0_combout )))) # 
// (\my_alu|Mux30~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a20  & \my_alu|Mux31~0_combout )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~42 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~42 .lut_mask = 64'h50035F0350F35FF3;
defparam \my_alu|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N18
cyclonev_lcell_comb \my_alu|ShiftLeft0~39 (
// Equation(s):
// \my_alu|ShiftLeft0~39_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux31~0_combout  & ( (\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a18  & !\my_alu|Mux30~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( 
// !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a19 )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a19 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~39 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~39 .lut_mask = 64'h505F505F30303F3F;
defparam \my_alu|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~47 (
// Equation(s):
// \my_alu|ShiftLeft0~47_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~39_combout  & ( (\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~42_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~39_combout  & ( 
// (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~46_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~44_combout )) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~39_combout  & ( (\my_alu|ShiftLeft0~42_combout  & 
// !\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~39_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~46_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~44_combout )) ) ) )

	.dataa(!\my_alu|ShiftLeft0~44_combout ),
	.datab(!\my_alu|ShiftLeft0~46_combout ),
	.datac(!\my_alu|ShiftLeft0~42_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~47 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~47 .lut_mask = 64'h33550F0033550FFF;
defparam \my_alu|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~10 (
// Equation(s):
// \my_alu|ShiftLeft0~10_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) # (\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) 
// # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( !\my_alu|Mux31~0_combout  & ( (\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & !\my_alu|Mux30~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~10 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~10 .lut_mask = 64'h30303F3F05F505F5;
defparam \my_alu|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~7 (
// Equation(s):
// \my_alu|ShiftLeft0~7_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~7 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~7 .lut_mask = 64'h333300FF0F0F5555;
defparam \my_alu|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \my_alu|ShiftLeft0~8 (
// Equation(s):
// \my_alu|ShiftLeft0~8_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( !\my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( !\my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a7  & !\my_alu|Mux31~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~8 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~8 .lut_mask = 64'h0F000FFF55335533;
defparam \my_alu|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N3
cyclonev_lcell_comb \my_alu|ShiftLeft0~9 (
// Equation(s):
// \my_alu|ShiftLeft0~9_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~9 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~9 .lut_mask = 64'h00FF0F0F55553333;
defparam \my_alu|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N0
cyclonev_lcell_comb \my_alu|ShiftLeft0~11 (
// Equation(s):
// \my_alu|ShiftLeft0~11_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~9_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~8_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~10_combout )) ) ) ) # ( 
// !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~9_combout  & ( (\my_alu|ShiftLeft0~7_combout ) # (\my_alu|Mux29~0_combout ) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~9_combout  & ( (!\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftLeft0~8_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~10_combout )) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~9_combout  & ( (!\my_alu|Mux29~0_combout  & \my_alu|ShiftLeft0~7_combout ) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftLeft0~10_combout ),
	.datac(!\my_alu|ShiftLeft0~7_combout ),
	.datad(!\my_alu|ShiftLeft0~8_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~11 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~11 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \my_alu|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N18
cyclonev_lcell_comb \my_alu|ShiftLeft0~48 (
// Equation(s):
// \my_alu|ShiftLeft0~48_combout  = ( \my_alu|ShiftLeft0~11_combout  & ( (\my_alu|ShiftLeft0~47_combout ) # (\my_alu|out[30]~1_combout ) ) ) # ( !\my_alu|ShiftLeft0~11_combout  & ( (!\my_alu|out[30]~1_combout  & \my_alu|ShiftLeft0~47_combout ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(gnd),
	.datad(!\my_alu|ShiftLeft0~47_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~48 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~48 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \my_alu|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N36
cyclonev_lcell_comb \my_alu|Mux33~1 (
// Equation(s):
// \my_alu|Mux33~1_combout  = ( \my_alu|Mux0~0_combout  & ( \my_alu|ShiftLeft0~48_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) # (\my_alu|control_delay [1] & 
// ((\my_alu|ShiftRight1~17_combout ))))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\my_alu|Mux0~0_combout  & ( \my_alu|ShiftLeft0~48_combout  & ( 
// (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) # (\my_alu|control_delay [1] & ((\my_alu|ShiftRight1~17_combout ))))) # (\my_alu|control_delay[0]~DUPLICATE_q  & 
// (((!\my_alu|control_delay [1])) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \my_alu|Mux0~0_combout  & ( !\my_alu|ShiftLeft0~48_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) # (\my_alu|control_delay [1] & ((\my_alu|ShiftRight1~17_combout ))))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay 
// [1]))) ) ) ) # ( !\my_alu|Mux0~0_combout  & ( !\my_alu|ShiftLeft0~48_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) # (\my_alu|control_delay [1] & 
// ((\my_alu|ShiftRight1~17_combout ))))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay [1]))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|ShiftRight1~17_combout ),
	.datae(!\my_alu|Mux0~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux33~1 .extended_lut = "off";
defparam \my_alu|Mux33~1 .lut_mask = 64'h414D818D717DB1BD;
defparam \my_alu|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \pc_top|b_adder|Mux1~0 (
// Equation(s):
// \pc_top|b_adder|Mux1~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \control|inst_tp|WideOr4~1_combout  & ( (!\control|inst_tp|WideOr2~0_combout  & ((!\control|Mux5~0_combout  & ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ))) 
// # (\control|Mux5~0_combout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \control|inst_tp|WideOr4~1_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 
//  & !\control|inst_tp|WideOr2~0_combout ) ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( !\control|inst_tp|WideOr4~1_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\control|Mux5~0_combout ),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\control|inst_tp|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux1~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux1~0 .lut_mask = 64'h3333000030303050;
defparam \pc_top|b_adder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \control|imm_U_J[18]~17 (
// Equation(s):
// \control|imm_U_J[18]~17_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[18]~17 .extended_lut = "off";
defparam \control|imm_U_J[18]~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|imm_U_J[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N45
cyclonev_lcell_comb \pc_top|b_adder|Mux1~1 (
// Equation(s):
// \pc_top|b_adder|Mux1~1_combout  = ( \control|imm_U_J[18]~17_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[18]~17_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) 
// )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\pc_top|b_adder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_U_J[18]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux1~1 .extended_lut = "off";
defparam \pc_top|b_adder|Mux1~1 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \pc_top|b_adder|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N47
dffeas \my_alu|pc_delay_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[30] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N54
cyclonev_lcell_comb \control|Mux5~1 (
// Equation(s):
// \control|Mux5~1_combout  = ( \control|Mux5~0_combout  & ( (!\control|inst_tp|WideOr0~0_combout  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 )) # (\control|inst_tp|WideOr0~0_combout  & 
// ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ))) ) ) # ( !\control|Mux5~0_combout  & ( (!\control|inst_tp|WideOr0~0_combout  & ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ))) # (\control|inst_tp|WideOr0~0_combout 
//  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 )) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\control|inst_tp|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\control|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux5~1 .extended_lut = "off";
defparam \control|Mux5~1 .lut_mask = 64'h33553355330F330F;
defparam \control|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N56
dffeas \my_alu|imm_delay[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[7] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N0
cyclonev_lcell_comb \control|Mux6~0 (
// Equation(s):
// \control|Mux6~0_combout  = ( \control|Mux5~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|Mux5~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  ) ) ) # ( \control|Mux5~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  ) ) ) # ( !\control|Mux5~0_combout  & ( 
// !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\control|Mux5~0_combout ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux6~0 .extended_lut = "off";
defparam \control|Mux6~0 .lut_mask = 64'h00FF00FF55550F0F;
defparam \control|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N2
dffeas \my_alu|imm_delay[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[6] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \pc_top|j_adder|Add0~126 (
// Equation(s):
// \pc_top|j_adder|Add0~126_cout  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( \my_alu|imm_delay [0] ) + ( !VCC ))

	.dataa(!\my_alu|imm_delay [0]),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pc_top|j_adder|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~126 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~126 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pc_top|j_adder|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N3
cyclonev_lcell_comb \pc_top|j_adder|Add0~41 (
// Equation(s):
// \pc_top|j_adder|Add0~41_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( \my_alu|imm_delay [1] ) + ( \pc_top|j_adder|Add0~126_cout  ))
// \pc_top|j_adder|Add0~42  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( \my_alu|imm_delay [1] ) + ( \pc_top|j_adder|Add0~126_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay [1]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~41_sumout ),
	.cout(\pc_top|j_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~41 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N6
cyclonev_lcell_comb \pc_top|j_adder|Add0~1 (
// Equation(s):
// \pc_top|j_adder|Add0~1_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( \my_alu|imm_delay [2] ) + ( \pc_top|j_adder|Add0~42  ))
// \pc_top|j_adder|Add0~2  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( \my_alu|imm_delay [2] ) + ( \pc_top|j_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay [2]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~1_sumout ),
	.cout(\pc_top|j_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~1 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \pc_top|j_adder|Add0~5 (
// Equation(s):
// \pc_top|j_adder|Add0~5_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( \my_alu|imm_delay [3] ) + ( \pc_top|j_adder|Add0~2  ))
// \pc_top|j_adder|Add0~6  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( \my_alu|imm_delay [3] ) + ( \pc_top|j_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay [3]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~5_sumout ),
	.cout(\pc_top|j_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~5 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \pc_top|j_adder|Add0~9 (
// Equation(s):
// \pc_top|j_adder|Add0~9_sumout  = SUM(( \my_alu|imm_delay [4] ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( \pc_top|j_adder|Add0~6  ))
// \pc_top|j_adder|Add0~10  = CARRY(( \my_alu|imm_delay [4] ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( \pc_top|j_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\my_alu|imm_delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~9_sumout ),
	.cout(\pc_top|j_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~9 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N15
cyclonev_lcell_comb \pc_top|j_adder|Add0~13 (
// Equation(s):
// \pc_top|j_adder|Add0~13_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( \my_alu|imm_delay [5] ) + ( \pc_top|j_adder|Add0~10  ))
// \pc_top|j_adder|Add0~14  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( \my_alu|imm_delay [5] ) + ( \pc_top|j_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay [5]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~13_sumout ),
	.cout(\pc_top|j_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~13 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \pc_top|j_adder|Add0~17 (
// Equation(s):
// \pc_top|j_adder|Add0~17_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( \my_alu|imm_delay [6] ) + ( \pc_top|j_adder|Add0~14  ))
// \pc_top|j_adder|Add0~18  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( \my_alu|imm_delay [6] ) + ( \pc_top|j_adder|Add0~14  ))

	.dataa(!\my_alu|imm_delay [6]),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~17_sumout ),
	.cout(\pc_top|j_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~17 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pc_top|j_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N21
cyclonev_lcell_comb \pc_top|j_adder|Add0~21 (
// Equation(s):
// \pc_top|j_adder|Add0~21_sumout  = SUM(( \my_alu|imm_delay [7] ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \pc_top|j_adder|Add0~18  ))
// \pc_top|j_adder|Add0~22  = CARRY(( \my_alu|imm_delay [7] ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \pc_top|j_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|imm_delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~21_sumout ),
	.cout(\pc_top|j_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~21 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \pc_top|j_adder|Add0~25 (
// Equation(s):
// \pc_top|j_adder|Add0~25_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( \my_alu|imm_delay [8] ) + ( \pc_top|j_adder|Add0~22  ))
// \pc_top|j_adder|Add0~26  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( \my_alu|imm_delay [8] ) + ( \pc_top|j_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay [8]),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~25_sumout ),
	.cout(\pc_top|j_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~25 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N27
cyclonev_lcell_comb \pc_top|j_adder|Add0~29 (
// Equation(s):
// \pc_top|j_adder|Add0~29_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( \my_alu|imm_delay [9] ) + ( \pc_top|j_adder|Add0~26  ))
// \pc_top|j_adder|Add0~30  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( \my_alu|imm_delay [9] ) + ( \pc_top|j_adder|Add0~26  ))

	.dataa(!\my_alu|imm_delay [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~29_sumout ),
	.cout(\pc_top|j_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~29 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|j_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \pc_top|j_adder|Add0~33 (
// Equation(s):
// \pc_top|j_adder|Add0~33_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( \my_alu|imm_delay [10] ) + ( \pc_top|j_adder|Add0~30  ))
// \pc_top|j_adder|Add0~34  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( \my_alu|imm_delay [10] ) + ( \pc_top|j_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [10]),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~33_sumout ),
	.cout(\pc_top|j_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~33 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \pc_top|j_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N33
cyclonev_lcell_comb \pc_top|j_adder|Add0~37 (
// Equation(s):
// \pc_top|j_adder|Add0~37_sumout  = SUM(( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( \pc_top|j_adder|Add0~34  ))
// \pc_top|j_adder|Add0~38  = CARRY(( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( \pc_top|j_adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~37_sumout ),
	.cout(\pc_top|j_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~37 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \pc_top|j_adder|Add0~61 (
// Equation(s):
// \pc_top|j_adder|Add0~61_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~38  ))
// \pc_top|j_adder|Add0~62  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~38  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~61_sumout ),
	.cout(\pc_top|j_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~61 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N39
cyclonev_lcell_comb \pc_top|j_adder|Add0~57 (
// Equation(s):
// \pc_top|j_adder|Add0~57_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~62  ))
// \pc_top|j_adder|Add0~58  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~62  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~57_sumout ),
	.cout(\pc_top|j_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~57 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \pc_top|j_adder|Add0~53 (
// Equation(s):
// \pc_top|j_adder|Add0~53_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~58  ))
// \pc_top|j_adder|Add0~54  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~58  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~53_sumout ),
	.cout(\pc_top|j_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~53 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N45
cyclonev_lcell_comb \pc_top|j_adder|Add0~49 (
// Equation(s):
// \pc_top|j_adder|Add0~49_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~54  ))
// \pc_top|j_adder|Add0~50  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~54  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~49_sumout ),
	.cout(\pc_top|j_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~49 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \pc_top|j_adder|Add0~45 (
// Equation(s):
// \pc_top|j_adder|Add0~45_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~50  ))
// \pc_top|j_adder|Add0~46  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~50  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~45_sumout ),
	.cout(\pc_top|j_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~45 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N51
cyclonev_lcell_comb \pc_top|j_adder|Add0~65 (
// Equation(s):
// \pc_top|j_adder|Add0~65_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~46  ))
// \pc_top|j_adder|Add0~66  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~46  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~65_sumout ),
	.cout(\pc_top|j_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~65 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N54
cyclonev_lcell_comb \pc_top|j_adder|Add0~89 (
// Equation(s):
// \pc_top|j_adder|Add0~89_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~66  ))
// \pc_top|j_adder|Add0~90  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~66  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~89_sumout ),
	.cout(\pc_top|j_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~89 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N57
cyclonev_lcell_comb \pc_top|j_adder|Add0~85 (
// Equation(s):
// \pc_top|j_adder|Add0~85_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~90  ))
// \pc_top|j_adder|Add0~86  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~90  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~85_sumout ),
	.cout(\pc_top|j_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~85 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \pc_top|j_adder|Add0~81 (
// Equation(s):
// \pc_top|j_adder|Add0~81_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~86  ))
// \pc_top|j_adder|Add0~82  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~86  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~81_sumout ),
	.cout(\pc_top|j_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~81 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N3
cyclonev_lcell_comb \pc_top|j_adder|Add0~77 (
// Equation(s):
// \pc_top|j_adder|Add0~77_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~82  ))
// \pc_top|j_adder|Add0~78  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~82  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~77_sumout ),
	.cout(\pc_top|j_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~77 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \pc_top|j_adder|Add0~73 (
// Equation(s):
// \pc_top|j_adder|Add0~73_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~78  ))
// \pc_top|j_adder|Add0~74  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~78  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~73_sumout ),
	.cout(\pc_top|j_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~73 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \pc_top|j_adder|Add0~93 (
// Equation(s):
// \pc_top|j_adder|Add0~93_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~74  ))
// \pc_top|j_adder|Add0~94  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~74  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~93_sumout ),
	.cout(\pc_top|j_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~93 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \pc_top|j_adder|Add0~97 (
// Equation(s):
// \pc_top|j_adder|Add0~97_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~94  ))
// \pc_top|j_adder|Add0~98  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~94  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~97_sumout ),
	.cout(\pc_top|j_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~97 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~97 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N15
cyclonev_lcell_comb \pc_top|j_adder|Add0~101 (
// Equation(s):
// \pc_top|j_adder|Add0~101_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~98  ))
// \pc_top|j_adder|Add0~102  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~101_sumout ),
	.cout(\pc_top|j_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~101 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N16
dffeas \pc_top|p_mux|address_from_jalr_temp[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N58
dffeas \pc_top|p_mux|address_from_jalr_temp[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N44
dffeas \pc_top|p_mux|control_branch_temp_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|control_branch_temp_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|control_branch_temp_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|control_branch_temp_2 .is_wysiwyg = "true";
defparam \pc_top|p_mux|control_branch_temp_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N6
cyclonev_lcell_comb \pc_top|p_adder|Add0~41 (
// Equation(s):
// \pc_top|p_adder|Add0~41_sumout  = SUM(( \pc_top|my_pc|address_out [15] ) + ( GND ) + ( \pc_top|p_adder|Add0~46  ))
// \pc_top|p_adder|Add0~42  = CARRY(( \pc_top|my_pc|address_out [15] ) + ( GND ) + ( \pc_top|p_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~41_sumout ),
	.cout(\pc_top|p_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~41 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N9
cyclonev_lcell_comb \pc_top|p_adder|Add0~37 (
// Equation(s):
// \pc_top|p_adder|Add0~37_sumout  = SUM(( \pc_top|my_pc|address_out [16] ) + ( GND ) + ( \pc_top|p_adder|Add0~42  ))
// \pc_top|p_adder|Add0~38  = CARRY(( \pc_top|my_pc|address_out [16] ) + ( GND ) + ( \pc_top|p_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~37_sumout ),
	.cout(\pc_top|p_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~37 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N10
dffeas \pc_top|p_mux|address_from_increment_temp_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N59
dffeas \pc_top|p_mux|address_from_increment_temp_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N56
dffeas \pc_top|p_mux|address_from_increment_temp_3[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N49
dffeas \pc_top|p_mux|address_from_jalr_temp[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N8
dffeas \my_alu|pc_delay_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[16] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \control|imm_U_J[4]~0 (
// Equation(s):
// \control|imm_U_J[4]~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16  & ( \control|inst_tp|WideOr0~0_combout  ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16  & ( !\control|inst_tp|WideOr0~0_combout  & 
// ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[4]~0 .extended_lut = "off";
defparam \control|imm_U_J[4]~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \control|imm_U_J[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \pc_top|b_adder|Mux15~0 (
// Equation(s):
// \pc_top|b_adder|Mux15~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( (!\control|imm_en~0_combout  & ((\control|imm_U_J[15]~15_combout ))) # (\control|imm_en~0_combout  & (\control|imm_U_J[4]~0_combout )) ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( 
// (\control|Mux1~0_combout  & \control|imm_en~0_combout ) ) )

	.dataa(!\control|imm_U_J[4]~0_combout ),
	.datab(!\control|imm_U_J[15]~15_combout ),
	.datac(!\control|Mux1~0_combout ),
	.datad(!\control|imm_en~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux15~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux15~0 .lut_mask = 64'h000F000F33553355;
defparam \pc_top|b_adder|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N36
cyclonev_lcell_comb \control|imm_U_J[14]~16 (
// Equation(s):
// \control|imm_U_J[14]~16_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  ) ) ) # ( 
// !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  ) ) # ( \control|inst_tp|WideOr0~0_combout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[14]~16 .extended_lut = "off";
defparam \control|imm_U_J[14]~16 .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|imm_U_J[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N21
cyclonev_lcell_comb \control|imm_U_J[3]~1 (
// Equation(s):
// \control|imm_U_J[3]~1_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  & 
// ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[3]~1 .extended_lut = "off";
defparam \control|imm_U_J[3]~1 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \control|imm_U_J[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \pc_top|b_adder|Mux16~0 (
// Equation(s):
// \pc_top|b_adder|Mux16~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( (!\control|imm_en~0_combout  & (\control|imm_U_J[14]~16_combout )) # (\control|imm_en~0_combout  & ((\control|imm_U_J[3]~1_combout ))) ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( 
// (\control|imm_en~0_combout  & \control|Mux1~0_combout ) ) )

	.dataa(!\control|imm_U_J[14]~16_combout ),
	.datab(!\control|imm_U_J[3]~1_combout ),
	.datac(!\control|imm_en~0_combout ),
	.datad(!\control|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux16~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux16~0 .lut_mask = 64'h000F000F53535353;
defparam \pc_top|b_adder|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \control|imm_U_J[2]~2 (
// Equation(s):
// \control|imm_U_J[2]~2_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & 
// ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[2]~2 .extended_lut = "off";
defparam \control|imm_U_J[2]~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \control|imm_U_J[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N24
cyclonev_lcell_comb \pc_top|b_adder|Mux17~0 (
// Equation(s):
// \pc_top|b_adder|Mux17~0_combout  = ( \control|imm_U_J[13]~14_combout  & ( (!\control|imm_en~0_combout  & (((\pc_top|b_adder|Mux12~0_combout )))) # (\control|imm_en~0_combout  & ((!\pc_top|b_adder|Mux12~0_combout  & (\control|Mux1~0_combout )) # 
// (\pc_top|b_adder|Mux12~0_combout  & ((\control|imm_U_J[2]~2_combout ))))) ) ) # ( !\control|imm_U_J[13]~14_combout  & ( (\control|imm_en~0_combout  & ((!\pc_top|b_adder|Mux12~0_combout  & (\control|Mux1~0_combout )) # (\pc_top|b_adder|Mux12~0_combout  & 
// ((\control|imm_U_J[2]~2_combout ))))) ) )

	.dataa(!\control|Mux1~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\control|imm_U_J[2]~2_combout ),
	.datad(!\pc_top|b_adder|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux17~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux17~0 .lut_mask = 64'h1103110311CF11CF;
defparam \pc_top|b_adder|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N51
cyclonev_lcell_comb \my_alu|pc_delay_1[14]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[14]~feeder_combout  = ( \pc_top|my_pc|address_out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[14]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N52
dffeas \my_alu|pc_delay_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[14] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N25
dffeas \my_alu|pc_delay_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[13] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \control|imm_U_J[12]~13 (
// Equation(s):
// \control|imm_U_J[12]~13_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[12]~13 .extended_lut = "off";
defparam \control|imm_U_J[12]~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|imm_U_J[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N27
cyclonev_lcell_comb \pc_top|b_adder|Mux18~0 (
// Equation(s):
// \pc_top|b_adder|Mux18~0_combout  = ( \control|imm_U_J[12]~13_combout  & ( (!\control|imm_en~0_combout  & (((\pc_top|b_adder|Mux12~0_combout )))) # (\control|imm_en~0_combout  & ((!\pc_top|b_adder|Mux12~0_combout  & (\control|Mux1~0_combout )) # 
// (\pc_top|b_adder|Mux12~0_combout  & ((\control|imm_U_J[1]~3_combout ))))) ) ) # ( !\control|imm_U_J[12]~13_combout  & ( (\control|imm_en~0_combout  & ((!\pc_top|b_adder|Mux12~0_combout  & (\control|Mux1~0_combout )) # (\pc_top|b_adder|Mux12~0_combout  & 
// ((\control|imm_U_J[1]~3_combout ))))) ) )

	.dataa(!\control|Mux1~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\control|imm_U_J[1]~3_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux18~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux18~0 .lut_mask = 64'h101310131C1F1C1F;
defparam \pc_top|b_adder|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N57
cyclonev_lcell_comb \control|imm_U_J[11]~12 (
// Equation(s):
// \control|imm_U_J[11]~12_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[11]~12 .extended_lut = "off";
defparam \control|imm_U_J[11]~12 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|imm_U_J[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N12
cyclonev_lcell_comb \pc_top|b_adder|Mux19~0 (
// Equation(s):
// \pc_top|b_adder|Mux19~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( (!\control|imm_en~0_combout  & ((\control|imm_U_J[11]~12_combout ))) # (\control|imm_en~0_combout  & (\control|imm_U_J[0]~4_combout )) ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( 
// (\control|Mux1~0_combout  & \control|imm_en~0_combout ) ) )

	.dataa(!\control|Mux1~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\control|imm_U_J[0]~4_combout ),
	.datad(!\control|imm_U_J[11]~12_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux19~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux19~0 .lut_mask = 64'h1111111103CF03CF;
defparam \pc_top|b_adder|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N2
dffeas \my_alu|pc_delay_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[12] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N6
cyclonev_lcell_comb \control|imm_U_J[10]~7 (
// Equation(s):
// \control|imm_U_J[10]~7_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( \control|inst_tp|WideOr0~0_combout  ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( !\control|inst_tp|WideOr0~0_combout  
// & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20  ) ) ) # ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20  
// ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[10]~7 .extended_lut = "off";
defparam \control|imm_U_J[10]~7 .lut_mask = 64'h555555550000FFFF;
defparam \control|imm_U_J[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N0
cyclonev_lcell_comb \pc_top|b_adder|Mux20~0 (
// Equation(s):
// \pc_top|b_adder|Mux20~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( \control|imm_U_J[10]~7_combout  ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( \control|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|imm_U_J[10]~7_combout ),
	.datad(!\control|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux20~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux20~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \pc_top|b_adder|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \my_alu|pc_delay_1[11]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[11]~feeder_combout  = ( \pc_top|my_pc|address_out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[11]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N55
dffeas \my_alu|pc_delay_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[11] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N42
cyclonev_lcell_comb \control|imm_U_J[9]~8 (
// Equation(s):
// \control|imm_U_J[9]~8_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  & ( 
// !\control|inst_tp|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[9]~8 .extended_lut = "off";
defparam \control|imm_U_J[9]~8 .lut_mask = 64'h0000FFFF33333333;
defparam \control|imm_U_J[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \pc_top|b_adder|Mux21~0 (
// Equation(s):
// \pc_top|b_adder|Mux21~0_combout  = ( \control|Mux3~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout ) # (\control|imm_U_J[9]~8_combout ) ) ) # ( !\control|Mux3~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & \control|imm_U_J[9]~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\control|imm_U_J[9]~8_combout ),
	.datae(gnd),
	.dataf(!\control|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux21~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux21~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pc_top|b_adder|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N58
dffeas \my_alu|pc_delay_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[10] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \control|imm_U_J[8]~9 (
// Equation(s):
// \control|imm_U_J[8]~9_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[8]~9 .extended_lut = "off";
defparam \control|imm_U_J[8]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|imm_U_J[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N15
cyclonev_lcell_comb \pc_top|b_adder|Mux22~0 (
// Equation(s):
// \pc_top|b_adder|Mux22~0_combout  = ( \control|Mux4~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout ) # (\control|imm_U_J[8]~9_combout ) ) ) # ( !\control|Mux4~0_combout  & ( (\control|imm_U_J[8]~9_combout  & \pc_top|b_adder|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|imm_U_J[8]~9_combout ),
	.datad(!\pc_top|b_adder|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\control|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux22~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux22~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \pc_top|b_adder|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \my_alu|pc_delay_1[9]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[9]~feeder_combout  = ( \pc_top|my_pc|address_out [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[9]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N59
dffeas \my_alu|pc_delay_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[9] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N15
cyclonev_lcell_comb \pc_top|b_adder|Mux23~0 (
// Equation(s):
// \pc_top|b_adder|Mux23~0_combout  = ( \control|Mux5~1_combout  & ( \control|imm_U_J[7]~10_combout  ) ) # ( !\control|Mux5~1_combout  & ( \control|imm_U_J[7]~10_combout  & ( \pc_top|b_adder|Mux12~0_combout  ) ) ) # ( \control|Mux5~1_combout  & ( 
// !\control|imm_U_J[7]~10_combout  & ( !\pc_top|b_adder|Mux12~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux12~0_combout ),
	.datae(!\control|Mux5~1_combout ),
	.dataf(!\control|imm_U_J[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux23~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux23~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \pc_top|b_adder|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N32
dffeas \my_alu|pc_delay_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[8] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N21
cyclonev_lcell_comb \control|imm_U_J[6]~11 (
// Equation(s):
// \control|imm_U_J[6]~11_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18  ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27  
// ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a18 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[6]~11 .extended_lut = "off";
defparam \control|imm_U_J[6]~11 .lut_mask = 64'h0F0F0F0F55555555;
defparam \control|imm_U_J[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N3
cyclonev_lcell_comb \pc_top|b_adder|Mux24~0 (
// Equation(s):
// \pc_top|b_adder|Mux24~0_combout  = ( \control|imm_U_J[6]~11_combout  & ( \control|Mux6~0_combout  ) ) # ( !\control|imm_U_J[6]~11_combout  & ( \control|Mux6~0_combout  & ( !\pc_top|b_adder|Mux12~0_combout  ) ) ) # ( \control|imm_U_J[6]~11_combout  & ( 
// !\control|Mux6~0_combout  & ( \pc_top|b_adder|Mux12~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux12~0_combout ),
	.datae(!\control|imm_U_J[6]~11_combout ),
	.dataf(!\control|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux24~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux24~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \pc_top|b_adder|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N57
cyclonev_lcell_comb \control|imm_U_J[5]~5 (
// Equation(s):
// \control|imm_U_J[5]~5_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17  & ( (\control|inst_tp|WideOr0~0_combout ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ) ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  & !\control|inst_tp|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\control|inst_tp|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|imm_U_J[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|imm_U_J[5]~5 .extended_lut = "off";
defparam \control|imm_U_J[5]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|imm_U_J[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N6
cyclonev_lcell_comb \pc_top|b_adder|Mux25~0 (
// Equation(s):
// \pc_top|b_adder|Mux25~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( \control|Mux7~0_combout  & ( \control|imm_U_J[5]~5_combout  ) ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( \control|Mux7~0_combout  ) ) # ( \pc_top|b_adder|Mux12~0_combout  & ( 
// !\control|Mux7~0_combout  & ( \control|imm_U_J[5]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|imm_U_J[5]~5_combout ),
	.datae(!\pc_top|b_adder|Mux12~0_combout ),
	.dataf(!\control|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux25~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux25~0 .lut_mask = 64'h000000FFFFFF00FF;
defparam \pc_top|b_adder|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N21
cyclonev_lcell_comb \pc_top|b_adder|Mux26~0 (
// Equation(s):
// \pc_top|b_adder|Mux26~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( \control|imm_U_J[4]~0_combout  ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( \control|Mux8~0_combout  ) )

	.dataa(!\control|imm_U_J[4]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux26~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux26~0 .lut_mask = 64'h00FF00FF55555555;
defparam \pc_top|b_adder|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N12
cyclonev_lcell_comb \pc_top|b_adder|Mux27~0 (
// Equation(s):
// \pc_top|b_adder|Mux27~0_combout  = ( \control|Mux9~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout ) # (\control|imm_U_J[3]~1_combout ) ) ) # ( !\control|Mux9~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & \control|imm_U_J[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\control|imm_U_J[3]~1_combout ),
	.datae(gnd),
	.dataf(!\control|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux27~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux27~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pc_top|b_adder|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \pc_top|b_adder|Mux28~0 (
// Equation(s):
// \pc_top|b_adder|Mux28~0_combout  = ( \control|Mux10~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout ) # (\control|imm_U_J[2]~2_combout ) ) ) # ( !\control|Mux10~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & \control|imm_U_J[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\control|imm_U_J[2]~2_combout ),
	.datae(gnd),
	.dataf(!\control|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux28~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux28~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pc_top|b_adder|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N15
cyclonev_lcell_comb \pc_top|b_adder|Mux29~0 (
// Equation(s):
// \pc_top|b_adder|Mux29~0_combout  = ( \control|Mux11~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout ) # (\control|imm_U_J[1]~3_combout ) ) ) # ( !\control|Mux11~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & \control|imm_U_J[1]~3_combout ) ) )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|imm_U_J[1]~3_combout ),
	.datae(gnd),
	.dataf(!\control|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux29~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux29~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pc_top|b_adder|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N18
cyclonev_lcell_comb \pc_top|b_adder|Mux30~0 (
// Equation(s):
// \pc_top|b_adder|Mux30~0_combout  = ( \control|imm_U_J[0]~4_combout  & ( (\control|Mux12~0_combout ) # (\pc_top|b_adder|Mux12~0_combout ) ) ) # ( !\control|imm_U_J[0]~4_combout  & ( (!\pc_top|b_adder|Mux12~0_combout  & \control|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\control|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux30~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux30~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \pc_top|b_adder|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \pc_top|b_adder|Add0~41 (
// Equation(s):
// \pc_top|b_adder|Add0~41_sumout  = SUM(( (\pc_top|b_adder|Mux30~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [1] ) + ( !VCC ))
// \pc_top|b_adder|Add0~42  = CARRY(( (\pc_top|b_adder|Mux30~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [1] ) + ( !VCC ))

	.dataa(!\control|inst_tp|WideOr4~1_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\pc_top|b_adder|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~41_sumout ),
	.cout(\pc_top|b_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~41 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~41 .lut_mask = 64'h0000FF00000000D8;
defparam \pc_top|b_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N33
cyclonev_lcell_comb \pc_top|b_adder|Add0~1 (
// Equation(s):
// \pc_top|b_adder|Add0~1_sumout  = SUM(( (\pc_top|b_adder|Mux29~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [2] ) + ( \pc_top|b_adder|Add0~42  ))
// \pc_top|b_adder|Add0~2  = CARRY(( (\pc_top|b_adder|Mux29~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [2] ) + ( \pc_top|b_adder|Add0~42  ))

	.dataa(!\control|inst_tp|WideOr4~1_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\pc_top|b_adder|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [2]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~1_sumout ),
	.cout(\pc_top|b_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~1 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~1 .lut_mask = 64'h0000FF00000000D8;
defparam \pc_top|b_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N36
cyclonev_lcell_comb \pc_top|b_adder|Add0~5 (
// Equation(s):
// \pc_top|b_adder|Add0~5_sumout  = SUM(( (\pc_top|b_adder|Mux28~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [3] ) + ( \pc_top|b_adder|Add0~2  ))
// \pc_top|b_adder|Add0~6  = CARRY(( (\pc_top|b_adder|Mux28~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [3] ) + ( \pc_top|b_adder|Add0~2  ))

	.dataa(!\control|inst_tp|WideOr0~0_combout ),
	.datab(!\control|inst_tp|WideOr4~1_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\pc_top|b_adder|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [3]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~5_sumout ),
	.cout(\pc_top|b_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~5 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~5 .lut_mask = 64'h0000FF00000000B8;
defparam \pc_top|b_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N39
cyclonev_lcell_comb \pc_top|b_adder|Add0~9 (
// Equation(s):
// \pc_top|b_adder|Add0~9_sumout  = SUM(( \my_alu|pc_delay_1 [4] ) + ( (\pc_top|b_adder|Mux27~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & 
// ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( \pc_top|b_adder|Add0~6  ))
// \pc_top|b_adder|Add0~10  = CARRY(( \my_alu|pc_delay_1 [4] ) + ( (\pc_top|b_adder|Mux27~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & 
// ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( \pc_top|b_adder|Add0~6  ))

	.dataa(!\control|inst_tp|WideOr0~0_combout ),
	.datab(!\control|inst_tp|WideOr4~1_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\my_alu|pc_delay_1 [4]),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux27~0_combout ),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~9_sumout ),
	.cout(\pc_top|b_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~9 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~9 .lut_mask = 64'h0000FF47000000FF;
defparam \pc_top|b_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N42
cyclonev_lcell_comb \pc_top|b_adder|Add0~13 (
// Equation(s):
// \pc_top|b_adder|Add0~13_sumout  = SUM(( (\pc_top|b_adder|Mux26~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [5] ) + ( \pc_top|b_adder|Add0~10  ))
// \pc_top|b_adder|Add0~14  = CARRY(( (\pc_top|b_adder|Mux26~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [5] ) + ( \pc_top|b_adder|Add0~10  ))

	.dataa(!\control|inst_tp|WideOr0~0_combout ),
	.datab(!\control|inst_tp|WideOr2~0_combout ),
	.datac(!\control|inst_tp|WideOr4~1_combout ),
	.datad(!\pc_top|b_adder|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [5]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~13_sumout ),
	.cout(\pc_top|b_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~13 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~13 .lut_mask = 64'h0000FF00000000AC;
defparam \pc_top|b_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N45
cyclonev_lcell_comb \pc_top|b_adder|Add0~17 (
// Equation(s):
// \pc_top|b_adder|Add0~17_sumout  = SUM(( (\pc_top|b_adder|Mux25~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [6] ) + ( \pc_top|b_adder|Add0~14  ))
// \pc_top|b_adder|Add0~18  = CARRY(( (\pc_top|b_adder|Mux25~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [6] ) + ( \pc_top|b_adder|Add0~14  ))

	.dataa(!\control|inst_tp|WideOr0~0_combout ),
	.datab(!\control|inst_tp|WideOr2~0_combout ),
	.datac(!\control|inst_tp|WideOr4~1_combout ),
	.datad(!\pc_top|b_adder|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [6]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~17_sumout ),
	.cout(\pc_top|b_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~17 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~17 .lut_mask = 64'h0000FF00000000AC;
defparam \pc_top|b_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N48
cyclonev_lcell_comb \pc_top|b_adder|Add0~21 (
// Equation(s):
// \pc_top|b_adder|Add0~21_sumout  = SUM(( (\pc_top|b_adder|Mux24~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [7] ) + ( \pc_top|b_adder|Add0~18  ))
// \pc_top|b_adder|Add0~22  = CARRY(( (\pc_top|b_adder|Mux24~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [7] ) + ( \pc_top|b_adder|Add0~18  ))

	.dataa(!\control|inst_tp|WideOr2~0_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr4~1_combout ),
	.datad(!\pc_top|b_adder|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [7]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~21_sumout ),
	.cout(\pc_top|b_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~21 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~21 .lut_mask = 64'h0000FF00000000CA;
defparam \pc_top|b_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N51
cyclonev_lcell_comb \pc_top|b_adder|Add0~25 (
// Equation(s):
// \pc_top|b_adder|Add0~25_sumout  = SUM(( (\pc_top|b_adder|Mux23~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [8] ) + ( \pc_top|b_adder|Add0~22  ))
// \pc_top|b_adder|Add0~26  = CARRY(( (\pc_top|b_adder|Mux23~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [8] ) + ( \pc_top|b_adder|Add0~22  ))

	.dataa(!\control|inst_tp|WideOr2~0_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr4~1_combout ),
	.datad(!\pc_top|b_adder|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [8]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~25_sumout ),
	.cout(\pc_top|b_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~25 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~25 .lut_mask = 64'h0000FF00000000CA;
defparam \pc_top|b_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N54
cyclonev_lcell_comb \pc_top|b_adder|Add0~29 (
// Equation(s):
// \pc_top|b_adder|Add0~29_sumout  = SUM(( (\pc_top|b_adder|Mux22~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [9] ) + ( \pc_top|b_adder|Add0~26  ))
// \pc_top|b_adder|Add0~30  = CARRY(( (\pc_top|b_adder|Mux22~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [9] ) + ( \pc_top|b_adder|Add0~26  ))

	.dataa(!\control|inst_tp|WideOr4~1_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\pc_top|b_adder|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [9]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~29_sumout ),
	.cout(\pc_top|b_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~29 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~29 .lut_mask = 64'h0000FF00000000D8;
defparam \pc_top|b_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N57
cyclonev_lcell_comb \pc_top|b_adder|Add0~33 (
// Equation(s):
// \pc_top|b_adder|Add0~33_sumout  = SUM(( (\pc_top|b_adder|Mux21~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [10] ) + ( \pc_top|b_adder|Add0~30  ))
// \pc_top|b_adder|Add0~34  = CARRY(( (\pc_top|b_adder|Mux21~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr0~0_combout )) # (\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr2~0_combout ))))) ) + ( 
// \my_alu|pc_delay_1 [10] ) + ( \pc_top|b_adder|Add0~30  ))

	.dataa(!\control|inst_tp|WideOr4~1_combout ),
	.datab(!\control|inst_tp|WideOr0~0_combout ),
	.datac(!\control|inst_tp|WideOr2~0_combout ),
	.datad(!\pc_top|b_adder|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [10]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~33_sumout ),
	.cout(\pc_top|b_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~33 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~33 .lut_mask = 64'h0000FF00000000D8;
defparam \pc_top|b_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N30
cyclonev_lcell_comb \pc_top|b_adder|Add0~37 (
// Equation(s):
// \pc_top|b_adder|Add0~37_sumout  = SUM(( (\pc_top|b_adder|Mux20~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [11] ) + ( \pc_top|b_adder|Add0~34  ))
// \pc_top|b_adder|Add0~38  = CARRY(( (\pc_top|b_adder|Mux20~0_combout  & ((!\control|inst_tp|WideOr4~1_combout  & ((!\control|inst_tp|WideOr0~0_combout ))) # (\control|inst_tp|WideOr4~1_combout  & (!\control|inst_tp|WideOr2~0_combout )))) ) + ( 
// \my_alu|pc_delay_1 [11] ) + ( \pc_top|b_adder|Add0~34  ))

	.dataa(!\control|inst_tp|WideOr4~1_combout ),
	.datab(!\control|inst_tp|WideOr2~0_combout ),
	.datac(!\control|inst_tp|WideOr0~0_combout ),
	.datad(!\pc_top|b_adder|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [11]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~37_sumout ),
	.cout(\pc_top|b_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~37 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~37 .lut_mask = 64'h0000FF00000000E4;
defparam \pc_top|b_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N33
cyclonev_lcell_comb \pc_top|b_adder|Add0~61 (
// Equation(s):
// \pc_top|b_adder|Add0~61_sumout  = SUM(( \my_alu|pc_delay_1 [12] ) + ( \pc_top|b_adder|Mux19~0_combout  ) + ( \pc_top|b_adder|Add0~38  ))
// \pc_top|b_adder|Add0~62  = CARRY(( \my_alu|pc_delay_1 [12] ) + ( \pc_top|b_adder|Mux19~0_combout  ) + ( \pc_top|b_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux19~0_combout ),
	.datad(!\my_alu|pc_delay_1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~61_sumout ),
	.cout(\pc_top|b_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~61 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|b_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N36
cyclonev_lcell_comb \pc_top|b_adder|Add0~57 (
// Equation(s):
// \pc_top|b_adder|Add0~57_sumout  = SUM(( \pc_top|b_adder|Mux18~0_combout  ) + ( \my_alu|pc_delay_1 [13] ) + ( \pc_top|b_adder|Add0~62  ))
// \pc_top|b_adder|Add0~58  = CARRY(( \pc_top|b_adder|Mux18~0_combout  ) + ( \my_alu|pc_delay_1 [13] ) + ( \pc_top|b_adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_1 [13]),
	.datad(!\pc_top|b_adder|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~57_sumout ),
	.cout(\pc_top|b_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~57 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|b_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N39
cyclonev_lcell_comb \pc_top|b_adder|Add0~53 (
// Equation(s):
// \pc_top|b_adder|Add0~53_sumout  = SUM(( \pc_top|b_adder|Mux17~0_combout  ) + ( \my_alu|pc_delay_1 [14] ) + ( \pc_top|b_adder|Add0~58  ))
// \pc_top|b_adder|Add0~54  = CARRY(( \pc_top|b_adder|Mux17~0_combout  ) + ( \my_alu|pc_delay_1 [14] ) + ( \pc_top|b_adder|Add0~58  ))

	.dataa(!\pc_top|b_adder|Mux17~0_combout ),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~53_sumout ),
	.cout(\pc_top|b_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~53 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~53 .lut_mask = 64'h0000F0F000005555;
defparam \pc_top|b_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N42
cyclonev_lcell_comb \pc_top|b_adder|Add0~49 (
// Equation(s):
// \pc_top|b_adder|Add0~49_sumout  = SUM(( \pc_top|b_adder|Mux16~0_combout  ) + ( \my_alu|pc_delay_1 [15] ) + ( \pc_top|b_adder|Add0~54  ))
// \pc_top|b_adder|Add0~50  = CARRY(( \pc_top|b_adder|Mux16~0_combout  ) + ( \my_alu|pc_delay_1 [15] ) + ( \pc_top|b_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [15]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~49_sumout ),
	.cout(\pc_top|b_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~49 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \pc_top|b_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N45
cyclonev_lcell_comb \pc_top|b_adder|Add0~45 (
// Equation(s):
// \pc_top|b_adder|Add0~45_sumout  = SUM(( \pc_top|b_adder|Mux15~0_combout  ) + ( \my_alu|pc_delay_1 [16] ) + ( \pc_top|b_adder|Add0~50  ))
// \pc_top|b_adder|Add0~46  = CARRY(( \pc_top|b_adder|Mux15~0_combout  ) + ( \my_alu|pc_delay_1 [16] ) + ( \pc_top|b_adder|Add0~50  ))

	.dataa(!\my_alu|pc_delay_1 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~45_sumout ),
	.cout(\pc_top|b_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~45 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|b_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N47
dffeas \pc_top|p_mux|address_from_branch_temp_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N16
dffeas \pc_top|p_mux|address_from_branch_temp_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[16] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \pc_top|my_pc|address_out~10 (
// Equation(s):
// \pc_top|my_pc|address_out~10_combout  = ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [16] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [16])))) # (\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|address_from_jalr_temp [16])) # (\pc_top|p_mux|control_branch_temp_2~q ))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [16] & ( ((\my_alu|take_branch~q  & 
// \pc_top|p_mux|control_branch_temp_2~q )) # (\pc_top|p_mux|address_from_increment_temp_3 [16]) ) ) ) # ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [16] & ( (!\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|address_from_increment_temp_3 [16])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [16])))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [16] & ( (\pc_top|p_mux|address_from_increment_temp_3 [16] & ((!\my_alu|take_branch~q ) # (!\pc_top|p_mux|control_branch_temp_2~q ))) ) ) )

	.dataa(!\my_alu|take_branch~q ),
	.datab(!\pc_top|p_mux|control_branch_temp_2~q ),
	.datac(!\pc_top|p_mux|address_from_increment_temp_3 [16]),
	.datad(!\pc_top|p_mux|address_from_jalr_temp [16]),
	.datae(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~10 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~10 .lut_mask = 64'h0E0E0A4E1F1F1B5F;
defparam \pc_top|my_pc|address_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N14
dffeas \pc_top|my_pc|address_out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[16] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N12
cyclonev_lcell_comb \pc_top|p_adder|Add0~57 (
// Equation(s):
// \pc_top|p_adder|Add0~57_sumout  = SUM(( \pc_top|my_pc|address_out [17] ) + ( GND ) + ( \pc_top|p_adder|Add0~38  ))
// \pc_top|p_adder|Add0~58  = CARRY(( \pc_top|my_pc|address_out [17] ) + ( GND ) + ( \pc_top|p_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~57_sumout ),
	.cout(\pc_top|p_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~57 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N15
cyclonev_lcell_comb \pc_top|p_adder|Add0~81 (
// Equation(s):
// \pc_top|p_adder|Add0~81_sumout  = SUM(( \pc_top|my_pc|address_out [18] ) + ( GND ) + ( \pc_top|p_adder|Add0~58  ))
// \pc_top|p_adder|Add0~82  = CARRY(( \pc_top|my_pc|address_out [18] ) + ( GND ) + ( \pc_top|p_adder|Add0~58  ))

	.dataa(!\pc_top|my_pc|address_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~81_sumout ),
	.cout(\pc_top|p_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~81 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_top|p_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N17
dffeas \pc_top|p_mux|address_from_increment_temp_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N31
dffeas \pc_top|p_mux|address_from_increment_temp_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N32
dffeas \pc_top|p_mux|address_from_increment_temp_3[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N56
dffeas \pc_top|p_mux|address_from_jalr_temp[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N11
dffeas \my_alu|pc_delay_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[18] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \pc_top|b_adder|Mux13~0 (
// Equation(s):
// \pc_top|b_adder|Mux13~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( \control|Mux1~0_combout  & ( (!\control|imm_en~0_combout  & (\control|imm_U_J[17]~18_combout )) # (\control|imm_en~0_combout  & ((\control|imm_U_J[6]~11_combout ))) ) ) ) # ( 
// !\pc_top|b_adder|Mux12~0_combout  & ( \control|Mux1~0_combout  & ( \control|imm_en~0_combout  ) ) ) # ( \pc_top|b_adder|Mux12~0_combout  & ( !\control|Mux1~0_combout  & ( (!\control|imm_en~0_combout  & (\control|imm_U_J[17]~18_combout )) # 
// (\control|imm_en~0_combout  & ((\control|imm_U_J[6]~11_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\control|imm_U_J[17]~18_combout ),
	.datac(!\control|imm_U_J[6]~11_combout ),
	.datad(!\control|imm_en~0_combout ),
	.datae(!\pc_top|b_adder|Mux12~0_combout ),
	.dataf(!\control|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux13~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux13~0 .lut_mask = 64'h0000330F00FF330F;
defparam \pc_top|b_adder|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N4
dffeas \my_alu|pc_delay_1[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[17]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \pc_top|b_adder|Mux14~0 (
// Equation(s):
// \pc_top|b_adder|Mux14~0_combout  = ( \pc_top|b_adder|Mux12~0_combout  & ( (!\control|imm_en~0_combout  & ((\control|imm_U_J[16]~6_combout ))) # (\control|imm_en~0_combout  & (\control|imm_U_J[5]~5_combout )) ) ) # ( !\pc_top|b_adder|Mux12~0_combout  & ( 
// (\control|imm_en~0_combout  & \control|Mux1~0_combout ) ) )

	.dataa(!\control|imm_en~0_combout ),
	.datab(!\control|imm_U_J[5]~5_combout ),
	.datac(!\control|imm_U_J[16]~6_combout ),
	.datad(!\control|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux14~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux14~0 .lut_mask = 64'h005500551B1B1B1B;
defparam \pc_top|b_adder|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \pc_top|b_adder|Add0~65 (
// Equation(s):
// \pc_top|b_adder|Add0~65_sumout  = SUM(( \pc_top|b_adder|Mux14~0_combout  ) + ( \my_alu|pc_delay_1[17]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~46  ))
// \pc_top|b_adder|Add0~66  = CARRY(( \pc_top|b_adder|Mux14~0_combout  ) + ( \my_alu|pc_delay_1[17]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~46  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_1[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~65_sumout ),
	.cout(\pc_top|b_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~65 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|b_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N51
cyclonev_lcell_comb \pc_top|b_adder|Add0~89 (
// Equation(s):
// \pc_top|b_adder|Add0~89_sumout  = SUM(( \pc_top|b_adder|Mux13~0_combout  ) + ( \my_alu|pc_delay_1 [18] ) + ( \pc_top|b_adder|Add0~66  ))
// \pc_top|b_adder|Add0~90  = CARRY(( \pc_top|b_adder|Mux13~0_combout  ) + ( \my_alu|pc_delay_1 [18] ) + ( \pc_top|b_adder|Add0~66  ))

	.dataa(!\my_alu|pc_delay_1 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~89_sumout ),
	.cout(\pc_top|b_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~89 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~89 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|b_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N52
dffeas \pc_top|p_mux|address_from_branch_temp_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N33
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[18]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[18]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[18]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N34
dffeas \pc_top|p_mux|address_from_branch_temp_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[18] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \pc_top|my_pc|address_out~21 (
// Equation(s):
// \pc_top|my_pc|address_out~21_combout  = ( \pc_top|p_mux|address_from_jalr_temp [18] & ( \pc_top|p_mux|address_from_branch_temp_2 [18] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|jalr_branch_temp_2~q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [18]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [18] & ( \pc_top|p_mux|address_from_branch_temp_2 [18] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [18])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [18])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [18] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [18] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [18])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [18]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [18] & ( !\pc_top|p_mux|address_from_branch_temp_2 [18] & ( (\pc_top|p_mux|address_from_increment_temp_3 [18] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|jalr_branch_temp_2~q  & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [18]),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [18]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~21 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~21 .lut_mask = 64'h00EC10FC03EF13FF;
defparam \pc_top|my_pc|address_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N8
dffeas \pc_top|my_pc|address_out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[18] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N18
cyclonev_lcell_comb \pc_top|p_adder|Add0~77 (
// Equation(s):
// \pc_top|p_adder|Add0~77_sumout  = SUM(( \pc_top|my_pc|address_out [19] ) + ( GND ) + ( \pc_top|p_adder|Add0~82  ))
// \pc_top|p_adder|Add0~78  = CARRY(( \pc_top|my_pc|address_out [19] ) + ( GND ) + ( \pc_top|p_adder|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~77_sumout ),
	.cout(\pc_top|p_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~77 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N20
dffeas \pc_top|p_mux|address_from_increment_temp_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N7
dffeas \pc_top|p_mux|address_from_increment_temp_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N52
dffeas \pc_top|p_mux|address_from_increment_temp_3[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N46
dffeas \my_alu|pc_delay_1[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[19]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \pc_top|b_adder|Mux12~1 (
// Equation(s):
// \pc_top|b_adder|Mux12~1_combout  = ( \control|imm_en~0_combout  & ( (!\pc_top|b_adder|Mux12~0_combout  & ((\control|Mux1~0_combout ))) # (\pc_top|b_adder|Mux12~0_combout  & (\control|imm_U_J[7]~10_combout )) ) ) # ( !\control|imm_en~0_combout  & ( 
// (\control|imm_U_J[18]~17_combout  & \pc_top|b_adder|Mux12~0_combout ) ) )

	.dataa(!\control|imm_U_J[7]~10_combout ),
	.datab(!\control|imm_U_J[18]~17_combout ),
	.datac(!\control|Mux1~0_combout ),
	.datad(!\pc_top|b_adder|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux12~1 .extended_lut = "off";
defparam \pc_top|b_adder|Mux12~1 .lut_mask = 64'h003300330F550F55;
defparam \pc_top|b_adder|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N54
cyclonev_lcell_comb \pc_top|b_adder|Add0~85 (
// Equation(s):
// \pc_top|b_adder|Add0~85_sumout  = SUM(( \pc_top|b_adder|Mux12~1_combout  ) + ( \my_alu|pc_delay_1[19]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~90  ))
// \pc_top|b_adder|Add0~86  = CARRY(( \pc_top|b_adder|Mux12~1_combout  ) + ( \my_alu|pc_delay_1[19]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_1[19]~DUPLICATE_q ),
	.datad(!\pc_top|b_adder|Mux12~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~85_sumout ),
	.cout(\pc_top|b_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~85 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|b_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N55
dffeas \pc_top|p_mux|address_from_branch_temp_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[19]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[19]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[19]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N41
dffeas \pc_top|p_mux|address_from_branch_temp_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[19] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \pc_top|my_pc|address_out~20 (
// Equation(s):
// \pc_top|my_pc|address_out~20_combout  = ( \my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [19] & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [19]))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// (\pc_top|p_mux|address_from_jalr_temp [19]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [19] & ( \pc_top|p_mux|address_from_increment_temp_3 [19] ) ) ) # ( 
// \my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [19] & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [19]))) # 
// (\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_jalr_temp [19])))) ) ) ) # ( !\my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [19] & ( \pc_top|p_mux|address_from_increment_temp_3 [19] ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_jalr_temp [19]),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [19]),
	.datae(!\my_alu|take_branch~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~20 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~20 .lut_mask = 64'h00FF10B000FF1FBF;
defparam \pc_top|my_pc|address_out~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N50
dffeas \pc_top|my_pc|address_out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[19] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N21
cyclonev_lcell_comb \pc_top|p_adder|Add0~73 (
// Equation(s):
// \pc_top|p_adder|Add0~73_sumout  = SUM(( \pc_top|my_pc|address_out [20] ) + ( GND ) + ( \pc_top|p_adder|Add0~78  ))
// \pc_top|p_adder|Add0~74  = CARRY(( \pc_top|my_pc|address_out [20] ) + ( GND ) + ( \pc_top|p_adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~73_sumout ),
	.cout(\pc_top|p_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~73 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N22
dffeas \pc_top|p_mux|address_from_increment_temp_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N27
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[20]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[20]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[20]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N29
dffeas \pc_top|p_mux|address_from_increment_temp_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N17
dffeas \pc_top|p_mux|address_from_increment_temp_3[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N1
dffeas \pc_top|p_mux|address_from_jalr_temp[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N52
dffeas \my_alu|pc_delay_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[20] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N9
cyclonev_lcell_comb \pc_top|b_adder|Mux11~0 (
// Equation(s):
// \pc_top|b_adder|Mux11~0_combout  = ( \control|imm_en~0_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_U_J[8]~9_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_en~0_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\pc_top|b_adder|Mux12~0_combout ),
	.datac(!\pc_top|b_adder|Mux1~0_combout ),
	.datad(!\control|imm_U_J[8]~9_combout ),
	.datae(gnd),
	.dataf(!\control|imm_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux11~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux11~0 .lut_mask = 64'h0F0F0F0F0F3F0F3F;
defparam \pc_top|b_adder|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N57
cyclonev_lcell_comb \pc_top|b_adder|Add0~81 (
// Equation(s):
// \pc_top|b_adder|Add0~81_sumout  = SUM(( \pc_top|b_adder|Mux11~0_combout  ) + ( \my_alu|pc_delay_1 [20] ) + ( \pc_top|b_adder|Add0~86  ))
// \pc_top|b_adder|Add0~82  = CARRY(( \pc_top|b_adder|Mux11~0_combout  ) + ( \my_alu|pc_delay_1 [20] ) + ( \pc_top|b_adder|Add0~86  ))

	.dataa(!\my_alu|pc_delay_1 [20]),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~81_sumout ),
	.cout(\pc_top|b_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~81 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~81 .lut_mask = 64'h0000AAAA00000F0F;
defparam \pc_top|b_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N59
dffeas \pc_top|p_mux|address_from_branch_temp_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N57
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[20]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[20]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[20]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N58
dffeas \pc_top|p_mux|address_from_branch_temp_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[20] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \pc_top|my_pc|address_out~19 (
// Equation(s):
// \pc_top|my_pc|address_out~19_combout  = ( \pc_top|p_mux|address_from_jalr_temp [20] & ( \pc_top|p_mux|address_from_branch_temp_2 [20] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|jalr_branch_temp_2~q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [20]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [20] & ( \pc_top|p_mux|address_from_branch_temp_2 [20] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [20])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [20])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [20] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [20] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [20])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [20]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [20] & ( !\pc_top|p_mux|address_from_branch_temp_2 [20] & ( (\pc_top|p_mux|address_from_increment_temp_3 [20] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|jalr_branch_temp_2~q  & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [20]),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [20]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~19 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~19 .lut_mask = 64'h32303730323F373F;
defparam \pc_top|my_pc|address_out~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N14
dffeas \pc_top|my_pc|address_out[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[20] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N24
cyclonev_lcell_comb \pc_top|p_adder|Add0~69 (
// Equation(s):
// \pc_top|p_adder|Add0~69_sumout  = SUM(( \pc_top|my_pc|address_out [21] ) + ( GND ) + ( \pc_top|p_adder|Add0~74  ))
// \pc_top|p_adder|Add0~70  = CARRY(( \pc_top|my_pc|address_out [21] ) + ( GND ) + ( \pc_top|p_adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~69_sumout ),
	.cout(\pc_top|p_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~69 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N26
dffeas \pc_top|p_mux|address_from_increment_temp_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N7
dffeas \pc_top|p_mux|address_from_increment_temp_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N31
dffeas \pc_top|p_mux|address_from_increment_temp_3[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N4
dffeas \pc_top|p_mux|address_from_jalr_temp[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N52
dffeas \my_alu|pc_delay_1[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[21]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N57
cyclonev_lcell_comb \pc_top|b_adder|Mux10~0 (
// Equation(s):
// \pc_top|b_adder|Mux10~0_combout  = ( \control|imm_U_J[9]~8_combout  & ( ((\control|imm_en~0_combout  & \pc_top|b_adder|Mux12~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[9]~8_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\pc_top|b_adder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[9]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux10~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux10~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \pc_top|b_adder|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N0
cyclonev_lcell_comb \pc_top|b_adder|Add0~77 (
// Equation(s):
// \pc_top|b_adder|Add0~77_sumout  = SUM(( \pc_top|b_adder|Mux10~0_combout  ) + ( \my_alu|pc_delay_1[21]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~82  ))
// \pc_top|b_adder|Add0~78  = CARRY(( \pc_top|b_adder|Mux10~0_combout  ) + ( \my_alu|pc_delay_1[21]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~82  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_1[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~77_sumout ),
	.cout(\pc_top|b_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~77 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|b_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N1
dffeas \pc_top|p_mux|address_from_branch_temp_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N23
dffeas \pc_top|p_mux|address_from_branch_temp_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[21] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N21
cyclonev_lcell_comb \pc_top|my_pc|address_out~18 (
// Equation(s):
// \pc_top|my_pc|address_out~18_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [21] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (\my_alu|take_branch~q ) # (\pc_top|p_mux|address_from_increment_temp_3 [21]) ) ) ) # ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [21] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (\pc_top|p_mux|address_from_increment_temp_3 [21] & !\my_alu|take_branch~q ) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [21] & ( 
// !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [21])) # (\my_alu|take_branch~q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [21])) # 
// (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [21]))))) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [21] & ( !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & 
// (\pc_top|p_mux|address_from_increment_temp_3 [21])) # (\my_alu|take_branch~q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [21])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp 
// [21]))))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [21]),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [21]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [21]),
	.dataf(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~18 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~18 .lut_mask = 64'h5547554744447777;
defparam \pc_top|my_pc|address_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N41
dffeas \pc_top|my_pc|address_out[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[21] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N27
cyclonev_lcell_comb \pc_top|p_adder|Add0~65 (
// Equation(s):
// \pc_top|p_adder|Add0~65_sumout  = SUM(( \pc_top|my_pc|address_out [22] ) + ( GND ) + ( \pc_top|p_adder|Add0~70  ))
// \pc_top|p_adder|Add0~66  = CARRY(( \pc_top|my_pc|address_out [22] ) + ( GND ) + ( \pc_top|p_adder|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~65_sumout ),
	.cout(\pc_top|p_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~65 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N28
dffeas \pc_top|p_mux|address_from_increment_temp_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N0
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[22]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[22]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[22]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N2
dffeas \pc_top|p_mux|address_from_increment_temp_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N4
dffeas \pc_top|p_mux|address_from_increment_temp_3[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N7
dffeas \pc_top|p_mux|address_from_jalr_temp[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N39
cyclonev_lcell_comb \pc_top|b_adder|Mux9~0 (
// Equation(s):
// \pc_top|b_adder|Mux9~0_combout  = ( \control|imm_U_J[10]~7_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[10]~7_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\pc_top|b_adder|Mux12~0_combout ),
	.datac(!\control|imm_en~0_combout ),
	.datad(!\pc_top|b_adder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[10]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux9~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux9~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \pc_top|b_adder|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N40
dffeas \my_alu|pc_delay_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[22] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N3
cyclonev_lcell_comb \pc_top|b_adder|Add0~73 (
// Equation(s):
// \pc_top|b_adder|Add0~73_sumout  = SUM(( \my_alu|pc_delay_1 [22] ) + ( \pc_top|b_adder|Mux9~0_combout  ) + ( \pc_top|b_adder|Add0~78  ))
// \pc_top|b_adder|Add0~74  = CARRY(( \my_alu|pc_delay_1 [22] ) + ( \pc_top|b_adder|Mux9~0_combout  ) + ( \pc_top|b_adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux9~0_combout ),
	.datad(!\my_alu|pc_delay_1 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~73_sumout ),
	.cout(\pc_top|b_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~73 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|b_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N4
dffeas \pc_top|p_mux|address_from_branch_temp_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N46
dffeas \pc_top|p_mux|address_from_branch_temp_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[22] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N42
cyclonev_lcell_comb \pc_top|my_pc|address_out~17 (
// Equation(s):
// \pc_top|my_pc|address_out~17_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [22] & ( \my_alu|take_branch~q  & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [22])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// ((\pc_top|p_mux|address_from_jalr_temp [22])))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [22] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [22])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [22]))))) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [22] & ( 
// !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [22] ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [22] & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [22] ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [22]),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [22]),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [22]),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~17 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~17 .lut_mask = 64'h33333333270027FF;
defparam \pc_top|my_pc|address_out~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N44
dffeas \pc_top|my_pc|address_out[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[22] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N30
cyclonev_lcell_comb \pc_top|p_adder|Add0~85 (
// Equation(s):
// \pc_top|p_adder|Add0~85_sumout  = SUM(( \pc_top|my_pc|address_out [23] ) + ( GND ) + ( \pc_top|p_adder|Add0~66  ))
// \pc_top|p_adder|Add0~86  = CARRY(( \pc_top|my_pc|address_out [23] ) + ( GND ) + ( \pc_top|p_adder|Add0~66  ))

	.dataa(gnd),
	.datab(!\pc_top|my_pc|address_out [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~85_sumout ),
	.cout(\pc_top|p_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~85 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_top|p_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N31
dffeas \pc_top|p_mux|address_from_increment_temp_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N59
dffeas \pc_top|p_mux|address_from_increment_temp_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N34
dffeas \pc_top|p_mux|address_from_increment_temp_3[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N10
dffeas \pc_top|p_mux|address_from_jalr_temp[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N42
cyclonev_lcell_comb \pc_top|b_adder|Mux8~0 (
// Equation(s):
// \pc_top|b_adder|Mux8~0_combout  = ( \control|imm_U_J[11]~12_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[11]~12_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) 
// )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\pc_top|b_adder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_U_J[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux8~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux8~0 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \pc_top|b_adder|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \my_alu|pc_delay_1[23]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[23]~feeder_combout  = ( \pc_top|my_pc|address_out [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[23]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \my_alu|pc_delay_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[23] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N6
cyclonev_lcell_comb \pc_top|b_adder|Add0~93 (
// Equation(s):
// \pc_top|b_adder|Add0~93_sumout  = SUM(( \pc_top|b_adder|Mux8~0_combout  ) + ( \my_alu|pc_delay_1 [23] ) + ( \pc_top|b_adder|Add0~74  ))
// \pc_top|b_adder|Add0~94  = CARRY(( \pc_top|b_adder|Mux8~0_combout  ) + ( \my_alu|pc_delay_1 [23] ) + ( \pc_top|b_adder|Add0~74  ))

	.dataa(gnd),
	.datab(!\pc_top|b_adder|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [23]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~93_sumout ),
	.cout(\pc_top|b_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~93 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~93 .lut_mask = 64'h0000FF0000003333;
defparam \pc_top|b_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N7
dffeas \pc_top|p_mux|address_from_branch_temp_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N16
dffeas \pc_top|p_mux|address_from_branch_temp_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[23] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N12
cyclonev_lcell_comb \pc_top|my_pc|address_out~22 (
// Equation(s):
// \pc_top|my_pc|address_out~22_combout  = ( \my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [23] & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [23])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// ((\pc_top|p_mux|address_from_jalr_temp [23])))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [23] & ( \pc_top|p_mux|address_from_increment_temp_3 [23] ) ) ) # ( 
// \my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [23] & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [23])) # 
// (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [23]))))) ) ) ) # ( !\my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [23] & ( \pc_top|p_mux|address_from_increment_temp_3 [23] ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [23]),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\pc_top|p_mux|address_from_jalr_temp [23]),
	.datae(!\my_alu|take_branch~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~22 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~22 .lut_mask = 64'h3333202A3333757F;
defparam \pc_top|my_pc|address_out~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N14
dffeas \pc_top|my_pc|address_out[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[23] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N33
cyclonev_lcell_comb \pc_top|p_adder|Add0~89 (
// Equation(s):
// \pc_top|p_adder|Add0~89_sumout  = SUM(( \pc_top|my_pc|address_out [24] ) + ( GND ) + ( \pc_top|p_adder|Add0~86  ))
// \pc_top|p_adder|Add0~90  = CARRY(( \pc_top|my_pc|address_out [24] ) + ( GND ) + ( \pc_top|p_adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~89_sumout ),
	.cout(\pc_top|p_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~89 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N34
dffeas \pc_top|p_mux|address_from_increment_temp_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N36
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[24]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[24]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[24]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N38
dffeas \pc_top|p_mux|address_from_increment_temp_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N40
dffeas \pc_top|p_mux|address_from_increment_temp_3[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N13
dffeas \pc_top|p_mux|address_from_jalr_temp[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \pc_top|b_adder|Mux7~0 (
// Equation(s):
// \pc_top|b_adder|Mux7~0_combout  = ( \control|imm_U_J[12]~13_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[12]~13_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) 
// )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\pc_top|b_adder|Mux1~0_combout ),
	.datac(!\control|imm_en~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_U_J[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux7~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux7~0 .lut_mask = 64'h3333333337373737;
defparam \pc_top|b_adder|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N33
cyclonev_lcell_comb \my_alu|pc_delay_1[24]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[24]~feeder_combout  = ( \pc_top|my_pc|address_out [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[24]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N34
dffeas \my_alu|pc_delay_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[24] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N9
cyclonev_lcell_comb \pc_top|b_adder|Add0~97 (
// Equation(s):
// \pc_top|b_adder|Add0~97_sumout  = SUM(( \my_alu|pc_delay_1 [24] ) + ( \pc_top|b_adder|Mux7~0_combout  ) + ( \pc_top|b_adder|Add0~94  ))
// \pc_top|b_adder|Add0~98  = CARRY(( \my_alu|pc_delay_1 [24] ) + ( \pc_top|b_adder|Mux7~0_combout  ) + ( \pc_top|b_adder|Add0~94  ))

	.dataa(!\pc_top|b_adder|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~97_sumout ),
	.cout(\pc_top|b_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~97 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|b_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N11
dffeas \pc_top|p_mux|address_from_branch_temp_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N16
dffeas \pc_top|p_mux|address_from_branch_temp_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[24] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N12
cyclonev_lcell_comb \pc_top|my_pc|address_out~23 (
// Equation(s):
// \pc_top|my_pc|address_out~23_combout  = ( \pc_top|p_mux|address_from_jalr_temp [24] & ( \pc_top|p_mux|address_from_branch_temp_2 [24] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [24]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [24] & ( \pc_top|p_mux|address_from_branch_temp_2 [24] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [24])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [24])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [24] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [24] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [24])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [24]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [24] & ( !\pc_top|p_mux|address_from_branch_temp_2 [24] & ( (\pc_top|p_mux|address_from_increment_temp_3 [24] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [24]),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [24]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~23 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~23 .lut_mask = 64'h00EC02EE11FD13FF;
defparam \pc_top|my_pc|address_out~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N14
dffeas \pc_top|my_pc|address_out[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[24] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N36
cyclonev_lcell_comb \pc_top|p_adder|Add0~93 (
// Equation(s):
// \pc_top|p_adder|Add0~93_sumout  = SUM(( \pc_top|my_pc|address_out [25] ) + ( GND ) + ( \pc_top|p_adder|Add0~90  ))
// \pc_top|p_adder|Add0~94  = CARRY(( \pc_top|my_pc|address_out [25] ) + ( GND ) + ( \pc_top|p_adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~93_sumout ),
	.cout(\pc_top|p_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~93 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N37
dffeas \pc_top|p_mux|address_from_increment_temp_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N3
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[25]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[25]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[25]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N5
dffeas \pc_top|p_mux|address_from_increment_temp_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N1
dffeas \pc_top|p_mux|address_from_increment_temp_3[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N28
dffeas \my_alu|pc_delay_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[25] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N54
cyclonev_lcell_comb \pc_top|b_adder|Mux6~0 (
// Equation(s):
// \pc_top|b_adder|Mux6~0_combout  = ( \control|imm_U_J[13]~14_combout  & ( ((\control|imm_en~0_combout  & \pc_top|b_adder|Mux12~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[13]~14_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) 
// )

	.dataa(gnd),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\pc_top|b_adder|Mux12~0_combout ),
	.datad(!\pc_top|b_adder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux6~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux6~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \pc_top|b_adder|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N12
cyclonev_lcell_comb \pc_top|b_adder|Add0~101 (
// Equation(s):
// \pc_top|b_adder|Add0~101_sumout  = SUM(( \pc_top|b_adder|Mux6~0_combout  ) + ( \my_alu|pc_delay_1 [25] ) + ( \pc_top|b_adder|Add0~98  ))
// \pc_top|b_adder|Add0~102  = CARRY(( \pc_top|b_adder|Mux6~0_combout  ) + ( \my_alu|pc_delay_1 [25] ) + ( \pc_top|b_adder|Add0~98  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_1 [25]),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~101_sumout ),
	.cout(\pc_top|b_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~101 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|b_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N14
dffeas \pc_top|p_mux|address_from_branch_temp_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N10
dffeas \pc_top|p_mux|address_from_branch_temp_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[25] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N6
cyclonev_lcell_comb \pc_top|my_pc|address_out~24 (
// Equation(s):
// \pc_top|my_pc|address_out~24_combout  = ( \pc_top|p_mux|address_from_increment_temp_3 [25] & ( \pc_top|p_mux|address_from_branch_temp_2 [25] & ( (!\pc_top|p_mux|jalr_branch_temp_2~q ) # ((!\my_alu|take_branch~q ) # ((\pc_top|p_mux|address_from_jalr_temp 
// [25]) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( !\pc_top|p_mux|address_from_increment_temp_3 [25] & ( \pc_top|p_mux|address_from_branch_temp_2 [25] & ( (\my_alu|take_branch~q  & (((\pc_top|p_mux|jalr_branch_temp_2~q  & 
// \pc_top|p_mux|address_from_jalr_temp [25])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_increment_temp_3 [25] & ( !\pc_top|p_mux|address_from_branch_temp_2 [25] & ( (!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|address_from_jalr_temp [25])))) ) ) ) # ( !\pc_top|p_mux|address_from_increment_temp_3 [25] & ( !\pc_top|p_mux|address_from_branch_temp_2 [25] & 
// ( (\pc_top|p_mux|jalr_branch_temp_2~q  & (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & \pc_top|p_mux|address_from_jalr_temp [25]))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\pc_top|p_mux|address_from_jalr_temp [25]),
	.datae(!\pc_top|p_mux|address_from_increment_temp_3 [25]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~24 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~24 .lut_mask = 64'h0010ECFC0313EFFF;
defparam \pc_top|my_pc|address_out~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N8
dffeas \pc_top|my_pc|address_out[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[25] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N39
cyclonev_lcell_comb \pc_top|p_adder|Add0~101 (
// Equation(s):
// \pc_top|p_adder|Add0~101_sumout  = SUM(( \pc_top|my_pc|address_out [26] ) + ( GND ) + ( \pc_top|p_adder|Add0~94  ))
// \pc_top|p_adder|Add0~102  = CARRY(( \pc_top|my_pc|address_out [26] ) + ( GND ) + ( \pc_top|p_adder|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~101_sumout ),
	.cout(\pc_top|p_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~101 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N40
dffeas \pc_top|p_mux|address_from_increment_temp_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N39
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[26]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[26]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[26]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N41
dffeas \pc_top|p_mux|address_from_increment_temp_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_3[26]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_3[26]~feeder_combout  = \pc_top|p_mux|address_from_increment_temp_2 [26]

	.dataa(gnd),
	.datab(!\pc_top|p_mux|address_from_increment_temp_2 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_3[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[26]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_3[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \pc_top|p_mux|address_from_increment_temp_3[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N37
dffeas \pc_top|p_mux|address_from_increment_temp_3[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_3[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \pc_top|j_adder|Add0~109 (
// Equation(s):
// \pc_top|j_adder|Add0~109_sumout  = SUM(( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \pc_top|j_adder|Add0~102  ))
// \pc_top|j_adder|Add0~110  = CARRY(( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \pc_top|j_adder|Add0~102  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~109_sumout ),
	.cout(\pc_top|j_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~109 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~109 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N19
dffeas \pc_top|p_mux|address_from_jalr_temp[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N51
cyclonev_lcell_comb \pc_top|b_adder|Mux5~0 (
// Equation(s):
// \pc_top|b_adder|Mux5~0_combout  = ( \control|imm_U_J[14]~16_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[14]~16_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) 
// )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\pc_top|b_adder|Mux1~0_combout ),
	.datac(!\control|imm_en~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_U_J[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux5~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux5~0 .lut_mask = 64'h3333333337373737;
defparam \pc_top|b_adder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \my_alu|pc_delay_1[26]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[26]~feeder_combout  = ( \pc_top|my_pc|address_out [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[26]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N13
dffeas \my_alu|pc_delay_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[26] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N15
cyclonev_lcell_comb \pc_top|b_adder|Add0~109 (
// Equation(s):
// \pc_top|b_adder|Add0~109_sumout  = SUM(( \pc_top|b_adder|Mux5~0_combout  ) + ( \my_alu|pc_delay_1 [26] ) + ( \pc_top|b_adder|Add0~102  ))
// \pc_top|b_adder|Add0~110  = CARRY(( \pc_top|b_adder|Mux5~0_combout  ) + ( \my_alu|pc_delay_1 [26] ) + ( \pc_top|b_adder|Add0~102  ))

	.dataa(!\pc_top|b_adder|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~109_sumout ),
	.cout(\pc_top|b_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~109 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~109 .lut_mask = 64'h0000F0F000005555;
defparam \pc_top|b_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N16
dffeas \pc_top|p_mux|address_from_branch_temp_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N46
dffeas \pc_top|p_mux|address_from_branch_temp_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[26] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N42
cyclonev_lcell_comb \pc_top|my_pc|address_out~26 (
// Equation(s):
// \pc_top|my_pc|address_out~26_combout  = ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [26] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [26])) # (\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|address_from_jalr_temp [26])))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [26] & ( ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// \my_alu|take_branch~q )) # (\pc_top|p_mux|address_from_increment_temp_3 [26]) ) ) ) # ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [26] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 
// [26])) # (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_jalr_temp [26] & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [26] & ( 
// (\pc_top|p_mux|address_from_increment_temp_3 [26] & ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (!\my_alu|take_branch~q ))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [26]),
	.datab(!\pc_top|p_mux|address_from_jalr_temp [26]),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~26 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~26 .lut_mask = 64'h55505530555F553F;
defparam \pc_top|my_pc|address_out~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N44
dffeas \pc_top|my_pc|address_out[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[26] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N42
cyclonev_lcell_comb \pc_top|p_adder|Add0~97 (
// Equation(s):
// \pc_top|p_adder|Add0~97_sumout  = SUM(( \pc_top|my_pc|address_out [27] ) + ( GND ) + ( \pc_top|p_adder|Add0~102  ))
// \pc_top|p_adder|Add0~98  = CARRY(( \pc_top|my_pc|address_out [27] ) + ( GND ) + ( \pc_top|p_adder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~97_sumout ),
	.cout(\pc_top|p_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~97 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N43
dffeas \pc_top|p_mux|address_from_increment_temp_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N35
dffeas \pc_top|p_mux|address_from_increment_temp_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N32
dffeas \pc_top|p_mux|address_from_increment_temp_3[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \pc_top|j_adder|Add0~105 (
// Equation(s):
// \pc_top|j_adder|Add0~105_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~110  ))
// \pc_top|j_adder|Add0~106  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~105_sumout ),
	.cout(\pc_top|j_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~105 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|j_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N22
dffeas \pc_top|p_mux|address_from_jalr_temp[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \pc_top|b_adder|Mux4~0 (
// Equation(s):
// \pc_top|b_adder|Mux4~0_combout  = ( \pc_top|b_adder|Mux1~0_combout  ) # ( !\pc_top|b_adder|Mux1~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & (\control|imm_U_J[15]~15_combout  & \control|imm_en~0_combout )) ) )

	.dataa(gnd),
	.datab(!\pc_top|b_adder|Mux12~0_combout ),
	.datac(!\control|imm_U_J[15]~15_combout ),
	.datad(!\control|imm_en~0_combout ),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux4~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux4~0 .lut_mask = 64'h00030003FFFFFFFF;
defparam \pc_top|b_adder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N39
cyclonev_lcell_comb \my_alu|pc_delay_1[27]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[27]~feeder_combout  = ( \pc_top|my_pc|address_out [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[27]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N40
dffeas \my_alu|pc_delay_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[27] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N18
cyclonev_lcell_comb \pc_top|b_adder|Add0~105 (
// Equation(s):
// \pc_top|b_adder|Add0~105_sumout  = SUM(( \pc_top|b_adder|Mux4~0_combout  ) + ( \my_alu|pc_delay_1 [27] ) + ( \pc_top|b_adder|Add0~110  ))
// \pc_top|b_adder|Add0~106  = CARRY(( \pc_top|b_adder|Mux4~0_combout  ) + ( \my_alu|pc_delay_1 [27] ) + ( \pc_top|b_adder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_1 [27]),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~105_sumout ),
	.cout(\pc_top|b_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~105 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \pc_top|b_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N19
dffeas \pc_top|p_mux|address_from_branch_temp_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N28
dffeas \pc_top|p_mux|address_from_branch_temp_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[27] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \pc_top|my_pc|address_out~25 (
// Equation(s):
// \pc_top|my_pc|address_out~25_combout  = ( \pc_top|p_mux|address_from_jalr_temp [27] & ( \pc_top|p_mux|address_from_branch_temp_2 [27] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|jalr_branch_temp_2~q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [27]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [27] & ( \pc_top|p_mux|address_from_branch_temp_2 [27] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [27])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [27])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [27] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [27] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [27])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [27]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [27] & ( !\pc_top|p_mux|address_from_branch_temp_2 [27] & ( (\pc_top|p_mux|address_from_increment_temp_3 [27] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|jalr_branch_temp_2~q  & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [27]),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [27]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~25 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~25 .lut_mask = 64'h00EC10FC03EF13FF;
defparam \pc_top|my_pc|address_out~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N26
dffeas \pc_top|my_pc|address_out[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[27] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N45
cyclonev_lcell_comb \pc_top|p_adder|Add0~61 (
// Equation(s):
// \pc_top|p_adder|Add0~61_sumout  = SUM(( \pc_top|my_pc|address_out [28] ) + ( GND ) + ( \pc_top|p_adder|Add0~98  ))
// \pc_top|p_adder|Add0~62  = CARRY(( \pc_top|my_pc|address_out [28] ) + ( GND ) + ( \pc_top|p_adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~61_sumout ),
	.cout(\pc_top|p_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~61 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N46
dffeas \pc_top|p_mux|address_from_increment_temp_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N38
dffeas \pc_top|p_mux|address_from_increment_temp_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N41
dffeas \pc_top|p_mux|address_from_increment_temp_3[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \pc_top|j_adder|Add0~69 (
// Equation(s):
// \pc_top|j_adder|Add0~69_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~106  ))
// \pc_top|j_adder|Add0~70  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~106  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~69_sumout ),
	.cout(\pc_top|j_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~69 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~69 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N25
dffeas \pc_top|p_mux|address_from_jalr_temp[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N35
dffeas \my_alu|pc_delay_1[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[28]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N36
cyclonev_lcell_comb \pc_top|b_adder|Mux3~0 (
// Equation(s):
// \pc_top|b_adder|Mux3~0_combout  = ( \control|imm_U_J[16]~6_combout  & ( ((\pc_top|b_adder|Mux12~0_combout  & \control|imm_en~0_combout )) # (\pc_top|b_adder|Mux1~0_combout ) ) ) # ( !\control|imm_U_J[16]~6_combout  & ( \pc_top|b_adder|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(!\pc_top|b_adder|Mux12~0_combout ),
	.datac(!\control|imm_en~0_combout ),
	.datad(!\pc_top|b_adder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\control|imm_U_J[16]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux3~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux3~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \pc_top|b_adder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N21
cyclonev_lcell_comb \pc_top|b_adder|Add0~69 (
// Equation(s):
// \pc_top|b_adder|Add0~69_sumout  = SUM(( \pc_top|b_adder|Mux3~0_combout  ) + ( \my_alu|pc_delay_1[28]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~106  ))
// \pc_top|b_adder|Add0~70  = CARRY(( \pc_top|b_adder|Mux3~0_combout  ) + ( \my_alu|pc_delay_1[28]~DUPLICATE_q  ) + ( \pc_top|b_adder|Add0~106  ))

	.dataa(!\my_alu|pc_delay_1[28]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~69_sumout ),
	.cout(\pc_top|b_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~69 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|b_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N22
dffeas \pc_top|p_mux|address_from_branch_temp_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N58
dffeas \pc_top|p_mux|address_from_branch_temp_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[28] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \pc_top|my_pc|address_out~16 (
// Equation(s):
// \pc_top|my_pc|address_out~16_combout  = ( \pc_top|p_mux|address_from_jalr_temp [28] & ( \pc_top|p_mux|address_from_branch_temp_2 [28] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [28]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [28] & ( \pc_top|p_mux|address_from_branch_temp_2 [28] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [28])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [28])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [28] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [28] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [28])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [28]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [28] & ( !\pc_top|p_mux|address_from_branch_temp_2 [28] & ( (\pc_top|p_mux|address_from_increment_temp_3 [28] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [28]),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [28]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~16 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~16 .lut_mask = 64'h00EC02EE11FD13FF;
defparam \pc_top|my_pc|address_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N56
dffeas \pc_top|my_pc|address_out[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[28] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N48
cyclonev_lcell_comb \pc_top|p_adder|Add0~109 (
// Equation(s):
// \pc_top|p_adder|Add0~109_sumout  = SUM(( \pc_top|my_pc|address_out [29] ) + ( GND ) + ( \pc_top|p_adder|Add0~62  ))
// \pc_top|p_adder|Add0~110  = CARRY(( \pc_top|my_pc|address_out [29] ) + ( GND ) + ( \pc_top|p_adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~109_sumout ),
	.cout(\pc_top|p_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~109 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N49
dffeas \pc_top|p_mux|address_from_increment_temp_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N35
dffeas \pc_top|p_mux|address_from_increment_temp_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N30
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_3[29]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_3[29]~feeder_combout  = \pc_top|p_mux|address_from_increment_temp_2 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|p_mux|address_from_increment_temp_2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_3[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[29]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_3[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc_top|p_mux|address_from_increment_temp_3[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N31
dffeas \pc_top|p_mux|address_from_increment_temp_3[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_3[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N27
cyclonev_lcell_comb \pc_top|j_adder|Add0~117 (
// Equation(s):
// \pc_top|j_adder|Add0~117_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~70  ))
// \pc_top|j_adder|Add0~118  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~70  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~117_sumout ),
	.cout(\pc_top|j_adder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~117 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~117 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N28
dffeas \pc_top|p_mux|address_from_jalr_temp[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N27
cyclonev_lcell_comb \pc_top|b_adder|Mux2~0 (
// Equation(s):
// \pc_top|b_adder|Mux2~0_combout  = ( \pc_top|b_adder|Mux1~0_combout  ) # ( !\pc_top|b_adder|Mux1~0_combout  & ( (\pc_top|b_adder|Mux12~0_combout  & (\control|imm_en~0_combout  & \control|imm_U_J[17]~18_combout )) ) )

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\control|imm_en~0_combout ),
	.datac(!\control|imm_U_J[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|b_adder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|b_adder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Mux2~0 .extended_lut = "off";
defparam \pc_top|b_adder|Mux2~0 .lut_mask = 64'h01010101FFFFFFFF;
defparam \pc_top|b_adder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N24
cyclonev_lcell_comb \pc_top|b_adder|Add0~117 (
// Equation(s):
// \pc_top|b_adder|Add0~117_sumout  = SUM(( \pc_top|b_adder|Mux2~0_combout  ) + ( \my_alu|pc_delay_1 [29] ) + ( \pc_top|b_adder|Add0~70  ))
// \pc_top|b_adder|Add0~118  = CARRY(( \pc_top|b_adder|Mux2~0_combout  ) + ( \my_alu|pc_delay_1 [29] ) + ( \pc_top|b_adder|Add0~70  ))

	.dataa(!\my_alu|pc_delay_1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_top|b_adder|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~117_sumout ),
	.cout(\pc_top|b_adder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~117 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \pc_top|b_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N25
dffeas \pc_top|p_mux|address_from_branch_temp_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N10
dffeas \pc_top|p_mux|address_from_branch_temp_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[29] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N6
cyclonev_lcell_comb \pc_top|my_pc|address_out~28 (
// Equation(s):
// \pc_top|my_pc|address_out~28_combout  = ( \pc_top|p_mux|address_from_jalr_temp [29] & ( \pc_top|p_mux|address_from_branch_temp_2 [29] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|jalr_branch_temp_2~q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [29]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [29] & ( \pc_top|p_mux|address_from_branch_temp_2 [29] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [29])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [29])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [29] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [29] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [29])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [29]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [29] & ( !\pc_top|p_mux|address_from_branch_temp_2 [29] & ( (\pc_top|p_mux|address_from_increment_temp_3 [29] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|jalr_branch_temp_2~q  & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [29]),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [29]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~28 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~28 .lut_mask = 64'h33203370332F337F;
defparam \pc_top|my_pc|address_out~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N8
dffeas \pc_top|my_pc|address_out[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[29] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N30
cyclonev_lcell_comb \my_alu|pc_delay_1[29]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[29]~feeder_combout  = ( \pc_top|my_pc|address_out [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[29]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N31
dffeas \my_alu|pc_delay_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[29] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N27
cyclonev_lcell_comb \pc_top|b_adder|Add0~113 (
// Equation(s):
// \pc_top|b_adder|Add0~113_sumout  = SUM(( \my_alu|pc_delay_1 [30] ) + ( \pc_top|b_adder|Mux1~1_combout  ) + ( \pc_top|b_adder|Add0~118  ))
// \pc_top|b_adder|Add0~114  = CARRY(( \my_alu|pc_delay_1 [30] ) + ( \pc_top|b_adder|Mux1~1_combout  ) + ( \pc_top|b_adder|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|b_adder|Mux1~1_combout ),
	.datad(!\my_alu|pc_delay_1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~113_sumout ),
	.cout(\pc_top|b_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~113 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \pc_top|b_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N29
dffeas \pc_top|p_mux|address_from_branch_temp_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N43
dffeas \pc_top|p_mux|address_from_branch_temp_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \pc_top|j_adder|Add0~113 (
// Equation(s):
// \pc_top|j_adder|Add0~113_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~118  ))
// \pc_top|j_adder|Add0~114  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~118  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~113_sumout ),
	.cout(\pc_top|j_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~113 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \pc_top|j_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N31
dffeas \pc_top|p_mux|address_from_jalr_temp[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N51
cyclonev_lcell_comb \pc_top|p_adder|Add0~105 (
// Equation(s):
// \pc_top|p_adder|Add0~105_sumout  = SUM(( \pc_top|my_pc|address_out [30] ) + ( GND ) + ( \pc_top|p_adder|Add0~110  ))
// \pc_top|p_adder|Add0~106  = CARRY(( \pc_top|my_pc|address_out [30] ) + ( GND ) + ( \pc_top|p_adder|Add0~110  ))

	.dataa(!\pc_top|my_pc|address_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~105_sumout ),
	.cout(\pc_top|p_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~105 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_top|p_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N52
dffeas \pc_top|p_mux|address_from_increment_temp_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y8_N53
dffeas \pc_top|p_mux|address_from_increment_temp_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y8_N55
dffeas \pc_top|p_mux|address_from_increment_temp_3[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[30] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \pc_top|my_pc|address_out~27 (
// Equation(s):
// \pc_top|my_pc|address_out~27_combout  = ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [30] & ( (!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|address_from_jalr_temp 
// [30]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (\pc_top|p_mux|address_from_branch_temp_2 [30]))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [30] & ( 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (!\my_alu|take_branch~q )) # (\pc_top|p_mux|address_from_branch_temp_2 [30]) ) ) ) # ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_increment_temp_3 [30] & ( 
// (\my_alu|take_branch~q  & ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|address_from_jalr_temp [30]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (\pc_top|p_mux|address_from_branch_temp_2 [30])))) ) ) ) # ( 
// !\pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_increment_temp_3 [30] & ( (\pc_top|p_mux|address_from_branch_temp_2 [30] & (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & \my_alu|take_branch~q )) ) ) )

	.dataa(!\pc_top|p_mux|address_from_branch_temp_2 [30]),
	.datab(!\pc_top|p_mux|address_from_jalr_temp [30]),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_3 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~27 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~27 .lut_mask = 64'h00050035FFF5FF35;
defparam \pc_top|my_pc|address_out~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N50
dffeas \pc_top|my_pc|address_out[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[30] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N54
cyclonev_lcell_comb \pc_top|p_adder|Add0~113 (
// Equation(s):
// \pc_top|p_adder|Add0~113_sumout  = SUM(( \pc_top|my_pc|address_out [31] ) + ( GND ) + ( \pc_top|p_adder|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~113 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N56
dffeas \pc_top|p_mux|address_from_increment_temp_1[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N10
dffeas \pc_top|p_mux|address_from_increment_temp_2[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N20
dffeas \pc_top|p_mux|address_from_increment_temp_3[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \pc_top|j_adder|Add0~121 (
// Equation(s):
// \pc_top|j_adder|Add0~121_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) + ( \my_alu|imm_delay[11]~DUPLICATE_q  ) + ( \pc_top|j_adder|Add0~114  ))

	.dataa(gnd),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|j_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|j_adder|Add0~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|j_adder|Add0~121 .extended_lut = "off";
defparam \pc_top|j_adder|Add0~121 .lut_mask = 64'h0000CCCC000000FF;
defparam \pc_top|j_adder|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N34
dffeas \pc_top|p_mux|address_from_jalr_temp[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N30
cyclonev_lcell_comb \pc_top|b_adder|Add0~121 (
// Equation(s):
// \pc_top|b_adder|Add0~121_sumout  = SUM(( \my_alu|pc_delay_1 [31] ) + ( (!\pc_top|b_adder|Mux12~0_combout  & (((\control|imm_en~0_combout  & \control|Mux1~0_combout )))) # (\pc_top|b_adder|Mux12~0_combout  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 )) ) + ( \pc_top|b_adder|Add0~114  ))

	.dataa(!\pc_top|b_adder|Mux12~0_combout ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\control|imm_en~0_combout ),
	.datad(!\my_alu|pc_delay_1 [31]),
	.datae(gnd),
	.dataf(!\control|Mux1~0_combout ),
	.datag(gnd),
	.cin(\pc_top|b_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|b_adder|Add0~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|b_adder|Add0~121 .extended_lut = "off";
defparam \pc_top|b_adder|Add0~121 .lut_mask = 64'h0000EEE4000000FF;
defparam \pc_top|b_adder|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N32
dffeas \pc_top|p_mux|address_from_branch_temp_1[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N43
dffeas \pc_top|p_mux|address_from_branch_temp_2[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[31] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N21
cyclonev_lcell_comb \pc_top|my_pc|address_out~29 (
// Equation(s):
// \pc_top|my_pc|address_out~29_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [31] & ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [31])) # (\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|address_from_jalr_temp [31]) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [31] & ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( (!\my_alu|take_branch~q  & 
// (\pc_top|p_mux|address_from_increment_temp_3 [31])) # (\my_alu|take_branch~q  & (((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & \pc_top|p_mux|address_from_jalr_temp [31])))) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [31] & ( 
// !\pc_top|p_mux|jalr_branch_temp_2~q  & ( ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & \my_alu|take_branch~q )) # (\pc_top|p_mux|address_from_increment_temp_3 [31]) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [31] & ( 
// !\pc_top|p_mux|jalr_branch_temp_2~q  & ( (\pc_top|p_mux|address_from_increment_temp_3 [31] & ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (!\my_alu|take_branch~q ))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [31]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [31]),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [31]),
	.dataf(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~29 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~29 .lut_mask = 64'h55445577550C553F;
defparam \pc_top|my_pc|address_out~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N23
dffeas \pc_top|my_pc|address_out[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[31] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N10
dffeas \my_alu|pc_delay_1[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[31] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N35
dffeas \my_alu|pc_delay_2[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[31] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N32
dffeas \my_alu|pc_delay_2[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[30] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N29
dffeas \my_alu|pc_delay_2[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[29] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N34
dffeas \my_alu|pc_delay_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[28] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N26
dffeas \my_alu|pc_delay_2[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[28] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N23
dffeas \my_alu|pc_delay_2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[27] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N20
dffeas \my_alu|pc_delay_2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[26] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N17
dffeas \my_alu|pc_delay_2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[25] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N14
dffeas \my_alu|pc_delay_2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[24] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N16
dffeas \my_alu|pc_delay_1[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[23]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N11
dffeas \my_alu|pc_delay_2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1[23]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[23] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N8
dffeas \my_alu|pc_delay_2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[22] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N53
dffeas \my_alu|pc_delay_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[21] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N5
dffeas \my_alu|pc_delay_2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[21] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N2
dffeas \my_alu|pc_delay_2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[20] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N47
dffeas \my_alu|pc_delay_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[19] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N37
dffeas \my_alu|pc_delay_2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[19] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N10
dffeas \my_alu|pc_delay_2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[18] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N29
dffeas \my_alu|pc_delay_2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[16] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N49
dffeas \my_alu|pc_delay_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[14] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N41
dffeas \my_alu|pc_delay_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[13] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N10
dffeas \my_alu|pc_delay_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[12] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N2
dffeas \my_alu|pc_delay_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[11] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N22
dffeas \my_alu|pc_delay_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[10] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N58
dffeas \my_alu|pc_delay_1[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N50
dffeas \my_alu|pc_delay_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[9] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N11
dffeas \my_alu|pc_delay_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[8] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N18
cyclonev_lcell_comb \my_alu|Add3~33 (
// Equation(s):
// \my_alu|Add3~33_sumout  = SUM(( \my_alu|pc_delay_2 [8] ) + ( GND ) + ( \my_alu|Add3~38  ))
// \my_alu|Add3~34  = CARRY(( \my_alu|pc_delay_2 [8] ) + ( GND ) + ( \my_alu|Add3~38  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~33_sumout ),
	.cout(\my_alu|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~33 .extended_lut = "off";
defparam \my_alu|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \my_alu|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N21
cyclonev_lcell_comb \my_alu|Add3~29 (
// Equation(s):
// \my_alu|Add3~29_sumout  = SUM(( \my_alu|pc_delay_2 [9] ) + ( GND ) + ( \my_alu|Add3~34  ))
// \my_alu|Add3~30  = CARRY(( \my_alu|pc_delay_2 [9] ) + ( GND ) + ( \my_alu|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_2 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~29_sumout ),
	.cout(\my_alu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~29 .extended_lut = "off";
defparam \my_alu|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_alu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N24
cyclonev_lcell_comb \my_alu|Add3~25 (
// Equation(s):
// \my_alu|Add3~25_sumout  = SUM(( \my_alu|pc_delay_2 [10] ) + ( GND ) + ( \my_alu|Add3~30  ))
// \my_alu|Add3~26  = CARRY(( \my_alu|pc_delay_2 [10] ) + ( GND ) + ( \my_alu|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_2 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~25_sumout ),
	.cout(\my_alu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~25 .extended_lut = "off";
defparam \my_alu|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_alu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N27
cyclonev_lcell_comb \my_alu|Add3~21 (
// Equation(s):
// \my_alu|Add3~21_sumout  = SUM(( \my_alu|pc_delay_2 [11] ) + ( GND ) + ( \my_alu|Add3~26  ))
// \my_alu|Add3~22  = CARRY(( \my_alu|pc_delay_2 [11] ) + ( GND ) + ( \my_alu|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~21_sumout ),
	.cout(\my_alu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~21 .extended_lut = "off";
defparam \my_alu|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N30
cyclonev_lcell_comb \my_alu|Add3~17 (
// Equation(s):
// \my_alu|Add3~17_sumout  = SUM(( \my_alu|pc_delay_2 [12] ) + ( GND ) + ( \my_alu|Add3~22  ))
// \my_alu|Add3~18  = CARRY(( \my_alu|pc_delay_2 [12] ) + ( GND ) + ( \my_alu|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~17_sumout ),
	.cout(\my_alu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~17 .extended_lut = "off";
defparam \my_alu|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N33
cyclonev_lcell_comb \my_alu|Add3~13 (
// Equation(s):
// \my_alu|Add3~13_sumout  = SUM(( \my_alu|pc_delay_2 [13] ) + ( GND ) + ( \my_alu|Add3~18  ))
// \my_alu|Add3~14  = CARRY(( \my_alu|pc_delay_2 [13] ) + ( GND ) + ( \my_alu|Add3~18  ))

	.dataa(!\my_alu|pc_delay_2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~13_sumout ),
	.cout(\my_alu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~13 .extended_lut = "off";
defparam \my_alu|Add3~13 .lut_mask = 64'h0000FFFF00005555;
defparam \my_alu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N36
cyclonev_lcell_comb \my_alu|Add3~9 (
// Equation(s):
// \my_alu|Add3~9_sumout  = SUM(( \my_alu|pc_delay_2 [14] ) + ( GND ) + ( \my_alu|Add3~14  ))
// \my_alu|Add3~10  = CARRY(( \my_alu|pc_delay_2 [14] ) + ( GND ) + ( \my_alu|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~9_sumout ),
	.cout(\my_alu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~9 .extended_lut = "off";
defparam \my_alu|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N39
cyclonev_lcell_comb \my_alu|Add3~5 (
// Equation(s):
// \my_alu|Add3~5_sumout  = SUM(( \my_alu|pc_delay_2 [15] ) + ( GND ) + ( \my_alu|Add3~10  ))
// \my_alu|Add3~6  = CARRY(( \my_alu|pc_delay_2 [15] ) + ( GND ) + ( \my_alu|Add3~10  ))

	.dataa(!\my_alu|pc_delay_2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~5_sumout ),
	.cout(\my_alu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~5 .extended_lut = "off";
defparam \my_alu|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \my_alu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N42
cyclonev_lcell_comb \my_alu|Add3~1 (
// Equation(s):
// \my_alu|Add3~1_sumout  = SUM(( \my_alu|pc_delay_2 [16] ) + ( GND ) + ( \my_alu|Add3~6  ))
// \my_alu|Add3~2  = CARRY(( \my_alu|pc_delay_2 [16] ) + ( GND ) + ( \my_alu|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~1_sumout ),
	.cout(\my_alu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~1 .extended_lut = "off";
defparam \my_alu|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N45
cyclonev_lcell_comb \my_alu|Add3~53 (
// Equation(s):
// \my_alu|Add3~53_sumout  = SUM(( \my_alu|pc_delay_2 [17] ) + ( GND ) + ( \my_alu|Add3~2  ))
// \my_alu|Add3~54  = CARRY(( \my_alu|pc_delay_2 [17] ) + ( GND ) + ( \my_alu|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~53_sumout ),
	.cout(\my_alu|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~53 .extended_lut = "off";
defparam \my_alu|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N48
cyclonev_lcell_comb \my_alu|Add3~77 (
// Equation(s):
// \my_alu|Add3~77_sumout  = SUM(( \my_alu|pc_delay_2 [18] ) + ( GND ) + ( \my_alu|Add3~54  ))
// \my_alu|Add3~78  = CARRY(( \my_alu|pc_delay_2 [18] ) + ( GND ) + ( \my_alu|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~77_sumout ),
	.cout(\my_alu|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~77 .extended_lut = "off";
defparam \my_alu|Add3~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N51
cyclonev_lcell_comb \my_alu|Add3~73 (
// Equation(s):
// \my_alu|Add3~73_sumout  = SUM(( \my_alu|pc_delay_2 [19] ) + ( GND ) + ( \my_alu|Add3~78  ))
// \my_alu|Add3~74  = CARRY(( \my_alu|pc_delay_2 [19] ) + ( GND ) + ( \my_alu|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~73_sumout ),
	.cout(\my_alu|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~73 .extended_lut = "off";
defparam \my_alu|Add3~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N54
cyclonev_lcell_comb \my_alu|Add3~69 (
// Equation(s):
// \my_alu|Add3~69_sumout  = SUM(( \my_alu|pc_delay_2 [20] ) + ( GND ) + ( \my_alu|Add3~74  ))
// \my_alu|Add3~70  = CARRY(( \my_alu|pc_delay_2 [20] ) + ( GND ) + ( \my_alu|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~69_sumout ),
	.cout(\my_alu|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~69 .extended_lut = "off";
defparam \my_alu|Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N57
cyclonev_lcell_comb \my_alu|Add3~65 (
// Equation(s):
// \my_alu|Add3~65_sumout  = SUM(( \my_alu|pc_delay_2 [21] ) + ( GND ) + ( \my_alu|Add3~70  ))
// \my_alu|Add3~66  = CARRY(( \my_alu|pc_delay_2 [21] ) + ( GND ) + ( \my_alu|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~65_sumout ),
	.cout(\my_alu|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~65 .extended_lut = "off";
defparam \my_alu|Add3~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N30
cyclonev_lcell_comb \my_alu|Add3~61 (
// Equation(s):
// \my_alu|Add3~61_sumout  = SUM(( \my_alu|pc_delay_2 [22] ) + ( GND ) + ( \my_alu|Add3~66  ))
// \my_alu|Add3~62  = CARRY(( \my_alu|pc_delay_2 [22] ) + ( GND ) + ( \my_alu|Add3~66  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_2 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~61_sumout ),
	.cout(\my_alu|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~61 .extended_lut = "off";
defparam \my_alu|Add3~61 .lut_mask = 64'h0000FFFF00003333;
defparam \my_alu|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N33
cyclonev_lcell_comb \my_alu|Add3~81 (
// Equation(s):
// \my_alu|Add3~81_sumout  = SUM(( \my_alu|pc_delay_2 [23] ) + ( GND ) + ( \my_alu|Add3~62  ))
// \my_alu|Add3~82  = CARRY(( \my_alu|pc_delay_2 [23] ) + ( GND ) + ( \my_alu|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~81_sumout ),
	.cout(\my_alu|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~81 .extended_lut = "off";
defparam \my_alu|Add3~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N36
cyclonev_lcell_comb \my_alu|Add3~85 (
// Equation(s):
// \my_alu|Add3~85_sumout  = SUM(( \my_alu|pc_delay_2 [24] ) + ( GND ) + ( \my_alu|Add3~82  ))
// \my_alu|Add3~86  = CARRY(( \my_alu|pc_delay_2 [24] ) + ( GND ) + ( \my_alu|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~85_sumout ),
	.cout(\my_alu|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~85 .extended_lut = "off";
defparam \my_alu|Add3~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N39
cyclonev_lcell_comb \my_alu|Add3~89 (
// Equation(s):
// \my_alu|Add3~89_sumout  = SUM(( \my_alu|pc_delay_2 [25] ) + ( GND ) + ( \my_alu|Add3~86  ))
// \my_alu|Add3~90  = CARRY(( \my_alu|pc_delay_2 [25] ) + ( GND ) + ( \my_alu|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~89_sumout ),
	.cout(\my_alu|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~89 .extended_lut = "off";
defparam \my_alu|Add3~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N42
cyclonev_lcell_comb \my_alu|Add3~97 (
// Equation(s):
// \my_alu|Add3~97_sumout  = SUM(( \my_alu|pc_delay_2 [26] ) + ( GND ) + ( \my_alu|Add3~90  ))
// \my_alu|Add3~98  = CARRY(( \my_alu|pc_delay_2 [26] ) + ( GND ) + ( \my_alu|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_2 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~97_sumout ),
	.cout(\my_alu|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~97 .extended_lut = "off";
defparam \my_alu|Add3~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_alu|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N45
cyclonev_lcell_comb \my_alu|Add3~93 (
// Equation(s):
// \my_alu|Add3~93_sumout  = SUM(( \my_alu|pc_delay_2 [27] ) + ( GND ) + ( \my_alu|Add3~98  ))
// \my_alu|Add3~94  = CARRY(( \my_alu|pc_delay_2 [27] ) + ( GND ) + ( \my_alu|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~93_sumout ),
	.cout(\my_alu|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~93 .extended_lut = "off";
defparam \my_alu|Add3~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_alu|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N48
cyclonev_lcell_comb \my_alu|Add3~57 (
// Equation(s):
// \my_alu|Add3~57_sumout  = SUM(( \my_alu|pc_delay_2 [28] ) + ( GND ) + ( \my_alu|Add3~94  ))
// \my_alu|Add3~58  = CARRY(( \my_alu|pc_delay_2 [28] ) + ( GND ) + ( \my_alu|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~57_sumout ),
	.cout(\my_alu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~57 .extended_lut = "off";
defparam \my_alu|Add3~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N51
cyclonev_lcell_comb \my_alu|Add3~105 (
// Equation(s):
// \my_alu|Add3~105_sumout  = SUM(( \my_alu|pc_delay_2 [29] ) + ( GND ) + ( \my_alu|Add3~58  ))
// \my_alu|Add3~106  = CARRY(( \my_alu|pc_delay_2 [29] ) + ( GND ) + ( \my_alu|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|pc_delay_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~105_sumout ),
	.cout(\my_alu|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~105 .extended_lut = "off";
defparam \my_alu|Add3~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_alu|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N54
cyclonev_lcell_comb \my_alu|Add3~101 (
// Equation(s):
// \my_alu|Add3~101_sumout  = SUM(( \my_alu|pc_delay_2 [30] ) + ( GND ) + ( \my_alu|Add3~106  ))
// \my_alu|Add3~102  = CARRY(( \my_alu|pc_delay_2 [30] ) + ( GND ) + ( \my_alu|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~101_sumout ),
	.cout(\my_alu|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~101 .extended_lut = "off";
defparam \my_alu|Add3~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_alu|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N57
cyclonev_lcell_comb \my_alu|Add3~109 (
// Equation(s):
// \my_alu|Add3~109_sumout  = SUM(( \my_alu|pc_delay_2 [31] ) + ( GND ) + ( \my_alu|Add3~102  ))

	.dataa(!\my_alu|pc_delay_2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add3~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add3~109 .extended_lut = "off";
defparam \my_alu|Add3~109 .lut_mask = 64'h0000FFFF00005555;
defparam \my_alu|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N20
dffeas \my_alu|imm_U_J_delay[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[18]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[18] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N42
cyclonev_lcell_comb \my_alu|Mux1~0 (
// Equation(s):
// \my_alu|Mux1~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a30  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & 
// (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [18])))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a30  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & (\my_alu|imm_en_delay[0]~DUPLICATE_q ))) # 
// (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [18])))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [18]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux1~0 .extended_lut = "off";
defparam \my_alu|Mux1~0 .lut_mask = 64'h04340434C4F4C4F4;
defparam \my_alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N27
cyclonev_lcell_comb \my_alu|Mux3~0 (
// Equation(s):
// \my_alu|Mux3~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay 
// [16] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & ((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] 
// & (((\my_alu|imm_U_J_delay [16] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [16]),
	.datad(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux3~0 .extended_lut = "off";
defparam \my_alu|Mux3~0 .lut_mask = 64'h03440344CF44CF44;
defparam \my_alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N23
dffeas \my_alu|imm_delay[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[11] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N33
cyclonev_lcell_comb \my_alu|Mux4~0 (
// Equation(s):
// \my_alu|Mux4~0_combout  = ( \my_alu|imm_U_J_delay [15] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( (!\my_alu|imm_en_delay [0]) # ((\my_alu|imm_delay [11] & !\my_alu|imm_en_delay [1])) ) ) ) # ( !\my_alu|imm_U_J_delay [15] & ( 
// \reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay [11]))) ) ) ) # ( \my_alu|imm_U_J_delay [15] & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( 
// (!\my_alu|imm_en_delay [0] & ((\my_alu|imm_en_delay [1]))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay [11] & !\my_alu|imm_en_delay [1])) ) ) ) # ( !\my_alu|imm_U_J_delay [15] & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( 
// (\my_alu|imm_delay [11] & (\my_alu|imm_en_delay [0] & !\my_alu|imm_en_delay [1])) ) ) )

	.dataa(!\my_alu|imm_delay [11]),
	.datab(gnd),
	.datac(!\my_alu|imm_en_delay [0]),
	.datad(!\my_alu|imm_en_delay [1]),
	.datae(!\my_alu|imm_U_J_delay [15]),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux4~0 .extended_lut = "off";
defparam \my_alu|Mux4~0 .lut_mask = 64'h050005F0F500F5F0;
defparam \my_alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N45
cyclonev_lcell_comb \my_alu|imm_U_J_delay[14]~feeder (
// Equation(s):
// \my_alu|imm_U_J_delay[14]~feeder_combout  = ( \control|imm_U_J[14]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|imm_U_J[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|imm_U_J_delay[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[14]~feeder .extended_lut = "off";
defparam \my_alu|imm_U_J_delay[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|imm_U_J_delay[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N46
dffeas \my_alu|imm_U_J_delay[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|imm_U_J_delay[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[14] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N36
cyclonev_lcell_comb \my_alu|Mux5~0 (
// Equation(s):
// \my_alu|Mux5~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [1]) # ((\my_alu|imm_U_J_delay [14])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay [1] & ((\my_alu|imm_U_J_delay [14])))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [14]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux5~0 .extended_lut = "off";
defparam \my_alu|Mux5~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N28
dffeas \my_alu|imm_U_J_delay[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[12]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[12] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N24
cyclonev_lcell_comb \my_alu|Mux7~0 (
// Equation(s):
// \my_alu|Mux7~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay 
// [12] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & ((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] 
// & (((\my_alu|imm_U_J_delay [12] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [12]),
	.datad(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux7~0 .extended_lut = "off";
defparam \my_alu|Mux7~0 .lut_mask = 64'h03440344CF44CF44;
defparam \my_alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N40
dffeas \my_alu|imm_U_J_delay[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[11]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[11] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N45
cyclonev_lcell_comb \my_alu|Mux8~0 (
// Equation(s):
// \my_alu|Mux8~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a23  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & 
// (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [11])))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a23  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & (\my_alu|imm_en_delay[0]~DUPLICATE_q ))) # 
// (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [11])))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [11]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux8~0 .extended_lut = "off";
defparam \my_alu|Mux8~0 .lut_mask = 64'h04340434C4F4C4F4;
defparam \my_alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N50
dffeas \my_alu|imm_U_J_delay[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[10]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[10] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N24
cyclonev_lcell_comb \my_alu|Mux9~0 (
// Equation(s):
// \my_alu|Mux9~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a22  & ( \my_alu|imm_en_delay [1] & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [10]) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a22  & ( 
// \my_alu|imm_en_delay [1] & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [10]) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a22  & ( !\my_alu|imm_en_delay [1] & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # 
// (\my_alu|imm_delay[11]~DUPLICATE_q ) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a22  & ( !\my_alu|imm_en_delay [1] & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_delay[11]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_U_J_delay [10]),
	.datac(gnd),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a22 ),
	.dataf(!\my_alu|imm_en_delay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux9~0 .extended_lut = "off";
defparam \my_alu|Mux9~0 .lut_mask = 64'h0055AAFF22222222;
defparam \my_alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N11
dffeas \my_alu|imm_U_J_delay[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[9]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[9] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N9
cyclonev_lcell_comb \my_alu|Mux10~0 (
// Equation(s):
// \my_alu|Mux10~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a21  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[1]~DUPLICATE_q ) # ((\my_alu|imm_U_J_delay [9])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a21  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_U_J_delay 
// [9])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [9]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux10~0 .extended_lut = "off";
defparam \my_alu|Mux10~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \my_alu|imm_U_J_delay[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[8] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N30
cyclonev_lcell_comb \my_alu|Mux11~0 (
// Equation(s):
// \my_alu|Mux11~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a20  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[1]~DUPLICATE_q ) # ((\my_alu|imm_U_J_delay [8])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a20  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_U_J_delay 
// [8])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [8]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux11~0 .extended_lut = "off";
defparam \my_alu|Mux11~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N52
dffeas \my_alu|imm_U_J_delay[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[6]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[6] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N51
cyclonev_lcell_comb \my_alu|Mux13~0 (
// Equation(s):
// \my_alu|Mux13~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a18  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[1]~DUPLICATE_q ) # ((\my_alu|imm_U_J_delay [6])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a18  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_U_J_delay 
// [6])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [6]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux13~0 .extended_lut = "off";
defparam \my_alu|Mux13~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N53
dffeas \my_alu|imm_U_J_delay[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[5] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N51
cyclonev_lcell_comb \my_alu|Mux14~0 (
// Equation(s):
// \my_alu|Mux14~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [0] & ((!\my_alu|imm_en_delay [1]) # ((\my_alu|imm_U_J_delay [5])))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_en_delay [1] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [0] & (\my_alu|imm_en_delay [1] & ((\my_alu|imm_U_J_delay [5])))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_en_delay [1] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [5]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux14~0 .extended_lut = "off";
defparam \my_alu|Mux14~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N38
dffeas \my_alu|imm_U_J_delay[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|imm_U_J[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[4] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \my_alu|Mux15~0 (
// Equation(s):
// \my_alu|Mux15~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a16  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay [0])) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay [4] & 
// !\my_alu|imm_en_delay [0])))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a16  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & ((\my_alu|imm_en_delay [0])))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay [4] 
// & !\my_alu|imm_en_delay [0])))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [4]),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux15~0 .extended_lut = "off";
defparam \my_alu|Mux15~0 .lut_mask = 64'h03440344CF44CF44;
defparam \my_alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N5
dffeas \my_alu|imm_U_J_delay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[3] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \my_alu|Mux16~0 (
// Equation(s):
// \my_alu|Mux16~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a15  & ( (!\my_alu|imm_en_delay [0] & ((!\my_alu|imm_en_delay [1]) # ((\my_alu|imm_U_J_delay [3])))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_en_delay [1] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a15  & ( (!\my_alu|imm_en_delay [0] & (\my_alu|imm_en_delay [1] & ((\my_alu|imm_U_J_delay [3])))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_en_delay [1] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [3]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux16~0 .extended_lut = "off";
defparam \my_alu|Mux16~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N53
dffeas \my_alu|imm_U_J_delay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|imm_U_J[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_U_J_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_U_J_delay[2] .is_wysiwyg = "true";
defparam \my_alu|imm_U_J_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N51
cyclonev_lcell_comb \my_alu|Mux17~0 (
// Equation(s):
// \my_alu|Mux17~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & (((!\my_alu|imm_en_delay [1]) # (\my_alu|imm_U_J_delay [2])))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay [11] & 
// (!\my_alu|imm_en_delay [1]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & (((\my_alu|imm_en_delay [1] & \my_alu|imm_U_J_delay [2])))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay [11] & 
// (!\my_alu|imm_en_delay [1]))) ) )

	.dataa(!\my_alu|imm_delay [11]),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_en_delay [1]),
	.datad(!\my_alu|imm_U_J_delay [2]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux17~0 .extended_lut = "off";
defparam \my_alu|Mux17~0 .lut_mask = 64'h101C101CD0DCD0DC;
defparam \my_alu|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N29
dffeas \my_alu|pc_delay_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[6] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N45
cyclonev_lcell_comb \my_alu|Add4~45 (
// Equation(s):
// \my_alu|Add4~45_sumout  = SUM(( \my_alu|pc_delay_2 [5] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [5]))))) ) + ( 
// \my_alu|Add4~50  ))
// \my_alu|Add4~46  = CARRY(( \my_alu|pc_delay_2 [5] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [5]))))) ) + ( 
// \my_alu|Add4~50  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\my_alu|pc_delay_2 [5]),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [5]),
	.datag(gnd),
	.cin(\my_alu|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~45_sumout ),
	.cout(\my_alu|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~45 .extended_lut = "off";
defparam \my_alu|Add4~45 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N48
cyclonev_lcell_comb \my_alu|Add4~41 (
// Equation(s):
// \my_alu|Add4~41_sumout  = SUM(( \my_alu|pc_delay_2 [6] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [6]))))) ) + ( 
// \my_alu|Add4~46  ))
// \my_alu|Add4~42  = CARRY(( \my_alu|pc_delay_2 [6] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [6]))))) ) + ( 
// \my_alu|Add4~46  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!\my_alu|pc_delay_2 [6]),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [6]),
	.datag(gnd),
	.cin(\my_alu|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~41_sumout ),
	.cout(\my_alu|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~41 .extended_lut = "off";
defparam \my_alu|Add4~41 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N51
cyclonev_lcell_comb \my_alu|Add4~37 (
// Equation(s):
// \my_alu|Add4~37_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [7]))))) ) + ( \my_alu|pc_delay_2 [7] ) + ( 
// \my_alu|Add4~42  ))
// \my_alu|Add4~38  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [7]))))) ) + ( \my_alu|pc_delay_2 [7] ) + ( 
// \my_alu|Add4~42  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|imm_delay [7]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [7]),
	.datag(gnd),
	.cin(\my_alu|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~37_sumout ),
	.cout(\my_alu|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~37 .extended_lut = "off";
defparam \my_alu|Add4~37 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \my_alu|Add4~33 (
// Equation(s):
// \my_alu|Add4~33_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [8]))))) ) + ( \my_alu|pc_delay_2 [8] ) + ( 
// \my_alu|Add4~38  ))
// \my_alu|Add4~34  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [8]))))) ) + ( \my_alu|pc_delay_2 [8] ) + ( 
// \my_alu|Add4~38  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\my_alu|imm_delay [8]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [8]),
	.datag(gnd),
	.cin(\my_alu|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~33_sumout ),
	.cout(\my_alu|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~33 .extended_lut = "off";
defparam \my_alu|Add4~33 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N57
cyclonev_lcell_comb \my_alu|Add4~29 (
// Equation(s):
// \my_alu|Add4~29_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [9]))))) ) + ( \my_alu|pc_delay_2 [9] ) + ( 
// \my_alu|Add4~34  ))
// \my_alu|Add4~30  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [9]))))) ) + ( \my_alu|pc_delay_2 [9] ) + ( 
// \my_alu|Add4~34  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\my_alu|imm_delay [9]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [9]),
	.datag(gnd),
	.cin(\my_alu|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~29_sumout ),
	.cout(\my_alu|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~29 .extended_lut = "off";
defparam \my_alu|Add4~29 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N30
cyclonev_lcell_comb \my_alu|Add4~25 (
// Equation(s):
// \my_alu|Add4~25_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [10]))))) ) + ( \my_alu|pc_delay_2 [10] ) + 
// ( \my_alu|Add4~30  ))
// \my_alu|Add4~26  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [10]))))) ) + ( \my_alu|pc_delay_2 [10] ) + ( 
// \my_alu|Add4~30  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\my_alu|imm_delay [10]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [10]),
	.datag(gnd),
	.cin(\my_alu|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~25_sumout ),
	.cout(\my_alu|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~25 .extended_lut = "off";
defparam \my_alu|Add4~25 .lut_mask = 64'h0000FF000000082A;
defparam \my_alu|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N33
cyclonev_lcell_comb \my_alu|Add4~21 (
// Equation(s):
// \my_alu|Add4~21_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay[11]~DUPLICATE_q )))) ) + ( 
// \my_alu|pc_delay_2 [11] ) + ( \my_alu|Add4~26  ))
// \my_alu|Add4~22  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay[11]~DUPLICATE_q )))) ) + ( \my_alu|pc_delay_2 
// [11] ) + ( \my_alu|Add4~26  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [11]),
	.datag(gnd),
	.cin(\my_alu|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~21_sumout ),
	.cout(\my_alu|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~21 .extended_lut = "off";
defparam \my_alu|Add4~21 .lut_mask = 64'h0000FF000000028A;
defparam \my_alu|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \my_alu|Add4~17 (
// Equation(s):
// \my_alu|Add4~17_sumout  = SUM(( \my_alu|Mux19~0_combout  ) + ( \my_alu|pc_delay_2 [12] ) + ( \my_alu|Add4~22  ))
// \my_alu|Add4~18  = CARRY(( \my_alu|Mux19~0_combout  ) + ( \my_alu|pc_delay_2 [12] ) + ( \my_alu|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [12]),
	.datad(!\my_alu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~17_sumout ),
	.cout(\my_alu|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~17 .extended_lut = "off";
defparam \my_alu|Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N39
cyclonev_lcell_comb \my_alu|Add4~13 (
// Equation(s):
// \my_alu|Add4~13_sumout  = SUM(( \my_alu|Mux18~0_combout  ) + ( \my_alu|pc_delay_2 [13] ) + ( \my_alu|Add4~18  ))
// \my_alu|Add4~14  = CARRY(( \my_alu|Mux18~0_combout  ) + ( \my_alu|pc_delay_2 [13] ) + ( \my_alu|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [13]),
	.datad(!\my_alu|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~13_sumout ),
	.cout(\my_alu|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~13 .extended_lut = "off";
defparam \my_alu|Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \my_alu|Add4~9 (
// Equation(s):
// \my_alu|Add4~9_sumout  = SUM(( \my_alu|Mux17~0_combout  ) + ( \my_alu|pc_delay_2 [14] ) + ( \my_alu|Add4~14  ))
// \my_alu|Add4~10  = CARRY(( \my_alu|Mux17~0_combout  ) + ( \my_alu|pc_delay_2 [14] ) + ( \my_alu|Add4~14  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_2 [14]),
	.datac(gnd),
	.datad(!\my_alu|Mux17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~9_sumout ),
	.cout(\my_alu|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~9 .extended_lut = "off";
defparam \my_alu|Add4~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_alu|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N45
cyclonev_lcell_comb \my_alu|Add4~5 (
// Equation(s):
// \my_alu|Add4~5_sumout  = SUM(( \my_alu|Mux16~0_combout  ) + ( \my_alu|pc_delay_2 [15] ) + ( \my_alu|Add4~10  ))
// \my_alu|Add4~6  = CARRY(( \my_alu|Mux16~0_combout  ) + ( \my_alu|pc_delay_2 [15] ) + ( \my_alu|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [15]),
	.datad(!\my_alu|Mux16~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~5_sumout ),
	.cout(\my_alu|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~5 .extended_lut = "off";
defparam \my_alu|Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N48
cyclonev_lcell_comb \my_alu|Add4~1 (
// Equation(s):
// \my_alu|Add4~1_sumout  = SUM(( \my_alu|Mux15~0_combout  ) + ( \my_alu|pc_delay_2 [16] ) + ( \my_alu|Add4~6  ))
// \my_alu|Add4~2  = CARRY(( \my_alu|Mux15~0_combout  ) + ( \my_alu|pc_delay_2 [16] ) + ( \my_alu|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [16]),
	.datad(!\my_alu|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~1_sumout ),
	.cout(\my_alu|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~1 .extended_lut = "off";
defparam \my_alu|Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N51
cyclonev_lcell_comb \my_alu|Add4~53 (
// Equation(s):
// \my_alu|Add4~53_sumout  = SUM(( \my_alu|Mux14~0_combout  ) + ( \my_alu|pc_delay_2 [17] ) + ( \my_alu|Add4~2  ))
// \my_alu|Add4~54  = CARRY(( \my_alu|Mux14~0_combout  ) + ( \my_alu|pc_delay_2 [17] ) + ( \my_alu|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [17]),
	.datad(!\my_alu|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~53_sumout ),
	.cout(\my_alu|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~53 .extended_lut = "off";
defparam \my_alu|Add4~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \my_alu|Add4~77 (
// Equation(s):
// \my_alu|Add4~77_sumout  = SUM(( \my_alu|Mux13~0_combout  ) + ( \my_alu|pc_delay_2 [18] ) + ( \my_alu|Add4~54  ))
// \my_alu|Add4~78  = CARRY(( \my_alu|Mux13~0_combout  ) + ( \my_alu|pc_delay_2 [18] ) + ( \my_alu|Add4~54  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_2 [18]),
	.datac(!\my_alu|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~77_sumout ),
	.cout(\my_alu|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~77 .extended_lut = "off";
defparam \my_alu|Add4~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \my_alu|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N57
cyclonev_lcell_comb \my_alu|Add4~73 (
// Equation(s):
// \my_alu|Add4~73_sumout  = SUM(( \my_alu|Mux12~0_combout  ) + ( \my_alu|pc_delay_2 [19] ) + ( \my_alu|Add4~78  ))
// \my_alu|Add4~74  = CARRY(( \my_alu|Mux12~0_combout  ) + ( \my_alu|pc_delay_2 [19] ) + ( \my_alu|Add4~78  ))

	.dataa(!\my_alu|pc_delay_2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~73_sumout ),
	.cout(\my_alu|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~73 .extended_lut = "off";
defparam \my_alu|Add4~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_alu|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N0
cyclonev_lcell_comb \my_alu|Add4~69 (
// Equation(s):
// \my_alu|Add4~69_sumout  = SUM(( \my_alu|pc_delay_2 [20] ) + ( \my_alu|Mux11~0_combout  ) + ( \my_alu|Add4~74  ))
// \my_alu|Add4~70  = CARRY(( \my_alu|pc_delay_2 [20] ) + ( \my_alu|Mux11~0_combout  ) + ( \my_alu|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux11~0_combout ),
	.datad(!\my_alu|pc_delay_2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~69_sumout ),
	.cout(\my_alu|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~69 .extended_lut = "off";
defparam \my_alu|Add4~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N3
cyclonev_lcell_comb \my_alu|Add4~65 (
// Equation(s):
// \my_alu|Add4~65_sumout  = SUM(( \my_alu|Mux10~0_combout  ) + ( \my_alu|pc_delay_2 [21] ) + ( \my_alu|Add4~70  ))
// \my_alu|Add4~66  = CARRY(( \my_alu|Mux10~0_combout  ) + ( \my_alu|pc_delay_2 [21] ) + ( \my_alu|Add4~70  ))

	.dataa(!\my_alu|pc_delay_2 [21]),
	.datab(gnd),
	.datac(!\my_alu|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~65_sumout ),
	.cout(\my_alu|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~65 .extended_lut = "off";
defparam \my_alu|Add4~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \my_alu|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \my_alu|Add4~61 (
// Equation(s):
// \my_alu|Add4~61_sumout  = SUM(( \my_alu|Mux9~0_combout  ) + ( \my_alu|pc_delay_2 [22] ) + ( \my_alu|Add4~66  ))
// \my_alu|Add4~62  = CARRY(( \my_alu|Mux9~0_combout  ) + ( \my_alu|pc_delay_2 [22] ) + ( \my_alu|Add4~66  ))

	.dataa(gnd),
	.datab(!\my_alu|pc_delay_2 [22]),
	.datac(!\my_alu|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~61_sumout ),
	.cout(\my_alu|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~61 .extended_lut = "off";
defparam \my_alu|Add4~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \my_alu|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N9
cyclonev_lcell_comb \my_alu|Add4~81 (
// Equation(s):
// \my_alu|Add4~81_sumout  = SUM(( \my_alu|Mux8~0_combout  ) + ( \my_alu|pc_delay_2 [23] ) + ( \my_alu|Add4~62  ))
// \my_alu|Add4~82  = CARRY(( \my_alu|Mux8~0_combout  ) + ( \my_alu|pc_delay_2 [23] ) + ( \my_alu|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [23]),
	.datad(!\my_alu|Mux8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~81_sumout ),
	.cout(\my_alu|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~81 .extended_lut = "off";
defparam \my_alu|Add4~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N12
cyclonev_lcell_comb \my_alu|Add4~85 (
// Equation(s):
// \my_alu|Add4~85_sumout  = SUM(( \my_alu|Mux7~0_combout  ) + ( \my_alu|pc_delay_2 [24] ) + ( \my_alu|Add4~82  ))
// \my_alu|Add4~86  = CARRY(( \my_alu|Mux7~0_combout  ) + ( \my_alu|pc_delay_2 [24] ) + ( \my_alu|Add4~82  ))

	.dataa(gnd),
	.datab(!\my_alu|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [24]),
	.datag(gnd),
	.cin(\my_alu|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~85_sumout ),
	.cout(\my_alu|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~85 .extended_lut = "off";
defparam \my_alu|Add4~85 .lut_mask = 64'h0000FF0000003333;
defparam \my_alu|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N15
cyclonev_lcell_comb \my_alu|Add4~89 (
// Equation(s):
// \my_alu|Add4~89_sumout  = SUM(( \my_alu|Mux6~0_combout  ) + ( \my_alu|pc_delay_2 [25] ) + ( \my_alu|Add4~86  ))
// \my_alu|Add4~90  = CARRY(( \my_alu|Mux6~0_combout  ) + ( \my_alu|pc_delay_2 [25] ) + ( \my_alu|Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [25]),
	.datag(gnd),
	.cin(\my_alu|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~89_sumout ),
	.cout(\my_alu|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~89 .extended_lut = "off";
defparam \my_alu|Add4~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \my_alu|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N18
cyclonev_lcell_comb \my_alu|Add4~97 (
// Equation(s):
// \my_alu|Add4~97_sumout  = SUM(( \my_alu|Mux5~0_combout  ) + ( \my_alu|pc_delay_2 [26] ) + ( \my_alu|Add4~90  ))
// \my_alu|Add4~98  = CARRY(( \my_alu|Mux5~0_combout  ) + ( \my_alu|pc_delay_2 [26] ) + ( \my_alu|Add4~90  ))

	.dataa(!\my_alu|pc_delay_2 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~97_sumout ),
	.cout(\my_alu|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~97 .extended_lut = "off";
defparam \my_alu|Add4~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_alu|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N21
cyclonev_lcell_comb \my_alu|Add4~93 (
// Equation(s):
// \my_alu|Add4~93_sumout  = SUM(( \my_alu|pc_delay_2 [27] ) + ( \my_alu|Mux4~0_combout  ) + ( \my_alu|Add4~98  ))
// \my_alu|Add4~94  = CARRY(( \my_alu|pc_delay_2 [27] ) + ( \my_alu|Mux4~0_combout  ) + ( \my_alu|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux4~0_combout ),
	.datad(!\my_alu|pc_delay_2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~93_sumout ),
	.cout(\my_alu|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~93 .extended_lut = "off";
defparam \my_alu|Add4~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N24
cyclonev_lcell_comb \my_alu|Add4~57 (
// Equation(s):
// \my_alu|Add4~57_sumout  = SUM(( \my_alu|Mux3~0_combout  ) + ( \my_alu|pc_delay_2 [28] ) + ( \my_alu|Add4~94  ))
// \my_alu|Add4~58  = CARRY(( \my_alu|Mux3~0_combout  ) + ( \my_alu|pc_delay_2 [28] ) + ( \my_alu|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [28]),
	.datad(!\my_alu|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~57_sumout ),
	.cout(\my_alu|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~57 .extended_lut = "off";
defparam \my_alu|Add4~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N27
cyclonev_lcell_comb \my_alu|Add4~105 (
// Equation(s):
// \my_alu|Add4~105_sumout  = SUM(( \my_alu|pc_delay_2 [29] ) + ( \my_alu|Mux2~0_combout  ) + ( \my_alu|Add4~58  ))
// \my_alu|Add4~106  = CARRY(( \my_alu|pc_delay_2 [29] ) + ( \my_alu|Mux2~0_combout  ) + ( \my_alu|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux2~0_combout ),
	.datad(!\my_alu|pc_delay_2 [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~105_sumout ),
	.cout(\my_alu|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~105 .extended_lut = "off";
defparam \my_alu|Add4~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N30
cyclonev_lcell_comb \my_alu|Add4~101 (
// Equation(s):
// \my_alu|Add4~101_sumout  = SUM(( \my_alu|Mux1~0_combout  ) + ( \my_alu|pc_delay_2 [30] ) + ( \my_alu|Add4~106  ))
// \my_alu|Add4~102  = CARRY(( \my_alu|Mux1~0_combout  ) + ( \my_alu|pc_delay_2 [30] ) + ( \my_alu|Add4~106  ))

	.dataa(!\my_alu|pc_delay_2 [30]),
	.datab(gnd),
	.datac(!\my_alu|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~101_sumout ),
	.cout(\my_alu|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~101 .extended_lut = "off";
defparam \my_alu|Add4~101 .lut_mask = 64'h0000AAAA00000F0F;
defparam \my_alu|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N33
cyclonev_lcell_comb \my_alu|Add4~109 (
// Equation(s):
// \my_alu|Add4~109_sumout  = SUM(( \my_alu|Mux0~0_combout  ) + ( \my_alu|pc_delay_2 [31] ) + ( \my_alu|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|pc_delay_2 [31]),
	.datad(!\my_alu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~109 .extended_lut = "off";
defparam \my_alu|Add4~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \my_alu|Mux33~2 (
// Equation(s):
// \my_alu|Mux33~2_combout  = ( \my_alu|Mux0~0_combout  & ( \my_alu|Add4~109_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Add3~109_sumout ))) # (\my_alu|control_delay [1] & 
// ((!\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux0~0_combout  & ( \my_alu|Add4~109_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Add3~109_sumout ) # (\my_alu|control_delay [1]))) ) ) ) # ( \my_alu|Mux0~0_combout  & ( 
// !\my_alu|Add4~109_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Add3~109_sumout ))) ) ) ) # ( !\my_alu|Mux0~0_combout  & ( !\my_alu|Add4~109_sumout  & ( (!\my_alu|control_delay [1] & (\my_alu|Add3~109_sumout 
//  & !\my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|Add3~109_sumout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_alu|Mux0~0_combout ),
	.dataf(!\my_alu|Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux33~2 .extended_lut = "off";
defparam \my_alu|Mux33~2 .lut_mask = 64'h20202A2A70707A7A;
defparam \my_alu|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N18
cyclonev_lcell_comb \my_alu|Add2~130 (
// Equation(s):
// \my_alu|Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~130 .extended_lut = "off";
defparam \my_alu|Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \my_alu|Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N21
cyclonev_lcell_comb \my_alu|Add2~121 (
// Equation(s):
// \my_alu|Add2~121_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|imm_en_delay [0] & 
// ((!\my_alu|imm_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~130_cout  ))
// \my_alu|Add2~122  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|imm_en_delay [0] & 
// ((!\my_alu|imm_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~130_cout  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\my_alu|Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~121_sumout ),
	.cout(\my_alu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~121 .extended_lut = "off";
defparam \my_alu|Add2~121 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N24
cyclonev_lcell_comb \my_alu|Add2~125 (
// Equation(s):
// \my_alu|Add2~125_sumout  = SUM(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [1])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( \my_alu|Add2~122  ))
// \my_alu|Add2~126  = CARRY(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [1])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( \my_alu|Add2~122  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\my_alu|imm_delay [1]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(\my_alu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~125_sumout ),
	.cout(\my_alu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~125 .extended_lut = "off";
defparam \my_alu|Add2~125 .lut_mask = 64'h0000FF000000F7D5;
defparam \my_alu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N27
cyclonev_lcell_comb \my_alu|Add2~117 (
// Equation(s):
// \my_alu|Add2~117_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [2])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~126  ))
// \my_alu|Add2~118  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [2])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~126  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [2]),
	.datag(gnd),
	.cin(\my_alu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~117_sumout ),
	.cout(\my_alu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~117 .extended_lut = "off";
defparam \my_alu|Add2~117 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N30
cyclonev_lcell_comb \my_alu|Add2~113 (
// Equation(s):
// \my_alu|Add2~113_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [3])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~118  ))
// \my_alu|Add2~114  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [3])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~118  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [3]),
	.datag(gnd),
	.cin(\my_alu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~113_sumout ),
	.cout(\my_alu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~113 .extended_lut = "off";
defparam \my_alu|Add2~113 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N33
cyclonev_lcell_comb \my_alu|Add2~49 (
// Equation(s):
// \my_alu|Add2~49_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [4])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~114  ))
// \my_alu|Add2~50  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [4])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~114  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [4]),
	.datag(gnd),
	.cin(\my_alu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~49_sumout ),
	.cout(\my_alu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~49 .extended_lut = "off";
defparam \my_alu|Add2~49 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N36
cyclonev_lcell_comb \my_alu|Add2~45 (
// Equation(s):
// \my_alu|Add2~45_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [5])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~50  ))
// \my_alu|Add2~46  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [5])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~50  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [5]),
	.datag(gnd),
	.cin(\my_alu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~45_sumout ),
	.cout(\my_alu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~45 .extended_lut = "off";
defparam \my_alu|Add2~45 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N39
cyclonev_lcell_comb \my_alu|Add2~41 (
// Equation(s):
// \my_alu|Add2~41_sumout  = SUM(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [6])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( \my_alu|Add2~46  ))
// \my_alu|Add2~42  = CARRY(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [6])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( \my_alu|Add2~46  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!\my_alu|imm_delay [6]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(\my_alu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~41_sumout ),
	.cout(\my_alu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~41 .extended_lut = "off";
defparam \my_alu|Add2~41 .lut_mask = 64'h0000FF000000F7D5;
defparam \my_alu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N42
cyclonev_lcell_comb \my_alu|Add2~37 (
// Equation(s):
// \my_alu|Add2~37_sumout  = SUM(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [7])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \my_alu|Add2~42  ))
// \my_alu|Add2~38  = CARRY(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [7])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \my_alu|Add2~42  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|imm_delay [7]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(\my_alu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~37_sumout ),
	.cout(\my_alu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~37 .extended_lut = "off";
defparam \my_alu|Add2~37 .lut_mask = 64'h0000FF000000F7D5;
defparam \my_alu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N45
cyclonev_lcell_comb \my_alu|Add2~33 (
// Equation(s):
// \my_alu|Add2~33_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [8])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~38  ))
// \my_alu|Add2~34  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [8])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~38  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [8]),
	.datag(gnd),
	.cin(\my_alu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~33_sumout ),
	.cout(\my_alu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~33 .extended_lut = "off";
defparam \my_alu|Add2~33 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N48
cyclonev_lcell_comb \my_alu|Add2~29 (
// Equation(s):
// \my_alu|Add2~29_sumout  = SUM(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [9])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( \my_alu|Add2~34  ))
// \my_alu|Add2~30  = CARRY(( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [9])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( \my_alu|Add2~34  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\my_alu|imm_delay [9]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(\my_alu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~29_sumout ),
	.cout(\my_alu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~29 .extended_lut = "off";
defparam \my_alu|Add2~29 .lut_mask = 64'h0000FF000000F7D5;
defparam \my_alu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N51
cyclonev_lcell_comb \my_alu|Add2~25 (
// Equation(s):
// \my_alu|Add2~25_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [10])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~30  ))
// \my_alu|Add2~26  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( ((!\my_alu|imm_en_delay [0] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((!\my_alu|imm_delay [10])))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~30  ))

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [10]),
	.datag(gnd),
	.cin(\my_alu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~25_sumout ),
	.cout(\my_alu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~25 .extended_lut = "off";
defparam \my_alu|Add2~25 .lut_mask = 64'h0000082A000000FF;
defparam \my_alu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N54
cyclonev_lcell_comb \my_alu|Add2~21 (
// Equation(s):
// \my_alu|Add2~21_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( ((!\my_alu|imm_en_delay [0] & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_delay [11]))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~26  ))
// \my_alu|Add2~22  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( ((!\my_alu|imm_en_delay [0] & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_delay [11]))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) + ( \my_alu|Add2~26  ))

	.dataa(!\my_alu|imm_delay [11]),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(\my_alu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~21_sumout ),
	.cout(\my_alu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~21 .extended_lut = "off";
defparam \my_alu|Add2~21 .lut_mask = 64'h000010D0000000FF;
defparam \my_alu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N57
cyclonev_lcell_comb \my_alu|Add2~17 (
// Equation(s):
// \my_alu|Add2~17_sumout  = SUM(( !\my_alu|Mux19~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|Add2~22  ))
// \my_alu|Add2~18  = CARRY(( !\my_alu|Mux19~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\my_alu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~17_sumout ),
	.cout(\my_alu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~17 .extended_lut = "off";
defparam \my_alu|Add2~17 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N0
cyclonev_lcell_comb \my_alu|Add2~13 (
// Equation(s):
// \my_alu|Add2~13_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( !\my_alu|Mux18~0_combout  ) + ( \my_alu|Add2~18  ))
// \my_alu|Add2~14  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( !\my_alu|Mux18~0_combout  ) + ( \my_alu|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux18~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~13_sumout ),
	.cout(\my_alu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~13 .extended_lut = "off";
defparam \my_alu|Add2~13 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N3
cyclonev_lcell_comb \my_alu|Add2~9 (
// Equation(s):
// \my_alu|Add2~9_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( !\my_alu|Mux17~0_combout  ) + ( \my_alu|Add2~14  ))
// \my_alu|Add2~10  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( !\my_alu|Mux17~0_combout  ) + ( \my_alu|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux17~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~9_sumout ),
	.cout(\my_alu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~9 .extended_lut = "off";
defparam \my_alu|Add2~9 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N6
cyclonev_lcell_comb \my_alu|Add2~5 (
// Equation(s):
// \my_alu|Add2~5_sumout  = SUM(( !\my_alu|Mux16~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|Add2~10  ))
// \my_alu|Add2~6  = CARRY(( !\my_alu|Mux16~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|Add2~10  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\my_alu|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~5_sumout ),
	.cout(\my_alu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~5 .extended_lut = "off";
defparam \my_alu|Add2~5 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \my_alu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N9
cyclonev_lcell_comb \my_alu|Add2~1 (
// Equation(s):
// \my_alu|Add2~1_sumout  = SUM(( !\my_alu|Mux15~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|Add2~6  ))
// \my_alu|Add2~2  = CARRY(( !\my_alu|Mux15~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!\my_alu|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~1_sumout ),
	.cout(\my_alu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~1 .extended_lut = "off";
defparam \my_alu|Add2~1 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N12
cyclonev_lcell_comb \my_alu|Add2~53 (
// Equation(s):
// \my_alu|Add2~53_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( !\my_alu|Mux14~0_combout  ) + ( \my_alu|Add2~2  ))
// \my_alu|Add2~54  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( !\my_alu|Mux14~0_combout  ) + ( \my_alu|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux14~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~53_sumout ),
	.cout(\my_alu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~53 .extended_lut = "off";
defparam \my_alu|Add2~53 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N15
cyclonev_lcell_comb \my_alu|Add2~77 (
// Equation(s):
// \my_alu|Add2~77_sumout  = SUM(( !\my_alu|Mux13~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|Add2~54  ))
// \my_alu|Add2~78  = CARRY(( !\my_alu|Mux13~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|Add2~54  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~77_sumout ),
	.cout(\my_alu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~77 .extended_lut = "off";
defparam \my_alu|Add2~77 .lut_mask = 64'h0000AAAA0000FF00;
defparam \my_alu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N18
cyclonev_lcell_comb \my_alu|Add2~73 (
// Equation(s):
// \my_alu|Add2~73_sumout  = SUM(( !\my_alu|Mux12~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|Add2~78  ))
// \my_alu|Add2~74  = CARRY(( !\my_alu|Mux12~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\my_alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~73_sumout ),
	.cout(\my_alu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~73 .extended_lut = "off";
defparam \my_alu|Add2~73 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N21
cyclonev_lcell_comb \my_alu|Add2~69 (
// Equation(s):
// \my_alu|Add2~69_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( !\my_alu|Mux11~0_combout  ) + ( \my_alu|Add2~74  ))
// \my_alu|Add2~70  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( !\my_alu|Mux11~0_combout  ) + ( \my_alu|Add2~74  ))

	.dataa(!\my_alu|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~69_sumout ),
	.cout(\my_alu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~69 .extended_lut = "off";
defparam \my_alu|Add2~69 .lut_mask = 64'h00005555000000FF;
defparam \my_alu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N24
cyclonev_lcell_comb \my_alu|Add2~65 (
// Equation(s):
// \my_alu|Add2~65_sumout  = SUM(( !\my_alu|Mux10~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|Add2~70  ))
// \my_alu|Add2~66  = CARRY(( !\my_alu|Mux10~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|Add2~70  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(!\my_alu|Mux10~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~65_sumout ),
	.cout(\my_alu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~65 .extended_lut = "off";
defparam \my_alu|Add2~65 .lut_mask = 64'h0000CCCC0000FF00;
defparam \my_alu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N27
cyclonev_lcell_comb \my_alu|Add2~61 (
// Equation(s):
// \my_alu|Add2~61_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( !\my_alu|Mux9~0_combout  ) + ( \my_alu|Add2~66  ))
// \my_alu|Add2~62  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( !\my_alu|Mux9~0_combout  ) + ( \my_alu|Add2~66  ))

	.dataa(!\my_alu|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~61_sumout ),
	.cout(\my_alu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~61 .extended_lut = "off";
defparam \my_alu|Add2~61 .lut_mask = 64'h00005555000000FF;
defparam \my_alu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N30
cyclonev_lcell_comb \my_alu|Add2~81 (
// Equation(s):
// \my_alu|Add2~81_sumout  = SUM(( !\my_alu|Mux8~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|Add2~62  ))
// \my_alu|Add2~82  = CARRY(( !\my_alu|Mux8~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\my_alu|Mux8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~81_sumout ),
	.cout(\my_alu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~81 .extended_lut = "off";
defparam \my_alu|Add2~81 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N33
cyclonev_lcell_comb \my_alu|Add2~85 (
// Equation(s):
// \my_alu|Add2~85_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( !\my_alu|Mux7~0_combout  ) + ( \my_alu|Add2~82  ))
// \my_alu|Add2~86  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( !\my_alu|Mux7~0_combout  ) + ( \my_alu|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux7~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~85_sumout ),
	.cout(\my_alu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~85 .extended_lut = "off";
defparam \my_alu|Add2~85 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N36
cyclonev_lcell_comb \my_alu|Add2~89 (
// Equation(s):
// \my_alu|Add2~89_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( !\my_alu|Mux6~0_combout  ) + ( \my_alu|Add2~86  ))
// \my_alu|Add2~90  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( !\my_alu|Mux6~0_combout  ) + ( \my_alu|Add2~86  ))

	.dataa(gnd),
	.datab(!\my_alu|Mux6~0_combout ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~89_sumout ),
	.cout(\my_alu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~89 .extended_lut = "off";
defparam \my_alu|Add2~89 .lut_mask = 64'h00003333000000FF;
defparam \my_alu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N39
cyclonev_lcell_comb \my_alu|Add2~97 (
// Equation(s):
// \my_alu|Add2~97_sumout  = SUM(( !\my_alu|Mux5~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \my_alu|Add2~90  ))
// \my_alu|Add2~98  = CARRY(( !\my_alu|Mux5~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \my_alu|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\my_alu|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~97_sumout ),
	.cout(\my_alu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~97 .extended_lut = "off";
defparam \my_alu|Add2~97 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N42
cyclonev_lcell_comb \my_alu|Add2~93 (
// Equation(s):
// \my_alu|Add2~93_sumout  = SUM(( !\my_alu|Mux4~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|Add2~98  ))
// \my_alu|Add2~94  = CARRY(( !\my_alu|Mux4~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|Add2~98  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(!\my_alu|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~93_sumout ),
	.cout(\my_alu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~93 .extended_lut = "off";
defparam \my_alu|Add2~93 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \my_alu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N45
cyclonev_lcell_comb \my_alu|Add2~57 (
// Equation(s):
// \my_alu|Add2~57_sumout  = SUM(( !\my_alu|Mux3~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|Add2~94  ))
// \my_alu|Add2~58  = CARRY(( !\my_alu|Mux3~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\my_alu|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~57_sumout ),
	.cout(\my_alu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~57 .extended_lut = "off";
defparam \my_alu|Add2~57 .lut_mask = 64'h0000F0F00000FF00;
defparam \my_alu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \my_alu|Add2~105 (
// Equation(s):
// \my_alu|Add2~105_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( !\my_alu|Mux2~0_combout  ) + ( \my_alu|Add2~58  ))
// \my_alu|Add2~106  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( !\my_alu|Mux2~0_combout  ) + ( \my_alu|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux2~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~105_sumout ),
	.cout(\my_alu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~105 .extended_lut = "off";
defparam \my_alu|Add2~105 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N51
cyclonev_lcell_comb \my_alu|Add2~101 (
// Equation(s):
// \my_alu|Add2~101_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( !\my_alu|Mux1~0_combout  ) + ( \my_alu|Add2~106  ))
// \my_alu|Add2~102  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( !\my_alu|Mux1~0_combout  ) + ( \my_alu|Add2~106  ))

	.dataa(!\my_alu|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~101_sumout ),
	.cout(\my_alu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~101 .extended_lut = "off";
defparam \my_alu|Add2~101 .lut_mask = 64'h00005555000000FF;
defparam \my_alu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N54
cyclonev_lcell_comb \my_alu|Add2~109 (
// Equation(s):
// \my_alu|Add2~109_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) + ( !\my_alu|Mux0~0_combout  ) + ( \my_alu|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux0~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add2~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add2~109 .extended_lut = "off";
defparam \my_alu|Add2~109 .lut_mask = 64'h00000F0F000000FF;
defparam \my_alu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N30
cyclonev_lcell_comb \my_alu|Add1~121 (
// Equation(s):
// \my_alu|Add1~121_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [0]))))) ) + ( !VCC ))
// \my_alu|Add1~122  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [0]))))) ) + ( !VCC ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~121_sumout ),
	.cout(\my_alu|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~121 .extended_lut = "off";
defparam \my_alu|Add1~121 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N33
cyclonev_lcell_comb \my_alu|Add1~125 (
// Equation(s):
// \my_alu|Add1~125_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [1]))))) ) + ( \my_alu|Add1~122  ))
// \my_alu|Add1~126  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [1]))))) ) + ( \my_alu|Add1~122  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [1]),
	.datag(gnd),
	.cin(\my_alu|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~125_sumout ),
	.cout(\my_alu|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~125 .extended_lut = "off";
defparam \my_alu|Add1~125 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N36
cyclonev_lcell_comb \my_alu|Add1~117 (
// Equation(s):
// \my_alu|Add1~117_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [2]))))) ) + ( \my_alu|Add1~126  ))
// \my_alu|Add1~118  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [2]))))) ) + ( \my_alu|Add1~126  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [2]),
	.datag(gnd),
	.cin(\my_alu|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~117_sumout ),
	.cout(\my_alu|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~117 .extended_lut = "off";
defparam \my_alu|Add1~117 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N39
cyclonev_lcell_comb \my_alu|Add1~113 (
// Equation(s):
// \my_alu|Add1~113_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [3]))))) ) + ( \my_alu|Add1~118  ))
// \my_alu|Add1~114  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [3]))))) ) + ( \my_alu|Add1~118  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [3]),
	.datag(gnd),
	.cin(\my_alu|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~113_sumout ),
	.cout(\my_alu|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~113 .extended_lut = "off";
defparam \my_alu|Add1~113 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N42
cyclonev_lcell_comb \my_alu|Add1~49 (
// Equation(s):
// \my_alu|Add1~49_sumout  = SUM(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [4]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( \my_alu|Add1~114  ))
// \my_alu|Add1~50  = CARRY(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [4]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) + ( \my_alu|Add1~114  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\my_alu|imm_delay [4]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(\my_alu|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~49_sumout ),
	.cout(\my_alu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~49 .extended_lut = "off";
defparam \my_alu|Add1~49 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N45
cyclonev_lcell_comb \my_alu|Add1~45 (
// Equation(s):
// \my_alu|Add1~45_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [5]))))) ) + ( \my_alu|Add1~50  ))
// \my_alu|Add1~46  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a5 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [5]))))) ) + ( \my_alu|Add1~50  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [5]),
	.datag(gnd),
	.cin(\my_alu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~45_sumout ),
	.cout(\my_alu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~45 .extended_lut = "off";
defparam \my_alu|Add1~45 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \my_alu|Add1~41 (
// Equation(s):
// \my_alu|Add1~41_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [6]))))) ) + ( \my_alu|Add1~46  ))
// \my_alu|Add1~42  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a6 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [6]))))) ) + ( \my_alu|Add1~46  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [6]),
	.datag(gnd),
	.cin(\my_alu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~41_sumout ),
	.cout(\my_alu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~41 .extended_lut = "off";
defparam \my_alu|Add1~41 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N51
cyclonev_lcell_comb \my_alu|Add1~37 (
// Equation(s):
// \my_alu|Add1~37_sumout  = SUM(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [7]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \my_alu|Add1~42  ))
// \my_alu|Add1~38  = CARRY(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [7]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) + ( \my_alu|Add1~42  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|imm_delay [7]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(\my_alu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~37_sumout ),
	.cout(\my_alu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~37 .extended_lut = "off";
defparam \my_alu|Add1~37 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \my_alu|Add1~33 (
// Equation(s):
// \my_alu|Add1~33_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [8]))))) ) + ( \my_alu|Add1~38  ))
// \my_alu|Add1~34  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a8 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [8]))))) ) + ( \my_alu|Add1~38  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [8]),
	.datag(gnd),
	.cin(\my_alu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~33_sumout ),
	.cout(\my_alu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~33 .extended_lut = "off";
defparam \my_alu|Add1~33 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N57
cyclonev_lcell_comb \my_alu|Add1~29 (
// Equation(s):
// \my_alu|Add1~29_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [9]))))) ) + ( \my_alu|Add1~34  ))
// \my_alu|Add1~30  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a9 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  
// & ((\my_alu|imm_delay [9]))))) ) + ( \my_alu|Add1~34  ))

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [9]),
	.datag(gnd),
	.cin(\my_alu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~29_sumout ),
	.cout(\my_alu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~29 .extended_lut = "off";
defparam \my_alu|Add1~29 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \my_alu|Add1~25 (
// Equation(s):
// \my_alu|Add1~25_sumout  = SUM(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [10]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( \my_alu|Add1~30  ))
// \my_alu|Add1~26  = CARRY(( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a10 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [10]))))) ) + ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) + ( \my_alu|Add1~30  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\my_alu|imm_delay [10]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(\my_alu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~25_sumout ),
	.cout(\my_alu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~25 .extended_lut = "off";
defparam \my_alu|Add1~25 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N33
cyclonev_lcell_comb \my_alu|Add1~21 (
// Equation(s):
// \my_alu|Add1~21_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q )))) ) + ( \my_alu|Add1~26  ))
// \my_alu|Add1~22  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) + ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & 
// (\my_alu|imm_delay[11]~DUPLICATE_q )))) ) + ( \my_alu|Add1~26  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(\my_alu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~21_sumout ),
	.cout(\my_alu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~21 .extended_lut = "off";
defparam \my_alu|Add1~21 .lut_mask = 64'h0000FB73000000FF;
defparam \my_alu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \my_alu|Add1~17 (
// Equation(s):
// \my_alu|Add1~17_sumout  = SUM(( \my_alu|Mux19~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|Add1~22  ))
// \my_alu|Add1~18  = CARRY(( \my_alu|Mux19~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) + ( \my_alu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\my_alu|Mux19~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~17_sumout ),
	.cout(\my_alu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~17 .extended_lut = "off";
defparam \my_alu|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \my_alu|Add1~13 (
// Equation(s):
// \my_alu|Add1~13_sumout  = SUM(( \my_alu|Mux18~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( \my_alu|Add1~18  ))
// \my_alu|Add1~14  = CARRY(( \my_alu|Mux18~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) + ( \my_alu|Add1~18  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~13_sumout ),
	.cout(\my_alu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~13 .extended_lut = "off";
defparam \my_alu|Add1~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_alu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \my_alu|Add1~9 (
// Equation(s):
// \my_alu|Add1~9_sumout  = SUM(( \my_alu|Mux17~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( \my_alu|Add1~14  ))
// \my_alu|Add1~10  = CARRY(( \my_alu|Mux17~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) + ( \my_alu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\my_alu|Mux17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~9_sumout ),
	.cout(\my_alu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~9 .extended_lut = "off";
defparam \my_alu|Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \my_alu|Add1~5 (
// Equation(s):
// \my_alu|Add1~5_sumout  = SUM(( \my_alu|Mux16~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|Add1~10  ))
// \my_alu|Add1~6  = CARRY(( \my_alu|Mux16~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) + ( \my_alu|Add1~10  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(!\my_alu|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~5_sumout ),
	.cout(\my_alu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~5 .extended_lut = "off";
defparam \my_alu|Add1~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \my_alu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \my_alu|Add1~1 (
// Equation(s):
// \my_alu|Add1~1_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|Mux15~0_combout  ) + ( \my_alu|Add1~6  ))
// \my_alu|Add1~2  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) + ( \my_alu|Mux15~0_combout  ) + ( \my_alu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux15~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~1_sumout ),
	.cout(\my_alu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~1 .extended_lut = "off";
defparam \my_alu|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \my_alu|Add1~53 (
// Equation(s):
// \my_alu|Add1~53_sumout  = SUM(( \my_alu|Mux14~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( \my_alu|Add1~2  ))
// \my_alu|Add1~54  = CARRY(( \my_alu|Mux14~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) + ( \my_alu|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\my_alu|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~53_sumout ),
	.cout(\my_alu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~53 .extended_lut = "off";
defparam \my_alu|Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \my_alu|Add1~77 (
// Equation(s):
// \my_alu|Add1~77_sumout  = SUM(( \my_alu|Mux13~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|Add1~54  ))
// \my_alu|Add1~78  = CARRY(( \my_alu|Mux13~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) + ( \my_alu|Add1~54  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(!\my_alu|Mux13~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~77_sumout ),
	.cout(\my_alu|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~77 .extended_lut = "off";
defparam \my_alu|Add1~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_alu|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \my_alu|Add1~73 (
// Equation(s):
// \my_alu|Add1~73_sumout  = SUM(( \my_alu|Mux12~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|Add1~78  ))
// \my_alu|Add1~74  = CARRY(( \my_alu|Mux12~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) + ( \my_alu|Add1~78  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~73_sumout ),
	.cout(\my_alu|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~73 .extended_lut = "off";
defparam \my_alu|Add1~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_alu|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \my_alu|Add1~69 (
// Equation(s):
// \my_alu|Add1~69_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( \my_alu|Mux11~0_combout  ) + ( \my_alu|Add1~74  ))
// \my_alu|Add1~70  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) + ( \my_alu|Mux11~0_combout  ) + ( \my_alu|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux11~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~69_sumout ),
	.cout(\my_alu|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~69 .extended_lut = "off";
defparam \my_alu|Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N3
cyclonev_lcell_comb \my_alu|Add1~65 (
// Equation(s):
// \my_alu|Add1~65_sumout  = SUM(( \my_alu|Mux10~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|Add1~70  ))
// \my_alu|Add1~66  = CARRY(( \my_alu|Mux10~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) + ( \my_alu|Add1~70  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datac(!\my_alu|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~65_sumout ),
	.cout(\my_alu|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~65 .extended_lut = "off";
defparam \my_alu|Add1~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \my_alu|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \my_alu|Add1~61 (
// Equation(s):
// \my_alu|Add1~61_sumout  = SUM(( \my_alu|Mux9~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( \my_alu|Add1~66  ))
// \my_alu|Add1~62  = CARRY(( \my_alu|Mux9~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) + ( \my_alu|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\my_alu|Mux9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~61_sumout ),
	.cout(\my_alu|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~61 .extended_lut = "off";
defparam \my_alu|Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N9
cyclonev_lcell_comb \my_alu|Add1~81 (
// Equation(s):
// \my_alu|Add1~81_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|Mux8~0_combout  ) + ( \my_alu|Add1~62  ))
// \my_alu|Add1~82  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) + ( \my_alu|Mux8~0_combout  ) + ( \my_alu|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux8~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~81_sumout ),
	.cout(\my_alu|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~81 .extended_lut = "off";
defparam \my_alu|Add1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \my_alu|Add1~85 (
// Equation(s):
// \my_alu|Add1~85_sumout  = SUM(( \my_alu|Mux7~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( \my_alu|Add1~82  ))
// \my_alu|Add1~86  = CARRY(( \my_alu|Mux7~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) + ( \my_alu|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\my_alu|Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~85_sumout ),
	.cout(\my_alu|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~85 .extended_lut = "off";
defparam \my_alu|Add1~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N15
cyclonev_lcell_comb \my_alu|Add1~89 (
// Equation(s):
// \my_alu|Add1~89_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( \my_alu|Mux6~0_combout  ) + ( \my_alu|Add1~86  ))
// \my_alu|Add1~90  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) + ( \my_alu|Mux6~0_combout  ) + ( \my_alu|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux6~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~89_sumout ),
	.cout(\my_alu|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~89 .extended_lut = "off";
defparam \my_alu|Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N18
cyclonev_lcell_comb \my_alu|Add1~97 (
// Equation(s):
// \my_alu|Add1~97_sumout  = SUM(( \my_alu|Mux5~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \my_alu|Add1~90  ))
// \my_alu|Add1~98  = CARRY(( \my_alu|Mux5~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) + ( \my_alu|Add1~90  ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(!\my_alu|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~97_sumout ),
	.cout(\my_alu|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~97 .extended_lut = "off";
defparam \my_alu|Add1~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_alu|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \my_alu|Add1~93 (
// Equation(s):
// \my_alu|Add1~93_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|Mux4~0_combout  ) + ( \my_alu|Add1~98  ))
// \my_alu|Add1~94  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) + ( \my_alu|Mux4~0_combout  ) + ( \my_alu|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux4~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~93_sumout ),
	.cout(\my_alu|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~93 .extended_lut = "off";
defparam \my_alu|Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \my_alu|Add1~57 (
// Equation(s):
// \my_alu|Add1~57_sumout  = SUM(( \my_alu|Mux3~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|Add1~94  ))
// \my_alu|Add1~58  = CARRY(( \my_alu|Mux3~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) + ( \my_alu|Add1~94  ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(!\my_alu|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~57_sumout ),
	.cout(\my_alu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~57 .extended_lut = "off";
defparam \my_alu|Add1~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \my_alu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N27
cyclonev_lcell_comb \my_alu|Add1~105 (
// Equation(s):
// \my_alu|Add1~105_sumout  = SUM(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( \my_alu|Mux2~0_combout  ) + ( \my_alu|Add1~58  ))
// \my_alu|Add1~106  = CARRY(( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) + ( \my_alu|Mux2~0_combout  ) + ( \my_alu|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux2~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~105_sumout ),
	.cout(\my_alu|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~105 .extended_lut = "off";
defparam \my_alu|Add1~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \my_alu|Add1~101 (
// Equation(s):
// \my_alu|Add1~101_sumout  = SUM(( \my_alu|Mux1~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( \my_alu|Add1~106  ))
// \my_alu|Add1~102  = CARRY(( \my_alu|Mux1~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) + ( \my_alu|Add1~106  ))

	.dataa(gnd),
	.datab(!\my_alu|Mux1~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~101_sumout ),
	.cout(\my_alu|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~101 .extended_lut = "off";
defparam \my_alu|Add1~101 .lut_mask = 64'h0000F0F000003333;
defparam \my_alu|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N33
cyclonev_lcell_comb \my_alu|Add1~109 (
// Equation(s):
// \my_alu|Add1~109_sumout  = SUM(( \my_alu|Mux0~0_combout  ) + ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) + ( \my_alu|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\my_alu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add1~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add1~109 .extended_lut = "off";
defparam \my_alu|Add1~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_alu|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N6
cyclonev_lcell_comb \my_alu|Mux33~0 (
// Equation(s):
// \my_alu|Mux33~0_combout  = ( \my_alu|Add2~109_sumout  & ( \my_alu|Add1~109_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux0~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\my_alu|Mux0~0_combout  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\my_alu|Add2~109_sumout  & ( \my_alu|Add1~109_sumout  & ( (!\my_alu|control_delay [1] & 
// (((!\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & ((!\my_alu|Mux0~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux0~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) ) ) # ( \my_alu|Add2~109_sumout  & ( !\my_alu|Add1~109_sumout  & ( (!\my_alu|Mux0~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) # (\my_alu|Mux0~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay [1])) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) 
// ) ) # ( !\my_alu|Add2~109_sumout  & ( !\my_alu|Add1~109_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|Mux0~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux0~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\my_alu|Mux0~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add2~109_sumout ),
	.dataf(!\my_alu|Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux33~0 .extended_lut = "off";
defparam \my_alu|Mux33~0 .lut_mask = 64'h010701F7F107F1F7;
defparam \my_alu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N30
cyclonev_lcell_comb \my_alu|Mux33~3 (
// Equation(s):
// \my_alu|Mux33~3_combout  = ( \my_alu|Mux33~2_combout  & ( \my_alu|Mux33~0_combout  & ( (!\my_alu|control_delay [3] & ((!\my_alu|control_delay [2]) # ((!\my_alu|control_delay [4] & \my_alu|Mux33~1_combout )))) ) ) ) # ( !\my_alu|Mux33~2_combout  & ( 
// \my_alu|Mux33~0_combout  & ( (!\my_alu|control_delay [3] & (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|Mux33~1_combout )))) ) ) ) # ( \my_alu|Mux33~2_combout  & ( !\my_alu|Mux33~0_combout  & ( (!\my_alu|control_delay [3] & 
// ((!\my_alu|control_delay [4] & (\my_alu|Mux33~1_combout  & \my_alu|control_delay [2])) # (\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]))))) ) ) ) # ( !\my_alu|Mux33~2_combout  & ( !\my_alu|Mux33~0_combout  & ( (!\my_alu|control_delay [3] & 
// (!\my_alu|control_delay [4] & (\my_alu|Mux33~1_combout  & \my_alu|control_delay [2]))) ) ) )

	.dataa(!\my_alu|control_delay [3]),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|Mux33~1_combout ),
	.datad(!\my_alu|control_delay [2]),
	.datae(!\my_alu|Mux33~2_combout ),
	.dataf(!\my_alu|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux33~3 .extended_lut = "off";
defparam \my_alu|Mux33~3 .lut_mask = 64'h000822088808AA08;
defparam \my_alu|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N32
dffeas \my_alu|out[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|Mux33~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[31] .is_wysiwyg = "true";
defparam \my_alu|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N52
dffeas \d_mem|address_delay[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[31] .is_wysiwyg = "true";
defparam \d_mem|address_delay[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N33
cyclonev_lcell_comb \reg_file|register~18 (
// Equation(s):
// \reg_file|register~18_combout  = ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|is_signed_delay_3~q ) # ((!\d_mem|always4~6_combout ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7  & ( (\d_mem|is_signed_delay_3~q  & (\d_mem|always4~6_combout  & \d_mem|read_data~1_combout )) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(gnd),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~18 .extended_lut = "off";
defparam \reg_file|register~18 .lut_mask = 64'h00110011EEFFEEFF;
defparam \reg_file|register~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N51
cyclonev_lcell_comb \reg_file|register~19 (
// Equation(s):
// \reg_file|register~19_combout  = ( \d_mem|address_delay [31] & ( \reg_file|register~18_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [31] & ( \reg_file|register~18_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [31] & ( !\reg_file|register~18_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [31] & ( !\reg_file|register~18_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~16_combout ),
	.datab(!\reg_file|register~15_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~17_combout ),
	.datae(!\d_mem|address_delay [31]),
	.dataf(!\reg_file|register~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~19 .extended_lut = "off";
defparam \reg_file|register~19 .lut_mask = 64'h00FF03FF0AFF0BFF;
defparam \reg_file|register~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \my_alu|out~182 (
// Equation(s):
// \my_alu|out~182_combout  = ( \my_alu|Mux1~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  ) ) # ( !\my_alu|Mux1~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!\my_alu|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~182 .extended_lut = "off";
defparam \my_alu|out~182 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \my_alu|out~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \my_alu|out[30]~102 (
// Equation(s):
// \my_alu|out[30]~102_combout  = ( \my_alu|imm_delay [4] & ( \my_alu|imm_en_delay[1]~DUPLICATE_q  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|imm_delay [4] & ( 
// \my_alu|imm_en_delay[1]~DUPLICATE_q  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( \my_alu|imm_delay [4] & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  & ( 
// (!\reg_file|register_rtl_1|auto_generated|ram_block1a4  & (!\my_alu|imm_en_delay[0]~DUPLICATE_q  $ (((!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) # (!\my_alu|control_delay[0]~DUPLICATE_q ))))) # 
// (\reg_file|register_rtl_1|auto_generated|ram_block1a4  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) # ((!\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|imm_delay [4] & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  & ( 
// (!\reg_file|register_rtl_1|auto_generated|ram_block1a4  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q ))) # (\reg_file|register_rtl_1|auto_generated|ram_block1a4  & (!\my_alu|imm_en_delay[0]~DUPLICATE_q  
// $ (((\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|imm_delay [4]),
	.dataf(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~102 .extended_lut = "off";
defparam \my_alu|out[30]~102 .lut_mask = 64'h560356FC03030303;
defparam \my_alu|out[30]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N51
cyclonev_lcell_comb \my_alu|ShiftRight1~4 (
// Equation(s):
// \my_alu|ShiftRight1~4_combout  = ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & !\my_alu|Mux30~0_combout ) ) ) # ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & 
// !\my_alu|Mux30~0_combout ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~4 .extended_lut = "off";
defparam \my_alu|ShiftRight1~4 .lut_mask = 64'h0F000F0055005500;
defparam \my_alu|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N18
cyclonev_lcell_comb \my_alu|ShiftRight1~5 (
// Equation(s):
// \my_alu|ShiftRight1~5_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay [1] & 
// !\my_alu|imm_delay[0]~DUPLICATE_q )) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay [1] & 
// !\my_alu|imm_delay[0]~DUPLICATE_q )) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay [1] & 
// !\my_alu|imm_delay[0]~DUPLICATE_q )) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a1  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # ((!\my_alu|imm_delay [1] & 
// !\my_alu|imm_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [1]),
	.datad(!\my_alu|imm_delay[0]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~5 .extended_lut = "off";
defparam \my_alu|ShiftRight1~5 .lut_mask = 64'hFCCC300030003000;
defparam \my_alu|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \my_alu|ShiftRight0~13 (
// Equation(s):
// \my_alu|ShiftRight0~13_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( \my_alu|ShiftRight1~5_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( 
// \my_alu|ShiftRight1~5_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( !\my_alu|ShiftRight1~5_combout  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( !\my_alu|ShiftRight1~5_combout  & ( (\my_alu|imm_en_delay[1]~DUPLICATE_q  & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a30 ) ) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\my_alu|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~13 .extended_lut = "off";
defparam \my_alu|ShiftRight0~13 .lut_mask = 64'h0505AFAF0F0F0F0F;
defparam \my_alu|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N51
cyclonev_lcell_comb \my_alu|out~181 (
// Equation(s):
// \my_alu|out~181_combout  = ( \my_alu|ShiftRight1~1_combout  & ( \my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (!\my_alu|out[30]~1_combout  $ (!\my_alu|out[30]~102_combout ))) ) ) ) # ( 
// !\my_alu|ShiftRight1~1_combout  & ( \my_alu|ShiftRight0~13_combout  & ( (!\my_alu|out[30]~1_combout  & (((\my_alu|ShiftRight1~4_combout )) # (\my_alu|out[30]~102_combout ))) # (\my_alu|out[30]~1_combout  & (!\my_alu|out[30]~102_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \my_alu|ShiftRight1~1_combout  & ( !\my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (!\my_alu|out[30]~1_combout  $ 
// (!\my_alu|out[30]~102_combout ))) ) ) ) # ( !\my_alu|ShiftRight1~1_combout  & ( !\my_alu|ShiftRight0~13_combout  & ( (!\my_alu|out[30]~102_combout  & ((!\my_alu|out[30]~1_combout  & (\my_alu|ShiftRight1~4_combout )) # (\my_alu|out[30]~1_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\my_alu|out[30]~1_combout ),
	.datab(!\my_alu|out[30]~102_combout ),
	.datac(!\my_alu|ShiftRight1~4_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\my_alu|ShiftRight1~1_combout ),
	.dataf(!\my_alu|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~181 .extended_lut = "off";
defparam \my_alu|out~181 .lut_mask = 64'h084C00662A6E0066;
defparam \my_alu|out~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \my_alu|out~183 (
// Equation(s):
// \my_alu|out~183_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # 
// (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\my_alu|Mux31~0_combout  & ( (\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & !\my_alu|Mux30~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~183 .extended_lut = "off";
defparam \my_alu|out~183 .lut_mask = 64'h550055FF330F330F;
defparam \my_alu|out~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~36 (
// Equation(s):
// \my_alu|ShiftLeft0~36_combout  = ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a22 ) # (\my_alu|Mux30~0_combout ) ) ) ) # ( 
// \my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a22 ) ) ) )

	.dataa(!\my_alu|Mux30~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~36 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~36 .lut_mask = 64'h00AA272755FF2727;
defparam \my_alu|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \my_alu|ShiftLeft0~45 (
// Equation(s):
// \my_alu|ShiftLeft0~45_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~45 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~45 .lut_mask = 64'h55550F0F00FF3333;
defparam \my_alu|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~37 (
// Equation(s):
// \my_alu|ShiftLeft0~37_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a16 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a16 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a17 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( !\my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a17 ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~37 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~37 .lut_mask = 64'h0303CFCF44774477;
defparam \my_alu|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \my_alu|out~184 (
// Equation(s):
// \my_alu|out~184_combout  = ( \my_alu|ShiftLeft0~45_combout  & ( \my_alu|ShiftLeft0~37_combout  & ( ((!\my_alu|Mux28~0_combout  & (\my_alu|out~183_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout )))) # (\my_alu|Mux29~0_combout ) ) 
// ) ) # ( !\my_alu|ShiftLeft0~45_combout  & ( \my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux28~0_combout  & (\my_alu|out~183_combout  & ((!\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # 
// (\my_alu|ShiftLeft0~36_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~45_combout  & ( !\my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )) # (\my_alu|out~183_combout ))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|ShiftLeft0~36_combout  & !\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~45_combout  & ( !\my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & (\my_alu|out~183_combout )) # 
// (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout ))))) ) ) )

	.dataa(!\my_alu|out~183_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~36_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~45_combout ),
	.dataf(!\my_alu|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~184 .extended_lut = "off";
defparam \my_alu|out~184 .lut_mask = 64'h470047CC473347FF;
defparam \my_alu|out~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N15
cyclonev_lcell_comb \my_alu|ShiftLeft0~15 (
// Equation(s):
// \my_alu|ShiftLeft0~15_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\my_alu|Mux31~0_combout  & 
// (((\reg_file|register_rtl_0|auto_generated|ram_block1a1  & !\my_alu|Mux30~0_combout )))) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// ((\my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a1  & !\my_alu|Mux30~0_combout )))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~15 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~15 .lut_mask = 64'h03500350F350F350;
defparam \my_alu|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \my_alu|ShiftLeft0~13 (
// Equation(s):
// \my_alu|ShiftLeft0~13_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) ) ) # ( \my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~13 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~13 .lut_mask = 64'h00FF333355550F0F;
defparam \my_alu|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~16 (
// Equation(s):
// \my_alu|ShiftLeft0~16_combout  = ( \my_alu|ShiftLeft0~12_combout  & ( \my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~15_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~12_combout  & ( \my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftLeft0~14_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~15_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~12_combout  & ( !\my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) # 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~15_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~12_combout  & ( !\my_alu|ShiftLeft0~13_combout  & ( 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~15_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~15_combout ),
	.datab(!\my_alu|ShiftLeft0~14_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftLeft0~12_combout ),
	.dataf(!\my_alu|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~16 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~16 .lut_mask = 64'h0305F30503F5F3F5;
defparam \my_alu|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N54
cyclonev_lcell_comb \my_alu|out~185 (
// Equation(s):
// \my_alu|out~185_combout  = ( \my_alu|out~184_combout  & ( \my_alu|ShiftLeft0~16_combout  & ( ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~181_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|out~182_combout ))) # (\my_alu|out[30]~8_combout ) ) ) ) 
// # ( !\my_alu|out~184_combout  & ( \my_alu|ShiftLeft0~16_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~181_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|out~182_combout )))) # (\my_alu|out[30]~8_combout  
// & (((\my_alu|out[30]~95_combout )))) ) ) ) # ( \my_alu|out~184_combout  & ( !\my_alu|ShiftLeft0~16_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~181_combout ))) # (\my_alu|out[30]~95_combout  & 
// (\my_alu|out~182_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|out[30]~95_combout )))) ) ) ) # ( !\my_alu|out~184_combout  & ( !\my_alu|ShiftLeft0~16_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & 
// ((\my_alu|out~181_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|out~182_combout )))) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out~182_combout ),
	.datac(!\my_alu|out~181_combout ),
	.datad(!\my_alu|out[30]~95_combout ),
	.datae(!\my_alu|out~184_combout ),
	.dataf(!\my_alu|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~185 .extended_lut = "off";
defparam \my_alu|out~185 .lut_mask = 64'h0A225F220A775F77;
defparam \my_alu|out~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N45
cyclonev_lcell_comb \my_alu|out~186 (
// Equation(s):
// \my_alu|out~186_combout  = ( \my_alu|control_delay [1] & ( \my_alu|Add4~101_sumout  ) ) # ( !\my_alu|control_delay [1] & ( \my_alu|Add4~101_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~101_sumout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux1~0_combout ))) ) ) ) # ( !\my_alu|control_delay [1] & ( !\my_alu|Add4~101_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~101_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((\my_alu|Mux1~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Add3~101_sumout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|Mux1~0_combout ),
	.datae(!\my_alu|control_delay [1]),
	.dataf(!\my_alu|Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~186 .extended_lut = "off";
defparam \my_alu|out~186 .lut_mask = 64'h303F0000303FFFFF;
defparam \my_alu|out~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \my_alu|out~180 (
// Equation(s):
// \my_alu|out~180_combout  = ( \my_alu|Add2~101_sumout  & ( \my_alu|Add1~101_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & \my_alu|Mux1~0_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux1~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a30 )))) ) ) ) # ( !\my_alu|Add2~101_sumout  & ( \my_alu|Add1~101_sumout  & ( (!\my_alu|control_delay [1] & 
// (!\my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & \my_alu|Mux1~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((\my_alu|Mux1~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a30 ))))) ) ) ) # ( \my_alu|Add2~101_sumout  & ( !\my_alu|Add1~101_sumout  & ( (!\my_alu|control_delay [1] & (\my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay 
// [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & \my_alu|Mux1~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux1~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a30 ))))) ) ) ) # ( !\my_alu|Add2~101_sumout  & ( !\my_alu|Add1~101_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a30  & \my_alu|Mux1~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux1~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a30 ))))) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\my_alu|Mux1~0_combout ),
	.datae(!\my_alu|Add2~101_sumout ),
	.dataf(!\my_alu|Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~180 .extended_lut = "off";
defparam \my_alu|out~180 .lut_mask = 64'h01152337899DABBF;
defparam \my_alu|out~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \my_alu|out~187 (
// Equation(s):
// \my_alu|out~187_combout  = ( \my_alu|out~186_combout  & ( \my_alu|out~180_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~185_combout )))) ) ) ) # ( !\my_alu|out~186_combout  & ( 
// \my_alu|out~180_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout  & (\my_alu|out~185_combout  & \my_alu|out[30]~5_combout )) # (\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ))))) ) ) ) # ( \my_alu|out~186_combout  & ( 
// !\my_alu|out~180_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~185_combout )))) ) ) ) # ( !\my_alu|out~186_combout  & ( !\my_alu|out~180_combout  & ( (!\my_alu|out[30]~4_combout  & 
// (\KEY[3]~input_o  & (\my_alu|out~185_combout  & \my_alu|out[30]~5_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~4_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\my_alu|out~185_combout ),
	.datad(!\my_alu|out[30]~5_combout ),
	.datae(!\my_alu|out~186_combout ),
	.dataf(!\my_alu|out~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~187 .extended_lut = "off";
defparam \my_alu|out~187 .lut_mask = 64'h0002220211023302;
defparam \my_alu|out~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N44
dffeas \my_alu|out[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[30] .is_wysiwyg = "true";
defparam \my_alu|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N47
dffeas \d_mem|address_delay[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[30] .is_wysiwyg = "true";
defparam \d_mem|address_delay[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N30
cyclonev_lcell_comb \reg_file|register~48 (
// Equation(s):
// \reg_file|register~48_combout  = ( \d_mem|is_signed_delay_3~q  & ( (!\d_mem|always4~6_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 )) # (\d_mem|always4~6_combout  & ((\d_mem|read_data~1_combout ))) ) ) # ( 
// !\d_mem|is_signed_delay_3~q  & ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  ) )

	.dataa(gnd),
	.datab(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\d_mem|always4~6_combout ),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|is_signed_delay_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~48 .extended_lut = "off";
defparam \reg_file|register~48 .lut_mask = 64'h33333333303F303F;
defparam \reg_file|register~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \reg_file|register~49 (
// Equation(s):
// \reg_file|register~49_combout  = ( \d_mem|address_delay [30] & ( \reg_file|register~48_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [30] & ( \reg_file|register~48_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [30] & ( !\reg_file|register~48_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [30] & ( !\reg_file|register~48_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~15_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [30]),
	.dataf(!\reg_file|register~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~49 .extended_lut = "off";
defparam \reg_file|register~49 .lut_mask = 64'h5555555F55DD55DF;
defparam \reg_file|register~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N36
cyclonev_lcell_comb \my_alu|ShiftLeft0~32 (
// Equation(s):
// \my_alu|ShiftLeft0~32_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~32 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~32 .lut_mask = 64'h00FF333355550F0F;
defparam \my_alu|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~38 (
// Equation(s):
// \my_alu|ShiftLeft0~38_combout  = ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a20 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # (\my_alu|Mux30~0_combout ) ) ) ) # ( 
// \my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a20 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a18 ))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a21 ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~38 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~38 .lut_mask = 64'h00F053530FFF5353;
defparam \my_alu|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N42
cyclonev_lcell_comb \my_alu|ShiftLeft0~43 (
// Equation(s):
// \my_alu|ShiftLeft0~43_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( \my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( 
// !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) ) ) )

	.dataa(!\my_alu|Mux31~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~43 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~43 .lut_mask = 64'h227722770505AFAF;
defparam \my_alu|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \my_alu|out~191 (
// Equation(s):
// \my_alu|out~191_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a27 ) # (\my_alu|Mux31~0_combout ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a27 ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( 
// !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a28 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a28 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~191 .extended_lut = "off";
defparam \my_alu|out~191 .lut_mask = 64'h4747474700CC33FF;
defparam \my_alu|out~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N18
cyclonev_lcell_comb \my_alu|out~192 (
// Equation(s):
// \my_alu|out~192_combout  = ( \my_alu|ShiftLeft0~43_combout  & ( \my_alu|out~191_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~38_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~32_combout ))) ) 
// ) ) # ( !\my_alu|ShiftLeft0~43_combout  & ( \my_alu|out~191_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~38_combout ))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~32_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~43_combout  & ( !\my_alu|out~191_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~38_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~32_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~43_combout  & ( !\my_alu|out~191_combout  & ( (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~38_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~32_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~32_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~38_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~43_combout ),
	.dataf(!\my_alu|out~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~192 .extended_lut = "off";
defparam \my_alu|out~192 .lut_mask = 64'h031103DDCF11CFDD;
defparam \my_alu|out~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \my_alu|ShiftRight0~18 (
// Equation(s):
// \my_alu|ShiftRight0~18_combout  = ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) # ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a30 ))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~18 .extended_lut = "off";
defparam \my_alu|ShiftRight0~18 .lut_mask = 64'h0C3F0C3F55555555;
defparam \my_alu|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \my_alu|ShiftRight1~6 (
// Equation(s):
// \my_alu|ShiftRight1~6_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a29  & ( (!\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) # (\my_alu|Mux31~0_combout  & 
// (((!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a30 )))) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a29  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & 
// (\my_alu|Mux30~0_combout ))) # (\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a30 )))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~6 .extended_lut = "off";
defparam \my_alu|ShiftRight1~6 .lut_mask = 64'h04340434C4F4C4F4;
defparam \my_alu|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N12
cyclonev_lcell_comb \my_alu|out~189 (
// Equation(s):
// \my_alu|out~189_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~6_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & !\my_alu|out[30]~102_combout ) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~6_combout 
//  & ( (!\my_alu|ShiftRight1~1_combout  & (((!\my_alu|out[30]~102_combout )) # (\my_alu|ShiftRight0~18_combout ))) # (\my_alu|ShiftRight1~1_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|out[30]~102_combout )))) ) ) ) # ( 
// \my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~6_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & !\my_alu|out[30]~102_combout ) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~6_combout  & ( 
// (\my_alu|out[30]~102_combout  & ((!\my_alu|ShiftRight1~1_combout  & (\my_alu|ShiftRight0~18_combout )) # (\my_alu|ShiftRight1~1_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\my_alu|ShiftRight0~18_combout ),
	.datab(!\my_alu|ShiftRight1~1_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\my_alu|out[30]~102_combout ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~189 .extended_lut = "off";
defparam \my_alu|out~189 .lut_mask = 64'h00470F00CC470F00;
defparam \my_alu|out~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N51
cyclonev_lcell_comb \my_alu|out~190 (
// Equation(s):
// \my_alu|out~190_combout  = ( !\reg_file|register_rtl_0|auto_generated|ram_block1a29  & ( \my_alu|Mux2~0_combout  ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a29  & ( !\my_alu|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\my_alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~190 .extended_lut = "off";
defparam \my_alu|out~190 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \my_alu|out~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \my_alu|ShiftLeft0~17 (
// Equation(s):
// \my_alu|ShiftLeft0~17_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13 )))) # (\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\my_alu|Mux31~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a13  & !\my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13 )))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a10  & ((\my_alu|Mux30~0_combout )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\my_alu|Mux31~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a13  & !\my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a10  & ((\my_alu|Mux30~0_combout )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~17 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~17 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \my_alu|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \my_alu|ShiftLeft0~19 (
// Equation(s):
// \my_alu|ShiftLeft0~19_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~19 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~19 .lut_mask = 64'h333300FF55550F0F;
defparam \my_alu|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N51
cyclonev_lcell_comb \my_alu|ShiftLeft0~21 (
// Equation(s):
// \my_alu|ShiftLeft0~21_combout  = ( \my_alu|ShiftLeft0~19_combout  & ( \my_alu|ShiftLeft0~20_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~17_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~18_combout ))) # 
// (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~19_combout  & ( \my_alu|ShiftLeft0~20_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~17_combout  & !\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|Mux29~0_combout )) # (\my_alu|ShiftLeft0~18_combout ))) ) ) ) # ( \my_alu|ShiftLeft0~19_combout  & ( !\my_alu|ShiftLeft0~20_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~17_combout )))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~18_combout  & ((!\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~19_combout  & ( !\my_alu|ShiftLeft0~20_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftLeft0~17_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~18_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~18_combout ),
	.datab(!\my_alu|ShiftLeft0~17_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~19_combout ),
	.dataf(!\my_alu|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~21 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~21 .lut_mask = 64'h350035F0350F35FF;
defparam \my_alu|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N0
cyclonev_lcell_comb \my_alu|out~193 (
// Equation(s):
// \my_alu|out~193_combout  = ( \my_alu|out~190_combout  & ( \my_alu|ShiftLeft0~21_combout  & ( ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~189_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~192_combout ))) # (\my_alu|out[30]~95_combout ) ) ) ) # 
// ( !\my_alu|out~190_combout  & ( \my_alu|ShiftLeft0~21_combout  & ( (!\my_alu|out[30]~8_combout  & (((!\my_alu|out[30]~95_combout  & \my_alu|out~189_combout )))) # (\my_alu|out[30]~8_combout  & (((\my_alu|out[30]~95_combout )) # (\my_alu|out~192_combout 
// ))) ) ) ) # ( \my_alu|out~190_combout  & ( !\my_alu|ShiftLeft0~21_combout  & ( (!\my_alu|out[30]~8_combout  & (((\my_alu|out~189_combout ) # (\my_alu|out[30]~95_combout )))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~192_combout  & 
// (!\my_alu|out[30]~95_combout ))) ) ) ) # ( !\my_alu|out~190_combout  & ( !\my_alu|ShiftLeft0~21_combout  & ( (!\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~189_combout ))) # (\my_alu|out[30]~8_combout  & 
// (\my_alu|out~192_combout )))) ) ) )

	.dataa(!\my_alu|out~192_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|out[30]~95_combout ),
	.datad(!\my_alu|out~189_combout ),
	.datae(!\my_alu|out~190_combout ),
	.dataf(!\my_alu|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~193 .extended_lut = "off";
defparam \my_alu|out~193 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \my_alu|out~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N54
cyclonev_lcell_comb \my_alu|out~194 (
// Equation(s):
// \my_alu|out~194_combout  = ( \my_alu|Mux2~0_combout  & ( \my_alu|Add4~105_sumout  & ( ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\my_alu|Add3~105_sumout ) ) ) ) # ( !\my_alu|Mux2~0_combout  & ( \my_alu|Add4~105_sumout  & ( 
// ((\my_alu|Add3~105_sumout  & !\my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux2~0_combout  & ( !\my_alu|Add4~105_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|Add3~105_sumout ))) ) ) ) # ( !\my_alu|Mux2~0_combout  & ( !\my_alu|Add4~105_sumout  & ( (\my_alu|Add3~105_sumout  & (!\my_alu|control_delay [1] & !\my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Add3~105_sumout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Mux2~0_combout ),
	.dataf(!\my_alu|Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~194 .extended_lut = "off";
defparam \my_alu|out~194 .lut_mask = 64'h300030F03F0F3FFF;
defparam \my_alu|out~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N6
cyclonev_lcell_comb \my_alu|out~188 (
// Equation(s):
// \my_alu|out~188_combout  = ( \my_alu|Add2~105_sumout  & ( \my_alu|Add1~105_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux2~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\my_alu|Mux2~0_combout  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )))) ) ) ) # ( !\my_alu|Add2~105_sumout  & ( \my_alu|Add1~105_sumout  & ( (!\my_alu|control_delay [1] & 
// (((!\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & ((!\my_alu|Mux2~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux2~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a29 ))))) ) ) ) # ( \my_alu|Add2~105_sumout  & ( !\my_alu|Add1~105_sumout  & ( (!\my_alu|Mux2~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )))) # (\my_alu|Mux2~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a29  & \my_alu|control_delay [1])) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) 
// ) ) # ( !\my_alu|Add2~105_sumout  & ( !\my_alu|Add1~105_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|Mux2~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux2~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a29 ))))) ) ) )

	.dataa(!\my_alu|Mux2~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add2~105_sumout ),
	.dataf(!\my_alu|Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~188 .extended_lut = "off";
defparam \my_alu|out~188 .lut_mask = 64'h010701F7F107F1F7;
defparam \my_alu|out~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \my_alu|out~195 (
// Equation(s):
// \my_alu|out~195_combout  = ( \my_alu|out~194_combout  & ( \my_alu|out~188_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((\my_alu|out~193_combout  & !\my_alu|out[30]~4_combout )))) ) ) ) # ( !\my_alu|out~194_combout  & ( 
// \my_alu|out~188_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out[30]~4_combout ))) # (\my_alu|out[30]~5_combout  & (\my_alu|out~193_combout  & !\my_alu|out[30]~4_combout )))) ) ) ) # ( \my_alu|out~194_combout  & ( 
// !\my_alu|out~188_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~193_combout )))) ) ) ) # ( !\my_alu|out~194_combout  & ( !\my_alu|out~188_combout  & ( (\my_alu|out[30]~5_combout  & 
// (\KEY[3]~input_o  & (\my_alu|out~193_combout  & !\my_alu|out[30]~4_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\my_alu|out~193_combout ),
	.datad(!\my_alu|out[30]~4_combout ),
	.datae(!\my_alu|out~194_combout ),
	.dataf(!\my_alu|out~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~195 .extended_lut = "off";
defparam \my_alu|out~195 .lut_mask = 64'h0100230001222322;
defparam \my_alu|out~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N44
dffeas \my_alu|out[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[29] .is_wysiwyg = "true";
defparam \my_alu|out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N37
dffeas \d_mem|address_delay[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[29] .is_wysiwyg = "true";
defparam \d_mem|address_delay[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N21
cyclonev_lcell_comb \reg_file|register~45 (
// Equation(s):
// \reg_file|register~45_combout  = ( \reg_file|register~17_combout  & ( \d_mem|address_delay [29] ) ) # ( !\reg_file|register~17_combout  & ( \d_mem|address_delay [29] & ( (\reg_file|register~14_combout  & (((\reg_file|register~44_combout  & 
// !\reg_file|register~16_combout )) # (\reg_file|register~15_combout ))) ) ) ) # ( \reg_file|register~17_combout  & ( !\d_mem|address_delay [29] ) ) # ( !\reg_file|register~17_combout  & ( !\d_mem|address_delay [29] & ( (\reg_file|register~44_combout  & 
// (!\reg_file|register~16_combout  & \reg_file|register~14_combout )) ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~44_combout ),
	.datac(!\reg_file|register~16_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\reg_file|register~17_combout ),
	.dataf(!\d_mem|address_delay [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~45 .extended_lut = "off";
defparam \reg_file|register~45 .lut_mask = 64'h0030FFFF0075FFFF;
defparam \reg_file|register~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N18
cyclonev_lcell_comb \my_alu|out~104 (
// Equation(s):
// \my_alu|out~104_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_U_J_delay [16] & ((\my_alu|imm_en_delay [1])))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay [1])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( 
// (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_en_delay [1])) # (\my_alu|imm_U_J_delay [16]))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((\my_alu|imm_delay[11]~DUPLICATE_q  & !\my_alu|imm_en_delay [1])))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_U_J_delay [16]) # ((!\my_alu|imm_en_delay [1])))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay [1])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a28  & ( 
// (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_U_J_delay [16] & ((\my_alu|imm_en_delay [1])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((\my_alu|imm_delay[11]~DUPLICATE_q  & !\my_alu|imm_en_delay [1])))) ) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_U_J_delay [16]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_en_delay [1]),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~104 .extended_lut = "off";
defparam \my_alu|out~104 .lut_mask = 64'h0522FADDAF2250DD;
defparam \my_alu|out~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N42
cyclonev_lcell_comb \my_alu|ShiftRight0~3 (
// Equation(s):
// \my_alu|ShiftRight0~3_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # 
// (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) # 
// (\my_alu|Mux30~0_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a28 ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~3 .extended_lut = "off";
defparam \my_alu|ShiftRight0~3 .lut_mask = 64'h00CC33FF47474747;
defparam \my_alu|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \my_alu|out~103 (
// Equation(s):
// \my_alu|out~103_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight0~3_combout  & ( (!\my_alu|out[30]~102_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight0~3_combout 
//  & ( (!\my_alu|ShiftRight1~1_combout ) # ((\my_alu|out[30]~102_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight0~3_combout  & ( (!\my_alu|out[30]~102_combout  & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight0~3_combout  & ( (\my_alu|ShiftRight1~1_combout  & (\my_alu|out[30]~102_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 
// )) ) ) )

	.dataa(!\my_alu|ShiftRight1~1_combout ),
	.datab(gnd),
	.datac(!\my_alu|out[30]~102_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~103 .extended_lut = "off";
defparam \my_alu|out~103 .lut_mask = 64'h000500F0AAAF00F0;
defparam \my_alu|out~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~3 (
// Equation(s):
// \my_alu|ShiftLeft0~3_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~3 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~3 .lut_mask = 64'h33330F0F555500FF;
defparam \my_alu|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N12
cyclonev_lcell_comb \my_alu|ShiftLeft0~2 (
// Equation(s):
// \my_alu|ShiftLeft0~2_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~2 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \my_alu|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~4 (
// Equation(s):
// \my_alu|ShiftLeft0~4_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~4 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~4 .lut_mask = 64'h0F0F333300FF5555;
defparam \my_alu|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~22 (
// Equation(s):
// \my_alu|ShiftLeft0~22_combout  = ( \my_alu|Mux29~0_combout  & ( \my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~2_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~0_combout )) ) ) ) # ( 
// !\my_alu|Mux29~0_combout  & ( \my_alu|ShiftLeft0~4_combout  & ( (\my_alu|ShiftLeft0~3_combout ) # (\my_alu|Mux28~0_combout ) ) ) ) # ( \my_alu|Mux29~0_combout  & ( !\my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftLeft0~2_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~0_combout )) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( !\my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~3_combout ) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftLeft0~0_combout ),
	.datac(!\my_alu|ShiftLeft0~3_combout ),
	.datad(!\my_alu|ShiftLeft0~2_combout ),
	.datae(!\my_alu|Mux29~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~22 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~22 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \my_alu|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N48
cyclonev_lcell_comb \my_alu|out~105 (
// Equation(s):
// \my_alu|out~105_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( ((!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a28 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 )))) # (\my_alu|Mux30~0_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a28 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))))) # (\my_alu|Mux30~0_combout  & 
// (((\my_alu|Mux31~0_combout )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a28 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))))) # (\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout )))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a28 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~105 .extended_lut = "off";
defparam \my_alu|out~105 .lut_mask = 64'h440C770C443F773F;
defparam \my_alu|out~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N39
cyclonev_lcell_comb \my_alu|ShiftLeft0~1 (
// Equation(s):
// \my_alu|ShiftLeft0~1_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) ) ) # ( \my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~1 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \my_alu|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \my_alu|ShiftLeft0~35 (
// Equation(s):
// \my_alu|ShiftLeft0~35_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( \my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( \my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a22  & !\my_alu|Mux31~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( 
// !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a23 )) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) # (\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a23 )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~35 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~35 .lut_mask = 64'h0F330F33550055FF;
defparam \my_alu|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~34 (
// Equation(s):
// \my_alu|ShiftLeft0~34_combout  = ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( 
// \my_alu|Mux30~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a19  & \my_alu|Mux31~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~34 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~34 .lut_mask = 64'h0055330FFF55330F;
defparam \my_alu|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N18
cyclonev_lcell_comb \my_alu|out~106 (
// Equation(s):
// \my_alu|out~106_combout  = ( \my_alu|ShiftLeft0~35_combout  & ( \my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )) # (\my_alu|out~105_combout ))) # (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout ) # 
// (\my_alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~35_combout  & ( \my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )) # (\my_alu|out~105_combout ))) # (\my_alu|Mux29~0_combout  & 
// (((\my_alu|ShiftLeft0~1_combout  & \my_alu|Mux28~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~35_combout  & ( !\my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|out~105_combout  & ((!\my_alu|Mux28~0_combout )))) # 
// (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout ) # (\my_alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~35_combout  & ( !\my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|out~105_combout  & 
// ((!\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~1_combout  & \my_alu|Mux28~0_combout )))) ) ) )

	.dataa(!\my_alu|out~105_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftLeft0~1_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftLeft0~35_combout ),
	.dataf(!\my_alu|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~106 .extended_lut = "off";
defparam \my_alu|out~106 .lut_mask = 64'h4403770344CF77CF;
defparam \my_alu|out~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N24
cyclonev_lcell_comb \my_alu|out~107 (
// Equation(s):
// \my_alu|out~107_combout  = ( \my_alu|ShiftLeft0~22_combout  & ( \my_alu|out~106_combout  & ( ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~103_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|out~104_combout ))) # (\my_alu|out[30]~8_combout ) ) ) ) 
// # ( !\my_alu|ShiftLeft0~22_combout  & ( \my_alu|out~106_combout  & ( (!\my_alu|out[30]~95_combout  & (((\my_alu|out~103_combout ) # (\my_alu|out[30]~8_combout )))) # (\my_alu|out[30]~95_combout  & (\my_alu|out~104_combout  & (!\my_alu|out[30]~8_combout 
// ))) ) ) ) # ( \my_alu|ShiftLeft0~22_combout  & ( !\my_alu|out~106_combout  & ( (!\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout  & \my_alu|out~103_combout )))) # (\my_alu|out[30]~95_combout  & (((\my_alu|out[30]~8_combout )) # 
// (\my_alu|out~104_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~22_combout  & ( !\my_alu|out~106_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~103_combout ))) # (\my_alu|out[30]~95_combout  & 
// (\my_alu|out~104_combout )))) ) ) )

	.dataa(!\my_alu|out[30]~95_combout ),
	.datab(!\my_alu|out~104_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~103_combout ),
	.datae(!\my_alu|ShiftLeft0~22_combout ),
	.dataf(!\my_alu|out~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~107 .extended_lut = "off";
defparam \my_alu|out~107 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \my_alu|out~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N36
cyclonev_lcell_comb \my_alu|out~108 (
// Equation(s):
// \my_alu|out~108_combout  = ( \my_alu|Mux3~0_combout  & ( \my_alu|Add4~57_sumout  & ( ((\my_alu|control_delay [1]) # (\my_alu|Add3~57_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|Mux3~0_combout  & ( \my_alu|Add4~57_sumout  & ( 
// ((!\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Add3~57_sumout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux3~0_combout  & ( !\my_alu|Add4~57_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|Add3~57_sumout ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux3~0_combout  & ( !\my_alu|Add4~57_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~57_sumout  & !\my_alu|control_delay [1])) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|Add3~57_sumout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(!\my_alu|Mux3~0_combout ),
	.dataf(!\my_alu|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~108 .extended_lut = "off";
defparam \my_alu|out~108 .lut_mask = 64'h202070702F2F7F7F;
defparam \my_alu|out~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N33
cyclonev_lcell_comb \my_alu|out~101 (
// Equation(s):
// \my_alu|out~101_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \my_alu|Add1~57_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])) # (\my_alu|Mux3~0_combout ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~57_sumout ) # (\my_alu|control_delay [1])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( \my_alu|Add1~57_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// (((!\my_alu|control_delay [1])))) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~57_sumout ))) # (\my_alu|control_delay [1] & (\my_alu|Mux3~0_combout )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\my_alu|Add1~57_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux3~0_combout  & (\my_alu|control_delay [1]))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~57_sumout 
// ) # (\my_alu|control_delay [1])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ( !\my_alu|Add1~57_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~57_sumout ))) # 
// (\my_alu|control_delay [1] & (\my_alu|Mux3~0_combout )))) ) ) )

	.dataa(!\my_alu|Mux3~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Add2~57_sumout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\my_alu|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~101 .extended_lut = "off";
defparam \my_alu|out~101 .lut_mask = 64'h01310737C1F1C7F7;
defparam \my_alu|out~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N42
cyclonev_lcell_comb \my_alu|out~109 (
// Equation(s):
// \my_alu|out~109_combout  = ( \my_alu|out~108_combout  & ( \my_alu|out~101_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((\my_alu|out~107_combout  & !\my_alu|out[30]~4_combout )))) ) ) ) # ( !\my_alu|out~108_combout  & ( 
// \my_alu|out~101_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout  & (\my_alu|out~107_combout  & \my_alu|out[30]~5_combout )) # (\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ))))) ) ) ) # ( \my_alu|out~108_combout  & ( 
// !\my_alu|out~101_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~107_combout )))) ) ) ) # ( !\my_alu|out~108_combout  & ( !\my_alu|out~101_combout  & ( (\my_alu|out~107_combout  & 
// (!\my_alu|out[30]~4_combout  & (\my_alu|out[30]~5_combout  & \KEY[3]~input_o ))) ) ) )

	.dataa(!\my_alu|out~107_combout ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\my_alu|out[30]~5_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\my_alu|out~108_combout ),
	.dataf(!\my_alu|out~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~109 .extended_lut = "off";
defparam \my_alu|out~109 .lut_mask = 64'h000400C4003400F4;
defparam \my_alu|out~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y8_N44
dffeas \my_alu|out[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[28] .is_wysiwyg = "true";
defparam \my_alu|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N44
dffeas \d_mem|address_delay[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[28] .is_wysiwyg = "true";
defparam \d_mem|address_delay[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \reg_file|register~46 (
// Equation(s):
// \reg_file|register~46_combout  = ( \d_mem|read_data~1_combout  & ( ((\d_mem|always4~6_combout  & \d_mem|is_signed_delay_3~q )) # (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ) ) ) # ( !\d_mem|read_data~1_combout  & ( 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4  & ((!\d_mem|always4~6_combout ) # (!\d_mem|is_signed_delay_3~q ))) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(gnd),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\d_mem|is_signed_delay_3~q ),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~46 .extended_lut = "off";
defparam \reg_file|register~46 .lut_mask = 64'h0F0A0F0A0F5F0F5F;
defparam \reg_file|register~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \reg_file|register~47 (
// Equation(s):
// \reg_file|register~47_combout  = ( \d_mem|address_delay [28] & ( \reg_file|register~46_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [28] & ( \reg_file|register~46_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [28] & ( !\reg_file|register~46_combout  & ( 
// ((\reg_file|register~14_combout  & \reg_file|register~15_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [28] & ( !\reg_file|register~46_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~15_combout ),
	.datae(!\d_mem|address_delay [28]),
	.dataf(!\reg_file|register~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~47 .extended_lut = "off";
defparam \reg_file|register~47 .lut_mask = 64'h5555555F5D5D5D5F;
defparam \reg_file|register~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N12
cyclonev_lcell_comb \my_alu|out~168 (
// Equation(s):
// \my_alu|out~168_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_delay[11]~DUPLICATE_q  & \my_alu|imm_en_delay[0]~DUPLICATE_q 
// )))) # (\my_alu|imm_en_delay [1] & ((!\my_alu|imm_U_J_delay [15]) # ((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( 
// (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (!\my_alu|imm_en_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & ((!\my_alu|imm_U_J_delay [15]) # ((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( 
// \reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # (\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay 
// [1] & (\my_alu|imm_U_J_delay [15] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( (!\my_alu|imm_en_delay [1] & 
// (((\my_alu|imm_delay[11]~DUPLICATE_q  & \my_alu|imm_en_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & (\my_alu|imm_U_J_delay [15] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\my_alu|imm_U_J_delay [15]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a27 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~168 .extended_lut = "off";
defparam \my_alu|out~168 .lut_mask = 64'h110CDD0CEEF322F3;
defparam \my_alu|out~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~24 (
// Equation(s):
// \my_alu|ShiftLeft0~24_combout  = ( \my_alu|ShiftLeft0~9_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|ShiftLeft0~23_combout ) # (\my_alu|ShiftLeft0~8_combout )))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~10_combout  & 
// (\my_alu|ShiftLeft0~23_combout ))) ) ) # ( !\my_alu|ShiftLeft0~9_combout  & ( (\my_alu|ShiftLeft0~23_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~8_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~10_combout )))) ) )

	.dataa(!\my_alu|ShiftLeft0~10_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~23_combout ),
	.datad(!\my_alu|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~24 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~24 .lut_mask = 64'h010D010DC1CDC1CD;
defparam \my_alu|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N24
cyclonev_lcell_comb \my_alu|ShiftRight0~8 (
// Equation(s):
// \my_alu|ShiftRight0~8_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a28  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a29  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a27  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~8 .extended_lut = "off";
defparam \my_alu|ShiftRight0~8 .lut_mask = 64'h00FF0F0F33335555;
defparam \my_alu|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \my_alu|ShiftRight1~15 (
// Equation(s):
// \my_alu|ShiftRight1~15_combout  = ( !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftRight1~3_combout  & ( (\my_alu|ShiftRight0~8_combout ) # (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftRight1~3_combout  & ( 
// (!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~8_combout ),
	.datad(gnd),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~15 .extended_lut = "off";
defparam \my_alu|ShiftRight1~15 .lut_mask = 64'h0C0C00003F3F0000;
defparam \my_alu|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N6
cyclonev_lcell_comb \my_alu|out~167 (
// Equation(s):
// \my_alu|out~167_combout  = ( \my_alu|ShiftRight1~15_combout  & ( \my_alu|out[30]~1_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( !\my_alu|ShiftRight1~15_combout  & ( \my_alu|out[30]~1_combout  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( \my_alu|ShiftRight1~15_combout  & ( !\my_alu|out[30]~1_combout  & ( (!\my_alu|ShiftRight0~8_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & 
// (!\my_alu|ShiftRight1~1_combout  & \my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|ShiftRight1~15_combout  & ( !\my_alu|out[30]~1_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) # ((!\my_alu|control_delay[0]~DUPLICATE_q 
// ) # ((!\my_alu|ShiftRight0~8_combout  & !\my_alu|ShiftRight1~1_combout ))) ) ) )

	.dataa(!\my_alu|ShiftRight0~8_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|ShiftRight1~1_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|ShiftRight1~15_combout ),
	.dataf(!\my_alu|out[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~167 .extended_lut = "off";
defparam \my_alu|out~167 .lut_mask = 64'hFFEC0020CCCCCCCC;
defparam \my_alu|out~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \my_alu|out~169 (
// Equation(s):
// \my_alu|out~169_combout  = ( \my_alu|ShiftLeft0~42_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~44_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~39_combout ))) # (\my_alu|Mux29~0_combout 
// ) ) ) ) # ( !\my_alu|ShiftLeft0~42_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~44_combout )))) # (\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~39_combout )) # 
// (\my_alu|Mux29~0_combout ))) ) ) ) # ( \my_alu|ShiftLeft0~42_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~44_combout )) # (\my_alu|Mux29~0_combout ))) # (\my_alu|Mux28~0_combout  & 
// (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~39_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~42_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~44_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~39_combout )))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftLeft0~39_combout ),
	.datad(!\my_alu|ShiftLeft0~44_combout ),
	.datae(!\my_alu|ShiftLeft0~42_combout ),
	.dataf(!\my_alu|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~169 .extended_lut = "off";
defparam \my_alu|out~169 .lut_mask = 64'h048C26AE159D37BF;
defparam \my_alu|out~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N48
cyclonev_lcell_comb \my_alu|out~170 (
// Equation(s):
// \my_alu|out~170_combout  = ( \my_alu|out[30]~95_combout  & ( \my_alu|out~169_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out~168_combout )) # (\my_alu|out[30]~8_combout  & ((\my_alu|ShiftLeft0~24_combout ))) ) ) ) # ( !\my_alu|out[30]~95_combout  
// & ( \my_alu|out~169_combout  & ( (!\my_alu|out~167_combout ) # (\my_alu|out[30]~8_combout ) ) ) ) # ( \my_alu|out[30]~95_combout  & ( !\my_alu|out~169_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out~168_combout )) # (\my_alu|out[30]~8_combout  & 
// ((\my_alu|ShiftLeft0~24_combout ))) ) ) ) # ( !\my_alu|out[30]~95_combout  & ( !\my_alu|out~169_combout  & ( (!\my_alu|out[30]~8_combout  & !\my_alu|out~167_combout ) ) ) )

	.dataa(!\my_alu|out~168_combout ),
	.datab(!\my_alu|ShiftLeft0~24_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~167_combout ),
	.datae(!\my_alu|out[30]~95_combout ),
	.dataf(!\my_alu|out~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~170 .extended_lut = "off";
defparam \my_alu|out~170 .lut_mask = 64'hF0005353FF0F5353;
defparam \my_alu|out~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N54
cyclonev_lcell_comb \my_alu|out~166 (
// Equation(s):
// \my_alu|out~166_combout  = ( \my_alu|Add4~93_sumout  & ( \my_alu|Add3~93_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|control_delay [1]) # (\my_alu|Mux4~0_combout )) ) ) ) # ( !\my_alu|Add4~93_sumout  & ( \my_alu|Add3~93_sumout  & ( 
// (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux4~0_combout ))) ) ) ) # ( \my_alu|Add4~93_sumout  & ( !\my_alu|Add3~93_sumout  & ( ((\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux4~0_combout )) # 
// (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|Add4~93_sumout  & ( !\my_alu|Add3~93_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux4~0_combout  & !\my_alu|control_delay [1])) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux4~0_combout ),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\my_alu|Add4~93_sumout ),
	.dataf(!\my_alu|Add3~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~166 .extended_lut = "off";
defparam \my_alu|out~166 .lut_mask = 64'h030003FFCF00CFFF;
defparam \my_alu|out~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N18
cyclonev_lcell_comb \my_alu|out~171 (
// Equation(s):
// \my_alu|out~171_combout  = ( \my_alu|Add2~93_sumout  & ( \my_alu|Add1~93_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux4~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a27  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\my_alu|Mux4~0_combout  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a27 )))) ) ) ) # ( !\my_alu|Add2~93_sumout  & ( \my_alu|Add1~93_sumout  & ( (!\my_alu|control_delay [1] & 
// (((!\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & ((!\my_alu|Mux4~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a27  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux4~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))))) ) ) ) # ( \my_alu|Add2~93_sumout  & ( !\my_alu|Add1~93_sumout  & ( (!\my_alu|Mux4~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a27 )))) # (\my_alu|Mux4~0_combout  & (((\my_alu|control_delay [1] & \reg_file|register_rtl_0|auto_generated|ram_block1a27 )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) 
// ) ) # ( !\my_alu|Add2~93_sumout  & ( !\my_alu|Add1~93_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|Mux4~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a27  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Mux4~0_combout  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))))) ) ) )

	.dataa(!\my_alu|Mux4~0_combout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add2~93_sumout ),
	.dataf(!\my_alu|Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~171 .extended_lut = "off";
defparam \my_alu|out~171 .lut_mask = 64'h011301DFCD13CDDF;
defparam \my_alu|out~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N36
cyclonev_lcell_comb \my_alu|out~172 (
// Equation(s):
// \my_alu|out~172_combout  = ( \my_alu|out~166_combout  & ( \my_alu|out~171_combout  & ( ((!\my_alu|control_delay [2]) # (\my_alu|control_delay [4])) # (\my_alu|out~170_combout ) ) ) ) # ( !\my_alu|out~166_combout  & ( \my_alu|out~171_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~170_combout ))) ) ) ) # ( \my_alu|out~166_combout  & ( !\my_alu|out~171_combout  & ( ((\my_alu|out~170_combout  & \my_alu|control_delay [2])) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~166_combout  & ( !\my_alu|out~171_combout  & ( (\my_alu|out~170_combout  & (!\my_alu|control_delay [4] & \my_alu|control_delay [2])) ) ) )

	.dataa(!\my_alu|out~170_combout ),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|control_delay [2]),
	.datad(gnd),
	.datae(!\my_alu|out~166_combout ),
	.dataf(!\my_alu|out~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~172 .extended_lut = "off";
defparam \my_alu|out~172 .lut_mask = 64'h04043737C4C4F7F7;
defparam \my_alu|out~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N15
cyclonev_lcell_comb \my_alu|out[30]~10 (
// Equation(s):
// \my_alu|out[30]~10_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( \my_alu|control_delay[0]~DUPLICATE_q  ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~10 .extended_lut = "off";
defparam \my_alu|out[30]~10 .lut_mask = 64'h0000000055555555;
defparam \my_alu|out[30]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \my_alu|out[22]~99 (
// Equation(s):
// \my_alu|out[22]~99_combout  = ( !\my_alu|out[30]~10_combout  & ( \my_alu|control_delay [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[22]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[22]~99 .extended_lut = "off";
defparam \my_alu|out[22]~99 .lut_mask = 64'h0F0F0F0F00000000;
defparam \my_alu|out[22]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N54
cyclonev_lcell_comb \my_alu|out[22]~100 (
// Equation(s):
// \my_alu|out[22]~100_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|out[22]~99_combout  & ( (!\KEY[3]~input_o ) # ((!\my_alu|control_delay [4] & ((\my_alu|control_delay [3]) # (\my_alu|control_delay [2])))) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( 
// \my_alu|out[22]~99_combout  & ( (!\KEY[3]~input_o ) # ((!\my_alu|control_delay [4] & \my_alu|control_delay [3])) ) ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|out[22]~99_combout  & ( (!\KEY[3]~input_o ) # ((!\my_alu|control_delay [4] & 
// \my_alu|control_delay [3])) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( !\my_alu|out[22]~99_combout  & ( (!\KEY[3]~input_o ) # ((!\my_alu|control_delay [4] & \my_alu|control_delay [3])) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\my_alu|control_delay [2]),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|control_delay [3]),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|out[22]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[22]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[22]~100 .extended_lut = "off";
defparam \my_alu|out[22]~100 .lut_mask = 64'hAAFAAAFAAAFABAFA;
defparam \my_alu|out[22]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N38
dffeas \my_alu|out[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[27] .is_wysiwyg = "true";
defparam \my_alu|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N25
dffeas \d_mem|address_delay[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[27] .is_wysiwyg = "true";
defparam \d_mem|address_delay[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N3
cyclonev_lcell_comb \my_alu|ShiftLeft0~29 (
// Equation(s):
// \my_alu|ShiftLeft0~29_combout  = ( \my_alu|ShiftLeft0~15_combout  & ( \my_alu|ShiftLeft0~13_combout  & ( !\my_alu|Mux28~0_combout  ) ) ) # ( !\my_alu|ShiftLeft0~15_combout  & ( \my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|Mux29~0_combout  & 
// !\my_alu|Mux28~0_combout ) ) ) ) # ( \my_alu|ShiftLeft0~15_combout  & ( !\my_alu|ShiftLeft0~13_combout  & ( (\my_alu|Mux29~0_combout  & !\my_alu|Mux28~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftLeft0~15_combout ),
	.dataf(!\my_alu|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~29 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~29 .lut_mask = 64'h00003030C0C0F0F0;
defparam \my_alu|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N39
cyclonev_lcell_comb \my_alu|Mux25~0 (
// Equation(s):
// \my_alu|Mux25~0_combout  = ( \my_alu|imm_delay [6] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\reg_file|register_rtl_1|auto_generated|ram_block1a6 ) # (\my_alu|imm_en_delay[0]~DUPLICATE_q ))) ) ) # ( !\my_alu|imm_delay [6] & ( 
// (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \reg_file|register_rtl_1|auto_generated|ram_block1a6 )) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux25~0 .extended_lut = "off";
defparam \my_alu|Mux25~0 .lut_mask = 64'h0088008844CC44CC;
defparam \my_alu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \my_alu|out[9]~7 (
// Equation(s):
// \my_alu|out[9]~7_combout  = ( \my_alu|out[30]~1_combout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay [0]) # (\my_alu|control_delay [2]))) ) ) # ( !\my_alu|out[30]~1_combout  & ( (!\my_alu|control_delay [0] & !\my_alu|control_delay [1]) ) )

	.dataa(!\my_alu|control_delay [0]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay [2]),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[9]~7 .extended_lut = "off";
defparam \my_alu|out[9]~7 .lut_mask = 64'hA0A0A0A0A0F0A0F0;
defparam \my_alu|out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N18
cyclonev_lcell_comb \my_alu|ShiftRight0~11 (
// Equation(s):
// \my_alu|ShiftRight0~11_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux30~0_combout ) # ((!\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) # (\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ((\my_alu|Mux30~0_combout )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (!\my_alu|Mux31~0_combout  & 
// (((\reg_file|register_rtl_0|auto_generated|ram_block1a24  & \my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( (\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) # 
// (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25 )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~11 .extended_lut = "off";
defparam \my_alu|ShiftRight0~11 .lut_mask = 64'h00350F35F035FF35;
defparam \my_alu|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N24
cyclonev_lcell_comb \my_alu|ShiftRight0~12 (
// Equation(s):
// \my_alu|ShiftRight0~12_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))) # (\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))) # 
// (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a28  & \my_alu|Mux30~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~12 .extended_lut = "off";
defparam \my_alu|ShiftRight0~12 .lut_mask = 64'h0033FF330F550F55;
defparam \my_alu|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N18
cyclonev_lcell_comb \my_alu|ShiftRight1~7 (
// Equation(s):
// \my_alu|ShiftRight1~7_combout  = ( \my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|ShiftLeft0~23_combout  & ((\my_alu|ShiftRight0~11_combout ))) # (\my_alu|ShiftLeft0~23_combout  & (\my_alu|ShiftRight1~4_combout )))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~23_combout )) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|ShiftLeft0~23_combout  & ((\my_alu|ShiftRight0~11_combout ))) # (\my_alu|ShiftLeft0~23_combout  & 
// (\my_alu|ShiftRight1~4_combout )))) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftLeft0~23_combout ),
	.datac(!\my_alu|ShiftRight1~4_combout ),
	.datad(!\my_alu|ShiftRight0~11_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~7 .extended_lut = "off";
defparam \my_alu|ShiftRight1~7 .lut_mask = 64'h028A028A139B139B;
defparam \my_alu|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N36
cyclonev_lcell_comb \my_alu|ShiftRight0~26 (
// Equation(s):
// \my_alu|ShiftRight0~26_combout  = ( \my_alu|ShiftRight0~11_combout  & ( \my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~13_combout )) # (\my_alu|Mux29~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\my_alu|ShiftRight0~11_combout  & ( \my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~13_combout ))) # 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout ) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \my_alu|ShiftRight0~11_combout  & ( !\my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout ) # ((\my_alu|ShiftRight0~13_combout )))) # (\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\my_alu|ShiftRight0~11_combout  & ( 
// !\my_alu|ShiftRight0~12_combout  & ( (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~13_combout )) # (\my_alu|Mux29~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftRight0~13_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\my_alu|ShiftRight0~11_combout ),
	.dataf(!\my_alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~26 .extended_lut = "off";
defparam \my_alu|ShiftRight0~26 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_alu|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N54
cyclonev_lcell_comb \my_alu|ShiftRight0~10 (
// Equation(s):
// \my_alu|ShiftRight0~10_combout  = ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # (\my_alu|Mux31~0_combout ) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( 
// \my_alu|Mux30~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|Mux31~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a20 ) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~10 .extended_lut = "off";
defparam \my_alu|ShiftRight0~10 .lut_mask = 64'h535300F053530FFF;
defparam \my_alu|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \my_alu|ShiftRight0~21 (
// Equation(s):
// \my_alu|ShiftRight0~21_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~21 .extended_lut = "off";
defparam \my_alu|ShiftRight0~21 .lut_mask = 64'h0F0F00FF55553333;
defparam \my_alu|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \my_alu|ShiftRight0~9 (
// Equation(s):
// \my_alu|ShiftRight0~9_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~9 .extended_lut = "off";
defparam \my_alu|ShiftRight0~9 .lut_mask = 64'h55550F0F00FF3333;
defparam \my_alu|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N42
cyclonev_lcell_comb \my_alu|ShiftRight0~25 (
// Equation(s):
// \my_alu|ShiftRight0~25_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a8 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a9 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a8 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a9 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( !\my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a7  & \my_alu|Mux31~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~25 .extended_lut = "off";
defparam \my_alu|ShiftRight0~25 .lut_mask = 64'h0055FF55330F330F;
defparam \my_alu|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \my_alu|out~75 (
// Equation(s):
// \my_alu|out~75_combout  = ( \my_alu|ShiftRight0~9_combout  & ( \my_alu|ShiftRight0~25_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight0~10_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( \my_alu|ShiftRight0~25_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout )))) ) ) ) # ( \my_alu|ShiftRight0~9_combout  & ( !\my_alu|ShiftRight0~25_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) # 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( !\my_alu|ShiftRight0~25_combout  & ( 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~10_combout ),
	.datab(!\my_alu|ShiftRight0~21_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftRight0~9_combout ),
	.dataf(!\my_alu|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~75 .extended_lut = "off";
defparam \my_alu|out~75 .lut_mask = 64'h030503F5F305F3F5;
defparam \my_alu|out~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N30
cyclonev_lcell_comb \my_alu|out~76 (
// Equation(s):
// \my_alu|out~76_combout  = ( \my_alu|out~75_combout  & ( (!\my_alu|out[30]~1_combout ) # ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~7_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~26_combout )))) ) ) # ( 
// !\my_alu|out~75_combout  & ( (\my_alu|out[30]~1_combout  & ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~7_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~26_combout ))))) ) )

	.dataa(!\my_alu|out[30]~1_combout ),
	.datab(!\my_alu|out[30]~10_combout ),
	.datac(!\my_alu|ShiftRight1~7_combout ),
	.datad(!\my_alu|ShiftRight0~26_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~76 .extended_lut = "off";
defparam \my_alu|out~76 .lut_mask = 64'h04150415AEBFAEBF;
defparam \my_alu|out~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \my_alu|out~77 (
// Equation(s):
// \my_alu|out~77_combout  = ( \my_alu|out[9]~7_combout  & ( \my_alu|out~76_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|Mux25~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\my_alu|out[9]~7_combout  & ( 
// \my_alu|out~76_combout  & ( (!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~29_combout ) ) ) ) # ( \my_alu|out[9]~7_combout  & ( !\my_alu|out~76_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|Mux25~0_combout  $ 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\my_alu|out[9]~7_combout  & ( !\my_alu|out~76_combout  & ( (\my_alu|out[30]~8_combout  & \my_alu|ShiftLeft0~29_combout ) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|ShiftLeft0~29_combout ),
	.datac(!\my_alu|Mux25~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\my_alu|out[9]~7_combout ),
	.dataf(!\my_alu|out~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~77 .extended_lut = "off";
defparam \my_alu|out~77 .lut_mask = 64'h11110AA0BBBB0AA0;
defparam \my_alu|out~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N21
cyclonev_lcell_comb \my_alu|out~74 (
// Equation(s):
// \my_alu|out~74_combout  = ( \my_alu|Mux25~0_combout  & ( \my_alu|Add4~41_sumout  & ( ((\my_alu|control_delay [1]) # (\my_alu|control_delay [0])) # (\my_alu|Add3~41_sumout ) ) ) ) # ( !\my_alu|Mux25~0_combout  & ( \my_alu|Add4~41_sumout  & ( 
// ((\my_alu|Add3~41_sumout  & !\my_alu|control_delay [0])) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux25~0_combout  & ( !\my_alu|Add4~41_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|control_delay [0]) # (\my_alu|Add3~41_sumout ))) ) ) ) # ( 
// !\my_alu|Mux25~0_combout  & ( !\my_alu|Add4~41_sumout  & ( (\my_alu|Add3~41_sumout  & (!\my_alu|control_delay [0] & !\my_alu|control_delay [1])) ) ) )

	.dataa(!\my_alu|Add3~41_sumout ),
	.datab(gnd),
	.datac(!\my_alu|control_delay [0]),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\my_alu|Mux25~0_combout ),
	.dataf(!\my_alu|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~74 .extended_lut = "off";
defparam \my_alu|out~74 .lut_mask = 64'h50005F0050FF5FFF;
defparam \my_alu|out~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N24
cyclonev_lcell_comb \my_alu|out~73 (
// Equation(s):
// \my_alu|out~73_combout  = ( \my_alu|Mux25~0_combout  & ( \my_alu|Add1~41_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a6 )))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~41_sumout )) # (\my_alu|control_delay [1]))) ) ) ) # ( !\my_alu|Mux25~0_combout  & ( \my_alu|Add1~41_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (!\my_alu|control_delay [1])) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (\my_alu|Add2~41_sumout )) # (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a6 ))))) ) ) ) # ( \my_alu|Mux25~0_combout  & ( !\my_alu|Add1~41_sumout  
// & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a6 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~41_sumout )) # (\my_alu|control_delay [1]))) ) ) ) # ( 
// !\my_alu|Mux25~0_combout  & ( !\my_alu|Add1~41_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (\my_alu|Add2~41_sumout )) # (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a6 ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Add2~41_sumout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\my_alu|Mux25~0_combout ),
	.dataf(!\my_alu|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~73 .extended_lut = "off";
defparam \my_alu|out~73 .lut_mask = 64'h041515378C9D9DBF;
defparam \my_alu|out~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N12
cyclonev_lcell_comb \my_alu|out~78 (
// Equation(s):
// \my_alu|out~78_combout  = ( \my_alu|out~74_combout  & ( \my_alu|out~73_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((\my_alu|out~77_combout  & !\my_alu|out[30]~4_combout )))) ) ) ) # ( !\my_alu|out~74_combout  & ( 
// \my_alu|out~73_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout  & (\my_alu|out~77_combout  & \my_alu|out[30]~5_combout )) # (\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ))))) ) ) ) # ( \my_alu|out~74_combout  & ( 
// !\my_alu|out~73_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~77_combout )))) ) ) ) # ( !\my_alu|out~74_combout  & ( !\my_alu|out~73_combout  & ( (\my_alu|out~77_combout  & 
// (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & \my_alu|out[30]~5_combout ))) ) ) )

	.dataa(!\my_alu|out~77_combout ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out[30]~5_combout ),
	.datae(!\my_alu|out~74_combout ),
	.dataf(!\my_alu|out~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~78 .extended_lut = "off";
defparam \my_alu|out~78 .lut_mask = 64'h00040C0403040F04;
defparam \my_alu|out~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N14
dffeas \my_alu|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[6] .is_wysiwyg = "true";
defparam \my_alu|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N3
cyclonev_lcell_comb \my_alu|Mux23~0 (
// Equation(s):
// \my_alu|Mux23~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a8  & ( \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \my_alu|imm_delay [8]) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a8  & ( 
// \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \my_alu|imm_delay [8]) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a8  & ( !\my_alu|imm_en_delay [0] & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [8]),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\my_alu|imm_en_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux23~0 .extended_lut = "off";
defparam \my_alu|Mux23~0 .lut_mask = 64'h0000CCCC0C0C0C0C;
defparam \my_alu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N0
cyclonev_lcell_comb \my_alu|ShiftRight0~23 (
// Equation(s):
// \my_alu|ShiftRight0~23_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))) # (\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a11 )) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a9  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))) # 
// (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a11 )) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  & ( !\my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a8 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a9  & ( !\my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a8  & !\my_alu|Mux31~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~23 .extended_lut = "off";
defparam \my_alu|ShiftRight0~23 .lut_mask = 64'h330033FF0F550F55;
defparam \my_alu|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N54
cyclonev_lcell_comb \my_alu|ShiftRight0~1 (
// Equation(s):
// \my_alu|ShiftRight0~1_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~1 .extended_lut = "off";
defparam \my_alu|ShiftRight0~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \my_alu|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \my_alu|ShiftRight0~19 (
// Equation(s):
// \my_alu|ShiftRight0~19_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a14 )) # (\my_alu|Mux31~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a14 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( !\my_alu|Mux30~0_combout  & ( (\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a12 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( !\my_alu|Mux30~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a12  & !\my_alu|Mux31~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~19 .extended_lut = "off";
defparam \my_alu|ShiftRight0~19 .lut_mask = 64'h330033FF550F550F;
defparam \my_alu|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \my_alu|ShiftRight0~0 (
// Equation(s):
// \my_alu|ShiftRight0~0_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~0 .extended_lut = "off";
defparam \my_alu|ShiftRight0~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \my_alu|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N42
cyclonev_lcell_comb \my_alu|out~60 (
// Equation(s):
// \my_alu|out~60_combout  = ( \my_alu|Mux29~0_combout  & ( \my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~19_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~1_combout )) ) ) ) # ( 
// !\my_alu|Mux29~0_combout  & ( \my_alu|ShiftRight0~0_combout  & ( (\my_alu|Mux28~0_combout ) # (\my_alu|ShiftRight0~23_combout ) ) ) ) # ( \my_alu|Mux29~0_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight0~19_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~1_combout )) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( (\my_alu|ShiftRight0~23_combout  & !\my_alu|Mux28~0_combout ) ) ) )

	.dataa(!\my_alu|ShiftRight0~23_combout ),
	.datab(!\my_alu|ShiftRight0~1_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftRight0~19_combout ),
	.datae(!\my_alu|Mux29~0_combout ),
	.dataf(!\my_alu|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~60 .extended_lut = "off";
defparam \my_alu|out~60 .lut_mask = 64'h505003F35F5F03F3;
defparam \my_alu|out~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N48
cyclonev_lcell_comb \my_alu|ShiftRight0~2 (
// Equation(s):
// \my_alu|ShiftRight0~2_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( ((!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )) # 
// (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 )))) # (\my_alu|Mux30~0_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( 
// (!\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) # (\my_alu|Mux31~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a25  & !\my_alu|Mux30~0_combout )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24  & ((!\my_alu|Mux30~0_combout )))) # 
// (\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a25 )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a27  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( 
// (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )) # (\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))))) ) ) )

	.dataa(!\my_alu|Mux31~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~2 .extended_lut = "off";
defparam \my_alu|ShiftRight0~2 .lut_mask = 64'h2700275527AA27FF;
defparam \my_alu|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \my_alu|ShiftRight1~0 (
// Equation(s):
// \my_alu|ShiftRight1~0_combout  = ( \my_alu|ShiftRight0~2_combout  & ( \my_alu|ShiftRight0~3_combout  ) ) # ( !\my_alu|ShiftRight0~2_combout  & ( \my_alu|ShiftRight0~3_combout  & ( \my_alu|Mux29~0_combout  ) ) ) # ( \my_alu|ShiftRight0~2_combout  & ( 
// !\my_alu|ShiftRight0~3_combout  & ( !\my_alu|Mux29~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~2_combout ),
	.dataf(!\my_alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~0 .extended_lut = "off";
defparam \my_alu|ShiftRight1~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \my_alu|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N12
cyclonev_lcell_comb \my_alu|out~61 (
// Equation(s):
// \my_alu|out~61_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~0_combout  & ( (!\my_alu|Mux28~0_combout ) # ((\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( 
// !\my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~0_combout  & ( \my_alu|out~60_combout  ) ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~0_combout  & ( (\my_alu|Mux28~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~0_combout  & ( \my_alu|out~60_combout  ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\my_alu|out~60_combout ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~61 .extended_lut = "off";
defparam \my_alu|out~61 .lut_mask = 64'h00FF010100FFABAB;
defparam \my_alu|out~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N30
cyclonev_lcell_comb \my_alu|out~62 (
// Equation(s):
// \my_alu|out~62_combout  = ( \my_alu|out[30]~8_combout  & ( \my_alu|out~61_combout  & ( (\my_alu|ShiftLeft0~27_combout  & !\my_alu|out[9]~7_combout ) ) ) ) # ( !\my_alu|out[30]~8_combout  & ( \my_alu|out~61_combout  & ( (!\my_alu|out[9]~7_combout ) # 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a8  $ (!\my_alu|Mux23~0_combout )) ) ) ) # ( \my_alu|out[30]~8_combout  & ( !\my_alu|out~61_combout  & ( (\my_alu|ShiftLeft0~27_combout  & !\my_alu|out[9]~7_combout ) ) ) ) # ( !\my_alu|out[30]~8_combout 
//  & ( !\my_alu|out~61_combout  & ( (\my_alu|out[9]~7_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a8  $ (!\my_alu|Mux23~0_combout ))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~27_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\my_alu|out[9]~7_combout ),
	.datad(!\my_alu|Mux23~0_combout ),
	.datae(!\my_alu|out[30]~8_combout ),
	.dataf(!\my_alu|out~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~62 .extended_lut = "off";
defparam \my_alu|out~62 .lut_mask = 64'h030C5050F3FC5050;
defparam \my_alu|out~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N21
cyclonev_lcell_comb \my_alu|out~59 (
// Equation(s):
// \my_alu|out~59_combout  = ( \my_alu|Add4~33_sumout  & ( \my_alu|Add3~33_sumout  & ( (!\my_alu|control_delay [0]) # ((\my_alu|Mux23~0_combout ) # (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|Add4~33_sumout  & ( \my_alu|Add3~33_sumout  & ( 
// (!\my_alu|control_delay [1] & ((!\my_alu|control_delay [0]) # (\my_alu|Mux23~0_combout ))) ) ) ) # ( \my_alu|Add4~33_sumout  & ( !\my_alu|Add3~33_sumout  & ( ((\my_alu|control_delay [0] & \my_alu|Mux23~0_combout )) # (\my_alu|control_delay [1]) ) ) ) # ( 
// !\my_alu|Add4~33_sumout  & ( !\my_alu|Add3~33_sumout  & ( (\my_alu|control_delay [0] & (!\my_alu|control_delay [1] & \my_alu|Mux23~0_combout )) ) ) )

	.dataa(!\my_alu|control_delay [0]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux23~0_combout ),
	.datae(!\my_alu|Add4~33_sumout ),
	.dataf(!\my_alu|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~59 .extended_lut = "off";
defparam \my_alu|out~59 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \my_alu|out~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N24
cyclonev_lcell_comb \my_alu|out~58 (
// Equation(s):
// \my_alu|out~58_combout  = ( \my_alu|control_delay [1] & ( \my_alu|Add1~33_sumout  & ( (!\my_alu|Mux23~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a8 )) # (\my_alu|Mux23~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a8 ) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|control_delay [1] & ( \my_alu|Add1~33_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Add2~33_sumout ) ) ) ) # ( 
// \my_alu|control_delay [1] & ( !\my_alu|Add1~33_sumout  & ( (!\my_alu|Mux23~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a8 )) # (\my_alu|Mux23~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a8 ) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|control_delay [1] & ( !\my_alu|Add1~33_sumout  & ( (\my_alu|Add2~33_sumout  & \my_alu|control_delay[0]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|Add2~33_sumout ),
	.datab(!\my_alu|Mux23~0_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\my_alu|control_delay [1]),
	.dataf(!\my_alu|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~58 .extended_lut = "off";
defparam \my_alu|out~58 .lut_mask = 64'h0505033FF5F5033F;
defparam \my_alu|out~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N36
cyclonev_lcell_comb \my_alu|out~63 (
// Equation(s):
// \my_alu|out~63_combout  = ( \my_alu|out~59_combout  & ( \my_alu|out~58_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~62_combout )))) ) ) ) # ( !\my_alu|out~59_combout  & ( 
// \my_alu|out~58_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~62_combout )))) ) ) ) # ( \my_alu|out~59_combout  & ( 
// !\my_alu|out~58_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~62_combout )))) ) ) ) # ( !\my_alu|out~59_combout  & ( !\my_alu|out~58_combout  & ( (\my_alu|out[30]~5_combout  & 
// (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & \my_alu|out~62_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out~62_combout ),
	.datae(!\my_alu|out~59_combout ),
	.dataf(!\my_alu|out~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~63 .extended_lut = "off";
defparam \my_alu|out~63 .lut_mask = 64'h0004080C02060A0E;
defparam \my_alu|out~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N38
dffeas \my_alu|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[8] .is_wysiwyg = "true";
defparam \my_alu|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \my_alu|Mux22~0 (
// Equation(s):
// \my_alu|Mux22~0_combout  = ( \my_alu|imm_delay [9] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a9  & ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  ) ) ) # ( !\my_alu|imm_delay [9] & ( \reg_file|register_rtl_1|auto_generated|ram_block1a9  & ( 
// (!\my_alu|imm_en_delay [0] & !\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) ) # ( \my_alu|imm_delay [9] & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a9  & ( (\my_alu|imm_en_delay [0] & !\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_alu|imm_delay [9]),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux22~0 .extended_lut = "off";
defparam \my_alu|Mux22~0 .lut_mask = 64'h000044448888CCCC;
defparam \my_alu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N21
cyclonev_lcell_comb \my_alu|out~51 (
// Equation(s):
// \my_alu|out~51_combout  = ( \my_alu|Mux22~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) # ( !\my_alu|Mux22~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~51 .extended_lut = "off";
defparam \my_alu|out~51 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_alu|out~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N0
cyclonev_lcell_comb \my_alu|ShiftRight0~15 (
// Equation(s):
// \my_alu|ShiftRight0~15_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a18  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a17  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~15 .extended_lut = "off";
defparam \my_alu|ShiftRight0~15 .lut_mask = 64'h55550F0F333300FF;
defparam \my_alu|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \my_alu|ShiftRight0~16 (
// Equation(s):
// \my_alu|ShiftRight0~16_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a24  & \my_alu|Mux30~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( 
// !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a23 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a23 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~16 .extended_lut = "off";
defparam \my_alu|ShiftRight0~16 .lut_mask = 64'h550F550F0033FF33;
defparam \my_alu|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \my_alu|ShiftRight0~22 (
// Equation(s):
// \my_alu|ShiftRight0~22_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a10 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a10 )) # 
// (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( !\my_alu|Mux31~0_combout  & ( (\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a9  & !\my_alu|Mux30~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~22 .extended_lut = "off";
defparam \my_alu|ShiftRight0~22 .lut_mask = 64'h550055FF330F330F;
defparam \my_alu|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N24
cyclonev_lcell_comb \my_alu|ShiftRight0~14 (
// Equation(s):
// \my_alu|ShiftRight0~14_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( \my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a13  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~14 .extended_lut = "off";
defparam \my_alu|ShiftRight0~14 .lut_mask = 64'h5555333300FF0F0F;
defparam \my_alu|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N18
cyclonev_lcell_comb \my_alu|out~52 (
// Equation(s):
// \my_alu|out~52_combout  = ( \my_alu|ShiftRight0~22_combout  & ( \my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~15_combout )) # (\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~16_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~22_combout  & ( \my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~15_combout  & ((\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & 
// (((!\my_alu|Mux28~0_combout ) # (\my_alu|ShiftRight0~16_combout )))) ) ) ) # ( \my_alu|ShiftRight0~22_combout  & ( !\my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )) # (\my_alu|ShiftRight0~15_combout ))) # 
// (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftRight0~16_combout  & \my_alu|Mux28~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~22_combout  & ( !\my_alu|ShiftRight0~14_combout  & ( (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~15_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~16_combout ))))) ) ) )

	.dataa(!\my_alu|ShiftRight0~15_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~16_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftRight0~22_combout ),
	.dataf(!\my_alu|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~52 .extended_lut = "off";
defparam \my_alu|out~52 .lut_mask = 64'h0047CC473347FF47;
defparam \my_alu|out~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N30
cyclonev_lcell_comb \my_alu|ShiftRight0~17 (
// Equation(s):
// \my_alu|ShiftRight0~17_combout  = ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a27 )) ) ) ) # ( 
// \my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a28  & \my_alu|Mux30~0_combout ) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a27 )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~17 .extended_lut = "off";
defparam \my_alu|ShiftRight0~17 .lut_mask = 64'h0F5500330F55FF33;
defparam \my_alu|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \my_alu|out~53 (
// Equation(s):
// \my_alu|out~53_combout  = ( !\my_alu|out[30]~10_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~17_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight1~6_combout )))) ) )

	.dataa(!\my_alu|ShiftRight1~6_combout ),
	.datab(!\my_alu|ShiftRight0~17_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~53 .extended_lut = "off";
defparam \my_alu|out~53 .lut_mask = 64'h3500350000000000;
defparam \my_alu|out~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N36
cyclonev_lcell_comb \my_alu|out~54 (
// Equation(s):
// \my_alu|out~54_combout  = ( \my_alu|ShiftRight0~18_combout  & ( \my_alu|ShiftRight0~17_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( 
// \my_alu|ShiftRight0~17_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|Mux28~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~18_combout  & ( 
// !\my_alu|ShiftRight0~17_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux28~0_combout ) # (\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( 
// !\my_alu|ShiftRight0~17_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|Mux28~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|ShiftRight0~18_combout ),
	.dataf(!\my_alu|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~54 .extended_lut = "off";
defparam \my_alu|out~54 .lut_mask = 64'h0005001500450055;
defparam \my_alu|out~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \my_alu|ShiftLeft0~26 (
// Equation(s):
// \my_alu|ShiftLeft0~26_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~19_combout  & ( (\my_alu|ShiftLeft0~23_combout  & \my_alu|ShiftLeft0~20_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~19_combout  & ( 
// (!\my_alu|ShiftLeft0~23_combout ) # (\my_alu|ShiftLeft0~18_combout ) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~19_combout  & ( (\my_alu|ShiftLeft0~23_combout  & \my_alu|ShiftLeft0~20_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( 
// !\my_alu|ShiftLeft0~19_combout  & ( (\my_alu|ShiftLeft0~23_combout  & \my_alu|ShiftLeft0~18_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|ShiftLeft0~23_combout ),
	.datac(!\my_alu|ShiftLeft0~18_combout ),
	.datad(!\my_alu|ShiftLeft0~20_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~26 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~26 .lut_mask = 64'h03030033CFCF0033;
defparam \my_alu|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N42
cyclonev_lcell_comb \my_alu|out~55 (
// Equation(s):
// \my_alu|out~55_combout  = ( \my_alu|out~54_combout  & ( \my_alu|ShiftLeft0~26_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|out[30]~1_combout  & !\my_alu|out~52_combout )) ) ) ) # ( !\my_alu|out~54_combout  & ( \my_alu|ShiftLeft0~26_combout  & ( 
// (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~1_combout  & (!\my_alu|out~52_combout )) # (\my_alu|out[30]~1_combout  & ((!\my_alu|out~53_combout ))))) ) ) ) # ( \my_alu|out~54_combout  & ( !\my_alu|ShiftLeft0~26_combout  & ( 
// ((!\my_alu|out[30]~1_combout  & !\my_alu|out~52_combout )) # (\my_alu|out[30]~8_combout ) ) ) ) # ( !\my_alu|out~54_combout  & ( !\my_alu|ShiftLeft0~26_combout  & ( ((!\my_alu|out[30]~1_combout  & (!\my_alu|out~52_combout )) # (\my_alu|out[30]~1_combout  
// & ((!\my_alu|out~53_combout )))) # (\my_alu|out[30]~8_combout ) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|out~52_combout ),
	.datad(!\my_alu|out~53_combout ),
	.datae(!\my_alu|out~54_combout ),
	.dataf(!\my_alu|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~55 .extended_lut = "off";
defparam \my_alu|out~55 .lut_mask = 64'hF7D5D5D5A2808080;
defparam \my_alu|out~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N12
cyclonev_lcell_comb \my_alu|out~56 (
// Equation(s):
// \my_alu|out~56_combout  = ( \my_alu|out~51_combout  & ( \my_alu|out~55_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & !\my_alu|control_delay [1]) ) ) ) # ( \my_alu|out~51_combout  & ( !\my_alu|out~55_combout  & ( (!\my_alu|out[30]~1_combout ) # 
// ((!\my_alu|control_delay[0]~DUPLICATE_q ) # ((!\my_alu|control_delay [2]) # (\my_alu|control_delay [1]))) ) ) ) # ( !\my_alu|out~51_combout  & ( !\my_alu|out~55_combout  & ( ((\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|out[30]~1_combout ) # 
// (!\my_alu|control_delay [2])))) # (\my_alu|control_delay [1]) ) ) )

	.dataa(!\my_alu|out[30]~1_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay [2]),
	.datae(!\my_alu|out~51_combout ),
	.dataf(!\my_alu|out~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~56 .extended_lut = "off";
defparam \my_alu|out~56 .lut_mask = 64'h3F2FFFEF0000C0C0;
defparam \my_alu|out~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N6
cyclonev_lcell_comb \my_alu|out~50 (
// Equation(s):
// \my_alu|out~50_combout  = ( \my_alu|Add4~29_sumout  & ( \my_alu|Mux22~0_combout  & ( ((\my_alu|control_delay [0]) # (\my_alu|control_delay [1])) # (\my_alu|Add3~29_sumout ) ) ) ) # ( !\my_alu|Add4~29_sumout  & ( \my_alu|Mux22~0_combout  & ( 
// (!\my_alu|control_delay [1] & ((\my_alu|control_delay [0]) # (\my_alu|Add3~29_sumout ))) ) ) ) # ( \my_alu|Add4~29_sumout  & ( !\my_alu|Mux22~0_combout  & ( ((\my_alu|Add3~29_sumout  & !\my_alu|control_delay [0])) # (\my_alu|control_delay [1]) ) ) ) # ( 
// !\my_alu|Add4~29_sumout  & ( !\my_alu|Mux22~0_combout  & ( (\my_alu|Add3~29_sumout  & (!\my_alu|control_delay [1] & !\my_alu|control_delay [0])) ) ) )

	.dataa(!\my_alu|Add3~29_sumout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay [0]),
	.datad(gnd),
	.datae(!\my_alu|Add4~29_sumout ),
	.dataf(!\my_alu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~50 .extended_lut = "off";
defparam \my_alu|out~50 .lut_mask = 64'h404073734C4C7F7F;
defparam \my_alu|out~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N24
cyclonev_lcell_comb \my_alu|out~49 (
// Equation(s):
// \my_alu|out~49_combout  = ( \my_alu|Add1~29_sumout  & ( \my_alu|Add2~29_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux22~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a9 )) # 
// (\my_alu|Mux22~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a9 ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add1~29_sumout  & ( \my_alu|Add2~29_sumout  & ( (!\my_alu|Mux22~0_combout  & 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a9 )))) # (\my_alu|Mux22~0_combout  & (((\my_alu|control_delay [1] & \reg_file|register_rtl_0|auto_generated|ram_block1a9 )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Add1~29_sumout  & ( !\my_alu|Add2~29_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux22~0_combout  & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a9 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a9 ) # (\my_alu|Mux22~0_combout )))) ) ) ) # ( !\my_alu|Add1~29_sumout  & 
// ( !\my_alu|Add2~29_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|Mux22~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a9 )) # (\my_alu|Mux22~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a9 ) # (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_alu|Mux22~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\my_alu|Add1~29_sumout ),
	.dataf(!\my_alu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~49 .extended_lut = "off";
defparam \my_alu|out~49 .lut_mask = 64'h0107C1C73137F1F7;
defparam \my_alu|out~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N0
cyclonev_lcell_comb \my_alu|out~57 (
// Equation(s):
// \my_alu|out~57_combout  = ( \my_alu|out~50_combout  & ( \my_alu|out~49_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~56_combout )))) ) ) ) # ( !\my_alu|out~50_combout  & ( 
// \my_alu|out~49_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~56_combout )))) ) ) ) # ( \my_alu|out~50_combout  & ( 
// !\my_alu|out~49_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~56_combout )))) ) ) ) # ( !\my_alu|out~50_combout  & ( !\my_alu|out~49_combout  & ( (\my_alu|out[30]~5_combout  & 
// (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & \my_alu|out~56_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\my_alu|out[30]~4_combout ),
	.datad(!\my_alu|out~56_combout ),
	.datae(!\my_alu|out~50_combout ),
	.dataf(!\my_alu|out~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~57 .extended_lut = "off";
defparam \my_alu|out~57 .lut_mask = 64'h0010203002122232;
defparam \my_alu|out~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y13_N2
dffeas \my_alu|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[9] .is_wysiwyg = "true";
defparam \my_alu|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N27
cyclonev_lcell_comb \my_alu|Mux20~0 (
// Equation(s):
// \my_alu|Mux20~0_combout  = ( !\my_alu|imm_en_delay[1]~DUPLICATE_q  & ( (!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))) # (\my_alu|imm_en_delay [0] & (\my_alu|imm_delay[11]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux20~0 .extended_lut = "off";
defparam \my_alu|Mux20~0 .lut_mask = 64'h03CF03CF00000000;
defparam \my_alu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \my_alu|out~31 (
// Equation(s):
// \my_alu|out~31_combout  = ( \my_alu|Mux20~0_combout  & ( \my_alu|Add2~21_sumout  & ( ((!\my_alu|control_delay [1] & (\my_alu|Add1~21_sumout )) # (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a11 )))) # 
// (\my_alu|control_delay [0]) ) ) ) # ( !\my_alu|Mux20~0_combout  & ( \my_alu|Add2~21_sumout  & ( (!\my_alu|control_delay [0] & (!\my_alu|control_delay [1] & (\my_alu|Add1~21_sumout ))) # (\my_alu|control_delay [0] & ((!\my_alu|control_delay [1]) # 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a11 )))) ) ) ) # ( \my_alu|Mux20~0_combout  & ( !\my_alu|Add2~21_sumout  & ( (!\my_alu|control_delay [0] & ((!\my_alu|control_delay [1] & (\my_alu|Add1~21_sumout )) # (\my_alu|control_delay [1] & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a11 ))))) # (\my_alu|control_delay [0] & (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|Mux20~0_combout  & ( !\my_alu|Add2~21_sumout  & ( (!\my_alu|control_delay [0] & (!\my_alu|control_delay [1] & 
// (\my_alu|Add1~21_sumout ))) # (\my_alu|control_delay [0] & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a11 )))) ) ) )

	.dataa(!\my_alu|control_delay [0]),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Add1~21_sumout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\my_alu|Mux20~0_combout ),
	.dataf(!\my_alu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~31 .extended_lut = "off";
defparam \my_alu|out~31 .lut_mask = 64'h0819193B4C5D5D7F;
defparam \my_alu|out~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \my_alu|out~32 (
// Equation(s):
// \my_alu|out~32_combout  = ( \my_alu|control_delay [1] & ( \my_alu|Add4~21_sumout  ) ) # ( !\my_alu|control_delay [1] & ( \my_alu|Add4~21_sumout  & ( (!\my_alu|control_delay [0] & (\my_alu|Add3~21_sumout )) # (\my_alu|control_delay [0] & 
// ((\my_alu|Mux20~0_combout ))) ) ) ) # ( !\my_alu|control_delay [1] & ( !\my_alu|Add4~21_sumout  & ( (!\my_alu|control_delay [0] & (\my_alu|Add3~21_sumout )) # (\my_alu|control_delay [0] & ((\my_alu|Mux20~0_combout ))) ) ) )

	.dataa(!\my_alu|control_delay [0]),
	.datab(gnd),
	.datac(!\my_alu|Add3~21_sumout ),
	.datad(!\my_alu|Mux20~0_combout ),
	.datae(!\my_alu|control_delay [1]),
	.dataf(!\my_alu|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~32 .extended_lut = "off";
defparam \my_alu|out~32 .lut_mask = 64'h0A5F00000A5FFFFF;
defparam \my_alu|out~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \my_alu|out~33 (
// Equation(s):
// \my_alu|out~33_combout  = ( \my_alu|imm_en_delay[0]~DUPLICATE_q  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  $ (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay [1]))) ) ) # ( !\my_alu|imm_en_delay[0]~DUPLICATE_q  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a11  $ (((!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ) # (\my_alu|imm_en_delay [1]))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~33 .extended_lut = "off";
defparam \my_alu|out~33 .lut_mask = 64'h0FC30FC34B4B4B4B;
defparam \my_alu|out~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \my_alu|out~36 (
// Equation(s):
// \my_alu|out~36_combout  = ( \my_alu|ShiftRight0~8_combout  & ( (\my_alu|control_delay [0] & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( (\my_alu|ShiftRight1~1_combout  & (\my_alu|control_delay [0] & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!\my_alu|ShiftRight1~1_combout ),
	.datab(gnd),
	.datac(!\my_alu|control_delay [0]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~36 .extended_lut = "off";
defparam \my_alu|out~36 .lut_mask = 64'h00050005000F000F;
defparam \my_alu|out~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \my_alu|out~35 (
// Equation(s):
// \my_alu|out~35_combout  = ( \my_alu|ShiftRight1~3_combout  & ( \my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux28~0_combout  & !\my_alu|out[30]~10_combout ) ) ) ) # ( !\my_alu|ShiftRight1~3_combout  & ( \my_alu|ShiftRight0~8_combout  & ( 
// (!\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & !\my_alu|out[30]~10_combout )) ) ) ) # ( \my_alu|ShiftRight1~3_combout  & ( !\my_alu|ShiftRight0~8_combout  & ( (\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & !\my_alu|out[30]~10_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|out[30]~10_combout ),
	.datae(!\my_alu|ShiftRight1~3_combout ),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~35 .extended_lut = "off";
defparam \my_alu|out~35 .lut_mask = 64'h00003000C000F000;
defparam \my_alu|out~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N0
cyclonev_lcell_comb \my_alu|ShiftRight0~6 (
// Equation(s):
// \my_alu|ShiftRight0~6_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ((\my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & (((\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a24 )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux31~0_combout  & (((!\my_alu|Mux30~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a25 ))) # (\my_alu|Mux31~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a24  & !\my_alu|Mux30~0_combout )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( (!\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ((\my_alu|Mux30~0_combout )))) # (\my_alu|Mux31~0_combout  & 
// (((\reg_file|register_rtl_0|auto_generated|ram_block1a24  & !\my_alu|Mux30~0_combout )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~6 .extended_lut = "off";
defparam \my_alu|ShiftRight0~6 .lut_mask = 64'h0350F350035FF35F;
defparam \my_alu|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \my_alu|ShiftRight0~20 (
// Equation(s):
// \my_alu|ShiftRight0~20_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a12 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a14 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a12 )) # 
// (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a14 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a13  & \my_alu|Mux30~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~20 .extended_lut = "off";
defparam \my_alu|ShiftRight0~20 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \my_alu|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \my_alu|ShiftRight0~5 (
// Equation(s):
// \my_alu|ShiftRight0~5_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a18  & \my_alu|Mux30~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( 
// !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a15 )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a15 )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~5 .extended_lut = "off";
defparam \my_alu|ShiftRight0~5 .lut_mask = 64'h550F550F0033FF33;
defparam \my_alu|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \my_alu|out~34 (
// Equation(s):
// \my_alu|out~34_combout  = ( \my_alu|ShiftRight0~20_combout  & ( \my_alu|ShiftRight0~5_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout 
// )))) ) ) ) # ( !\my_alu|ShiftRight0~20_combout  & ( \my_alu|ShiftRight0~5_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout  & ((\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout ) # 
// (\my_alu|ShiftRight0~6_combout )))) ) ) ) # ( \my_alu|ShiftRight0~20_combout  & ( !\my_alu|ShiftRight0~5_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )) # (\my_alu|ShiftRight0~7_combout ))) # (\my_alu|Mux29~0_combout  & 
// (((\my_alu|ShiftRight0~6_combout  & \my_alu|Mux28~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~20_combout  & ( !\my_alu|ShiftRight0~5_combout  & ( (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # 
// (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout ))))) ) ) )

	.dataa(!\my_alu|ShiftRight0~7_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~6_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftRight0~20_combout ),
	.dataf(!\my_alu|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~34 .extended_lut = "off";
defparam \my_alu|out~34 .lut_mask = 64'h0047CC473347FF47;
defparam \my_alu|out~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N18
cyclonev_lcell_comb \my_alu|out~37 (
// Equation(s):
// \my_alu|out~37_combout  = ( \my_alu|ShiftLeft0~24_combout  & ( \my_alu|out~34_combout  & ( (!\my_alu|out~36_combout  & (!\my_alu|out[30]~8_combout  & (!\my_alu|out~35_combout  & \my_alu|out[30]~1_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~24_combout  & ( 
// \my_alu|out~34_combout  & ( ((!\my_alu|out~36_combout  & (!\my_alu|out~35_combout  & \my_alu|out[30]~1_combout ))) # (\my_alu|out[30]~8_combout ) ) ) ) # ( \my_alu|ShiftLeft0~24_combout  & ( !\my_alu|out~34_combout  & ( (!\my_alu|out[30]~8_combout  & 
// ((!\my_alu|out[30]~1_combout ) # ((!\my_alu|out~36_combout  & !\my_alu|out~35_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~24_combout  & ( !\my_alu|out~34_combout  & ( ((!\my_alu|out[30]~1_combout ) # ((!\my_alu|out~36_combout  & !\my_alu|out~35_combout ))) 
// # (\my_alu|out[30]~8_combout ) ) ) )

	.dataa(!\my_alu|out~36_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|out~35_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|ShiftLeft0~24_combout ),
	.dataf(!\my_alu|out~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~37 .extended_lut = "off";
defparam \my_alu|out~37 .lut_mask = 64'hFFB3CC8033B30080;
defparam \my_alu|out~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \my_alu|out~38 (
// Equation(s):
// \my_alu|out~38_combout  = ( \my_alu|control_delay [2] & ( \my_alu|out~37_combout  & ( (\my_alu|out~33_combout  & (!\my_alu|control_delay [1] & !\my_alu|control_delay [0])) ) ) ) # ( !\my_alu|control_delay [2] & ( \my_alu|out~37_combout  & ( 
// (\my_alu|out~33_combout  & (!\my_alu|control_delay [1] & !\my_alu|control_delay [0])) ) ) ) # ( \my_alu|control_delay [2] & ( !\my_alu|out~37_combout  & ( ((!\my_alu|control_delay [0] & (\my_alu|out~33_combout )) # (\my_alu|control_delay [0] & 
// ((!\my_alu|out[30]~1_combout )))) # (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|control_delay [2] & ( !\my_alu|out~37_combout  & ( ((\my_alu|control_delay [0]) # (\my_alu|control_delay [1])) # (\my_alu|out~33_combout ) ) ) )

	.dataa(!\my_alu|out~33_combout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay [0]),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|control_delay [2]),
	.dataf(!\my_alu|out~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~38 .extended_lut = "off";
defparam \my_alu|out~38 .lut_mask = 64'h7F7F7F7340404040;
defparam \my_alu|out~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \my_alu|out~39 (
// Equation(s):
// \my_alu|out~39_combout  = ( \my_alu|out[30]~4_combout  & ( \my_alu|out~38_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & \my_alu|out~31_combout )) ) ) ) # ( !\my_alu|out[30]~4_combout  & ( \my_alu|out~38_combout  & ( (\KEY[3]~input_o  & 
// ((\my_alu|out~32_combout ) # (\my_alu|out[30]~5_combout ))) ) ) ) # ( \my_alu|out[30]~4_combout  & ( !\my_alu|out~38_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & \my_alu|out~31_combout )) ) ) ) # ( !\my_alu|out[30]~4_combout  & ( 
// !\my_alu|out~38_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & \my_alu|out~32_combout )) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\my_alu|out~31_combout ),
	.datad(!\my_alu|out~32_combout ),
	.datae(!\my_alu|out[30]~4_combout ),
	.dataf(!\my_alu|out~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~39 .extended_lut = "off";
defparam \my_alu|out~39 .lut_mask = 64'h0022020211330202;
defparam \my_alu|out~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N14
dffeas \my_alu|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[11] .is_wysiwyg = "true";
defparam \my_alu|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N59
dffeas \d_mem|write_data_delay_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[1] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N23
dffeas \d_mem|write_data_delay_1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a25 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[25] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N37
dffeas \d_mem|write_data_delay_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[9] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N21
cyclonev_lcell_comb \d_mem|data_memory_bank_3~3 (
// Equation(s):
// \d_mem|data_memory_bank_3~3_combout  = ( \d_mem|write_data_delay_1 [9] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [25])))) # (\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [1])) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) 
// ) ) # ( !\d_mem|write_data_delay_1 [9] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [25])))) # (\d_mem|always2~2_combout  & (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [1]))) ) )

	.dataa(!\d_mem|always2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [1]),
	.datad(!\d_mem|write_data_delay_1 [25]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~3 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~3 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \d_mem|data_memory_bank_3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N0
cyclonev_lcell_comb \d_mem|write_data_delay_1[2]~feeder (
// Equation(s):
// \d_mem|write_data_delay_1[2]~feeder_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|write_data_delay_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|write_data_delay_1[2]~feeder .extended_lut = "off";
defparam \d_mem|write_data_delay_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|write_data_delay_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N2
dffeas \d_mem|write_data_delay_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|write_data_delay_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[2] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N38
dffeas \d_mem|write_data_delay_1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a26 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[26] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N10
dffeas \d_mem|write_data_delay_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[10] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N36
cyclonev_lcell_comb \d_mem|data_memory_bank_3~4 (
// Equation(s):
// \d_mem|data_memory_bank_3~4_combout  = ( \d_mem|write_data_delay_1 [10] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [26])))) # (\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [2])) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q 
// ))) ) ) # ( !\d_mem|write_data_delay_1 [10] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [26])))) # (\d_mem|always2~2_combout  & (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [2]))) ) )

	.dataa(!\d_mem|always2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [2]),
	.datad(!\d_mem|write_data_delay_1 [26]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~4 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~4 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \d_mem|data_memory_bank_3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N47
dffeas \d_mem|write_data_delay_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[11] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N41
dffeas \d_mem|write_data_delay_1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a27 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[27] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N38
dffeas \d_mem|write_data_delay_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[3] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N39
cyclonev_lcell_comb \d_mem|data_memory_bank_3~5 (
// Equation(s):
// \d_mem|data_memory_bank_3~5_combout  = ( \d_mem|write_data_delay_1 [3] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [27])))) # (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\d_mem|write_data_delay_1 
// [11])))) ) ) # ( !\d_mem|write_data_delay_1 [3] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [27])))) # (\d_mem|always2~2_combout  & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [11]))) ) )

	.dataa(!\d_mem|always2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [11]),
	.datad(!\d_mem|write_data_delay_1 [27]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~5 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \d_mem|data_memory_bank_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N23
dffeas \d_mem|write_data_delay_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[12] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N14
dffeas \d_mem|write_data_delay_1[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a28 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[28] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \d_mem|write_data_delay_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[4] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N12
cyclonev_lcell_comb \d_mem|data_memory_bank_3~6 (
// Equation(s):
// \d_mem|data_memory_bank_3~6_combout  = ( \d_mem|write_data_delay_1 [4] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [28])))) # (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\d_mem|write_data_delay_1 
// [12])))) ) ) # ( !\d_mem|write_data_delay_1 [4] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [28])))) # (\d_mem|always2~2_combout  & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [12]))) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|always2~2_combout ),
	.datac(!\d_mem|write_data_delay_1 [12]),
	.datad(!\d_mem|write_data_delay_1 [28]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~6 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~6 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \d_mem|data_memory_bank_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\d_mem|data_memory_bank_3~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d_mem|data_memory_bank_3~6_combout ,\d_mem|data_memory_bank_3~5_combout ,\d_mem|data_memory_bank_3~4_combout ,\d_mem|data_memory_bank_3~3_combout ,\d_mem|data_memory_bank_3~2_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram3_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_3_rtl_0|altsyncram_67s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N9
cyclonev_lcell_comb \reg_file|register~42 (
// Equation(s):
// \reg_file|register~42_combout  = ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3  & ( (!\d_mem|always4~6_combout ) # ((!\d_mem|is_signed_delay_3~q ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3  & ( (\d_mem|always4~6_combout  & (\d_mem|read_data~1_combout  & \d_mem|is_signed_delay_3~q )) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|read_data~1_combout ),
	.datac(!\d_mem|is_signed_delay_3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~42 .extended_lut = "off";
defparam \reg_file|register~42 .lut_mask = 64'h01010101FBFBFBFB;
defparam \reg_file|register~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N3
cyclonev_lcell_comb \reg_file|register~43 (
// Equation(s):
// \reg_file|register~43_combout  = ( \d_mem|address_delay [27] & ( \reg_file|register~42_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [27] & ( \reg_file|register~42_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [27] & ( !\reg_file|register~42_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [27] & ( !\reg_file|register~42_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~17_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [27]),
	.dataf(!\reg_file|register~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~43 .extended_lut = "off";
defparam \reg_file|register~43 .lut_mask = 64'h0F0F0F5F0FCF0FDF;
defparam \reg_file|register~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~12 (
// Equation(s):
// \my_alu|ShiftLeft0~12_combout  = ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a13 ) # (\my_alu|Mux30~0_combout ) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a14 )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))) ) ) ) # ( 
// \my_alu|Mux31~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a13 ) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a11  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a14 )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~12 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~12 .lut_mask = 64'h474700CC474733FF;
defparam \my_alu|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N27
cyclonev_lcell_comb \my_alu|out~176 (
// Equation(s):
// \my_alu|out~176_combout  = ( \my_alu|ShiftLeft0~37_combout  & ( \my_alu|ShiftLeft0~45_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~12_combout 
// ))) ) ) ) # ( !\my_alu|ShiftLeft0~37_combout  & ( \my_alu|ShiftLeft0~45_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~12_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~37_combout  & ( !\my_alu|ShiftLeft0~45_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~12_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~37_combout  & ( !\my_alu|ShiftLeft0~45_combout  & ( (\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~36_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~12_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~12_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftLeft0~36_combout ),
	.datae(!\my_alu|ShiftLeft0~37_combout ),
	.dataf(!\my_alu|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~176 .extended_lut = "off";
defparam \my_alu|out~176 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \my_alu|out~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N18
cyclonev_lcell_comb \my_alu|ShiftRight0~36 (
// Equation(s):
// \my_alu|ShiftRight0~36_combout  = ( \my_alu|ShiftRight0~13_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~12_combout ) # (\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 
// )) ) ) # ( !\my_alu|ShiftRight0~13_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~12_combout )))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~12_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~36 .extended_lut = "off";
defparam \my_alu|ShiftRight0~36 .lut_mask = 64'h0C550C553F553F55;
defparam \my_alu|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N15
cyclonev_lcell_comb \my_alu|ShiftRight1~16 (
// Equation(s):
// \my_alu|ShiftRight1~16_combout  = ( \my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight1~4_combout  & ( !\my_alu|Mux28~0_combout  ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight1~4_combout  & ( (\my_alu|Mux29~0_combout  & 
// !\my_alu|Mux28~0_combout ) ) ) ) # ( \my_alu|ShiftRight0~12_combout  & ( !\my_alu|ShiftRight1~4_combout  & ( (!\my_alu|Mux29~0_combout  & !\my_alu|Mux28~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~12_combout ),
	.dataf(!\my_alu|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~16 .extended_lut = "off";
defparam \my_alu|ShiftRight1~16 .lut_mask = 64'h0000C0C03030F0F0;
defparam \my_alu|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N42
cyclonev_lcell_comb \my_alu|out~174 (
// Equation(s):
// \my_alu|out~174_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( \my_alu|ShiftRight1~16_combout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|out[30]~1_combout )) # (\my_alu|ShiftRight0~36_combout ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( \my_alu|ShiftRight1~16_combout  & ( !\my_alu|out[30]~1_combout  ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( !\my_alu|ShiftRight1~16_combout  & ( 
// ((\my_alu|ShiftRight0~36_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|out[30]~1_combout ) ) ) )

	.dataa(!\my_alu|ShiftRight0~36_combout ),
	.datab(gnd),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\my_alu|ShiftRight1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~174 .extended_lut = "off";
defparam \my_alu|out~174 .lut_mask = 64'h000005FFFF00F5FF;
defparam \my_alu|out~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N54
cyclonev_lcell_comb \my_alu|out~175 (
// Equation(s):
// \my_alu|out~175_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( (!\my_alu|imm_en_delay [1] & (!\my_alu|imm_delay[11]~DUPLICATE_q  & ((\my_alu|imm_en_delay[0]~DUPLICATE_q 
// )))) # (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_U_J_delay [14]) # (\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( 
// (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay [14] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_delay[11]~DUPLICATE_q ) # ((!\my_alu|imm_en_delay[0]~DUPLICATE_q )))) # 
// (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_U_J_delay [14]) # (\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a26  & ( 
// (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & ((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay [14] & !\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [14]),
	.datad(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~175 .extended_lut = "off";
defparam \my_alu|out~175 .lut_mask = 64'h0344FCBBCF4430BB;
defparam \my_alu|out~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N45
cyclonev_lcell_comb \my_alu|ShiftLeft0~25 (
// Equation(s):
// \my_alu|ShiftLeft0~25_combout  = ( \my_alu|ShiftLeft0~15_combout  & ( \my_alu|ShiftLeft0~13_combout  & ( ((!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~14_combout )) # (\my_alu|ShiftLeft0~23_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~15_combout  & ( 
// \my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout ) # (\my_alu|ShiftLeft0~23_combout ))) ) ) ) # ( \my_alu|ShiftLeft0~15_combout  & ( !\my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|ShiftLeft0~23_combout  & 
// (!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~14_combout )) # (\my_alu|ShiftLeft0~23_combout  & (\my_alu|Mux28~0_combout )) ) ) ) # ( !\my_alu|ShiftLeft0~15_combout  & ( !\my_alu|ShiftLeft0~13_combout  & ( (!\my_alu|ShiftLeft0~23_combout  & 
// (!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|ShiftLeft0~23_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftLeft0~14_combout ),
	.datae(!\my_alu|ShiftLeft0~15_combout ),
	.dataf(!\my_alu|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~25 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~25 .lut_mask = 64'h00C003C330F033F3;
defparam \my_alu|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N36
cyclonev_lcell_comb \my_alu|out~177 (
// Equation(s):
// \my_alu|out~177_combout  = ( \my_alu|out~175_combout  & ( \my_alu|ShiftLeft0~25_combout  & ( ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~174_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~176_combout ))) # (\my_alu|out[30]~95_combout ) ) ) ) # 
// ( !\my_alu|out~175_combout  & ( \my_alu|ShiftLeft0~25_combout  & ( (!\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~174_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~176_combout )))) # (\my_alu|out[30]~95_combout  & 
// (((\my_alu|out[30]~8_combout )))) ) ) ) # ( \my_alu|out~175_combout  & ( !\my_alu|ShiftLeft0~25_combout  & ( (!\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~174_combout ))) # (\my_alu|out[30]~8_combout  & 
// (\my_alu|out~176_combout )))) # (\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout )))) ) ) ) # ( !\my_alu|out~175_combout  & ( !\my_alu|ShiftLeft0~25_combout  & ( (!\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & 
// ((\my_alu|out~174_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~176_combout )))) ) ) )

	.dataa(!\my_alu|out~176_combout ),
	.datab(!\my_alu|out[30]~95_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~174_combout ),
	.datae(!\my_alu|out~175_combout ),
	.dataf(!\my_alu|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~177 .extended_lut = "off";
defparam \my_alu|out~177 .lut_mask = 64'h04C434F407C737F7;
defparam \my_alu|out~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N0
cyclonev_lcell_comb \my_alu|out~173 (
// Equation(s):
// \my_alu|out~173_combout  = ( \my_alu|Add3~97_sumout  & ( \my_alu|Add4~97_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\my_alu|Mux5~0_combout ) ) ) ) # ( !\my_alu|Add3~97_sumout  & ( \my_alu|Add4~97_sumout  & ( 
// ((\my_alu|Mux5~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~97_sumout  & ( !\my_alu|Add4~97_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|Mux5~0_combout ))) ) ) ) # ( !\my_alu|Add3~97_sumout  & ( !\my_alu|Add4~97_sumout  & ( (\my_alu|Mux5~0_combout  & (!\my_alu|control_delay [1] & \my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\my_alu|Mux5~0_combout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_alu|Add3~97_sumout ),
	.dataf(!\my_alu|Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~173 .extended_lut = "off";
defparam \my_alu|out~173 .lut_mask = 64'h0404C4C43737F7F7;
defparam \my_alu|out~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N48
cyclonev_lcell_comb \my_alu|out~178 (
// Equation(s):
// \my_alu|out~178_combout  = ( \my_alu|Add2~97_sumout  & ( \my_alu|Add1~97_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux5~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a26 )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a26 ) # (\my_alu|Mux5~0_combout )))) ) ) ) # ( !\my_alu|Add2~97_sumout  & ( \my_alu|Add1~97_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\my_alu|Mux5~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a26 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a26 ) # 
// (\my_alu|Mux5~0_combout )))) ) ) ) # ( \my_alu|Add2~97_sumout  & ( !\my_alu|Add1~97_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & (\my_alu|Mux5~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a26 ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a26 ) # (\my_alu|Mux5~0_combout )))) ) ) ) # ( !\my_alu|Add2~97_sumout  & ( !\my_alu|Add1~97_sumout  & ( (\my_alu|control_delay 
// [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux5~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a26 )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a26 ) # 
// (\my_alu|Mux5~0_combout ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Mux5~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\my_alu|Add2~97_sumout ),
	.dataf(!\my_alu|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~178 .extended_lut = "off";
defparam \my_alu|out~178 .lut_mask = 64'h01134557899BCDDF;
defparam \my_alu|out~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N54
cyclonev_lcell_comb \my_alu|out~179 (
// Equation(s):
// \my_alu|out~179_combout  = ( \my_alu|out~173_combout  & ( \my_alu|out~178_combout  & ( ((!\my_alu|control_delay [2]) # (\my_alu|control_delay [4])) # (\my_alu|out~177_combout ) ) ) ) # ( !\my_alu|out~173_combout  & ( \my_alu|out~178_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~177_combout ))) ) ) ) # ( \my_alu|out~173_combout  & ( !\my_alu|out~178_combout  & ( ((\my_alu|out~177_combout  & \my_alu|control_delay [2])) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~173_combout  & ( !\my_alu|out~178_combout  & ( (\my_alu|out~177_combout  & (!\my_alu|control_delay [4] & \my_alu|control_delay [2])) ) ) )

	.dataa(!\my_alu|out~177_combout ),
	.datab(gnd),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|control_delay [2]),
	.datae(!\my_alu|out~173_combout ),
	.dataf(!\my_alu|out~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~179 .extended_lut = "off";
defparam \my_alu|out~179 .lut_mask = 64'h00500F5FF050FF5F;
defparam \my_alu|out~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N56
dffeas \my_alu|out[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[26] .is_wysiwyg = "true";
defparam \my_alu|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N44
dffeas \d_mem|address_delay[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[26] .is_wysiwyg = "true";
defparam \d_mem|address_delay[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N12
cyclonev_lcell_comb \reg_file|register~38 (
// Equation(s):
// \reg_file|register~38_combout  = ( \d_mem|read_data~1_combout  & ( ((\d_mem|always4~6_combout  & \d_mem|is_signed_delay_3~q )) # (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 ) ) ) # ( !\d_mem|read_data~1_combout  & ( 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2  & ((!\d_mem|always4~6_combout ) # (!\d_mem|is_signed_delay_3~q ))) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|is_signed_delay_3~q ),
	.datac(gnd),
	.datad(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~38 .extended_lut = "off";
defparam \reg_file|register~38 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \reg_file|register~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N42
cyclonev_lcell_comb \reg_file|register~39 (
// Equation(s):
// \reg_file|register~39_combout  = ( \d_mem|address_delay [26] & ( \reg_file|register~38_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [26] & ( \reg_file|register~38_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [26] & ( !\reg_file|register~38_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [26] & ( !\reg_file|register~38_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~17_combout ),
	.datae(!\d_mem|address_delay [26]),
	.dataf(!\reg_file|register~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~39 .extended_lut = "off";
defparam \reg_file|register~39 .lut_mask = 64'h00FF05FF0CFF0DFF;
defparam \reg_file|register~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N39
cyclonev_lcell_comb \my_alu|Mux6~0 (
// Equation(s):
// \my_alu|Mux6~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [1]) # ((\my_alu|imm_U_J_delay [13])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay [1] & ((\my_alu|imm_U_J_delay [13])))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [13]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux6~0 .extended_lut = "off";
defparam \my_alu|Mux6~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N48
cyclonev_lcell_comb \my_alu|out~159 (
// Equation(s):
// \my_alu|out~159_combout  = ( \my_alu|Add3~89_sumout  & ( \my_alu|Add4~89_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|Mux6~0_combout ) # (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|Add3~89_sumout  & ( \my_alu|Add4~89_sumout  & ( 
// ((\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux6~0_combout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~89_sumout  & ( !\my_alu|Add4~89_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|Mux6~0_combout ))) ) ) ) # ( !\my_alu|Add3~89_sumout  & ( !\my_alu|Add4~89_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (!\my_alu|control_delay [1] & \my_alu|Mux6~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux6~0_combout ),
	.datae(!\my_alu|Add3~89_sumout ),
	.dataf(!\my_alu|Add4~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~159 .extended_lut = "off";
defparam \my_alu|out~159 .lut_mask = 64'h0030C0F00F3FCFFF;
defparam \my_alu|out~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N21
cyclonev_lcell_comb \my_alu|ShiftRight0~35 (
// Equation(s):
// \my_alu|ShiftRight0~35_combout  = ( \my_alu|ShiftRight0~18_combout  & ( \my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( 
// \my_alu|Mux29~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|Mux28~0_combout ) ) ) ) # ( \my_alu|ShiftRight0~18_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~17_combout ))) 
// # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~17_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftRight0~17_combout ),
	.datae(!\my_alu|ShiftRight0~18_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~35 .extended_lut = "off";
defparam \my_alu|ShiftRight0~35 .lut_mask = 64'h03F303F30303F3F3;
defparam \my_alu|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N33
cyclonev_lcell_comb \my_alu|ShiftRight1~14 (
// Equation(s):
// \my_alu|ShiftRight1~14_combout  = ( \my_alu|ShiftRight0~17_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftRight1~6_combout ))) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( (!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight1~6_combout  & \my_alu|Mux29~0_combout )) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftRight1~6_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~14 .extended_lut = "off";
defparam \my_alu|ShiftRight1~14 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \my_alu|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N48
cyclonev_lcell_comb \my_alu|out~160 (
// Equation(s):
// \my_alu|out~160_combout  = ( \my_alu|ShiftRight0~35_combout  & ( \my_alu|ShiftRight1~14_combout  & ( (!\my_alu|out[30]~1_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~35_combout  & ( 
// \my_alu|ShiftRight1~14_combout  & ( (!\my_alu|out[30]~1_combout  & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) # (\my_alu|out[30]~1_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \my_alu|ShiftRight0~35_combout  & ( !\my_alu|ShiftRight1~14_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|out[30]~1_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~35_combout  & ( !\my_alu|ShiftRight1~14_combout  & ( (\my_alu|out[30]~1_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\my_alu|ShiftRight0~35_combout ),
	.dataf(!\my_alu|ShiftRight1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~160 .extended_lut = "off";
defparam \my_alu|out~160 .lut_mask = 64'h0033003FCCF3CCFF;
defparam \my_alu|out~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N42
cyclonev_lcell_comb \my_alu|out~161 (
// Equation(s):
// \my_alu|out~161_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay [1] & (!\my_alu|imm_U_J_delay [13]))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_delay[11]~DUPLICATE_q )) # (\my_alu|imm_en_delay [1]))) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [1]) # ((!\my_alu|imm_U_J_delay [13])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_delay[11]~DUPLICATE_q )) # (\my_alu|imm_en_delay [1]))) ) ) ) # ( 
// \reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [1]) # ((\my_alu|imm_U_J_delay [13])))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & ((\my_alu|imm_delay[11]~DUPLICATE_q )))) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a25  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay [1] & (\my_alu|imm_U_J_delay [13]))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay [1] & ((\my_alu|imm_delay[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [13]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a25 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~161 .extended_lut = "off";
defparam \my_alu|out~161 .lut_mask = 64'h02468ACEFDB97531;
defparam \my_alu|out~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N39
cyclonev_lcell_comb \my_alu|out~162 (
// Equation(s):
// \my_alu|out~162_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~32_combout  & ( (!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~17_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftLeft0~32_combout  & ( 
// (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~43_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~38_combout )) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~32_combout  & ( (\my_alu|Mux29~0_combout  & 
// \my_alu|ShiftLeft0~17_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftLeft0~32_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~43_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~38_combout )) ) ) )

	.dataa(!\my_alu|ShiftLeft0~38_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftLeft0~43_combout ),
	.datad(!\my_alu|ShiftLeft0~17_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~162 .extended_lut = "off";
defparam \my_alu|out~162 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \my_alu|out~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N6
cyclonev_lcell_comb \my_alu|out~163 (
// Equation(s):
// \my_alu|out~163_combout  = ( \my_alu|ShiftLeft0~26_combout  & ( \my_alu|out~162_combout  & ( ((!\my_alu|out[30]~95_combout  & (\my_alu|out~160_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~161_combout )))) # (\my_alu|out[30]~8_combout ) ) ) ) 
// # ( !\my_alu|ShiftLeft0~26_combout  & ( \my_alu|out~162_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & (\my_alu|out~160_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~161_combout ))))) # (\my_alu|out[30]~8_combout  
// & (((!\my_alu|out[30]~95_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~26_combout  & ( !\my_alu|out~162_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & (\my_alu|out~160_combout )) # (\my_alu|out[30]~95_combout  & 
// ((\my_alu|out~161_combout ))))) # (\my_alu|out[30]~8_combout  & (((\my_alu|out[30]~95_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~26_combout  & ( !\my_alu|out~162_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & 
// (\my_alu|out~160_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~161_combout ))))) ) ) )

	.dataa(!\my_alu|out~160_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|out[30]~95_combout ),
	.datad(!\my_alu|out~161_combout ),
	.datae(!\my_alu|ShiftLeft0~26_combout ),
	.dataf(!\my_alu|out~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~163 .extended_lut = "off";
defparam \my_alu|out~163 .lut_mask = 64'h404C434F707C737F;
defparam \my_alu|out~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N57
cyclonev_lcell_comb \my_alu|out~164 (
// Equation(s):
// \my_alu|out~164_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( \my_alu|Add2~89_sumout  & ( ((!\my_alu|control_delay [1] & ((\my_alu|Add1~89_sumout ))) # (\my_alu|control_delay [1] & (\my_alu|Mux6~0_combout ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( \my_alu|Add2~89_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add1~89_sumout  & !\my_alu|control_delay [1])))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])) # (\my_alu|Mux6~0_combout ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( !\my_alu|Add2~89_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1] & ((\my_alu|Add1~89_sumout ))) # (\my_alu|control_delay [1] & (\my_alu|Mux6~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|control_delay [1])))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( !\my_alu|Add2~89_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add1~89_sumout  & !\my_alu|control_delay [1])))) # (\my_alu|control_delay[0]~DUPLICATE_q  & 
// (\my_alu|Mux6~0_combout  & ((\my_alu|control_delay [1])))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|Mux6~0_combout ),
	.datac(!\my_alu|Add1~89_sumout ),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\my_alu|Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~164 .extended_lut = "off";
defparam \my_alu|out~164 .lut_mask = 64'h0A110A775F115F77;
defparam \my_alu|out~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N18
cyclonev_lcell_comb \my_alu|out~165 (
// Equation(s):
// \my_alu|out~165_combout  = ( \my_alu|out~163_combout  & ( \my_alu|out~164_combout  & ( (!\my_alu|control_delay [4]) # (\my_alu|out~159_combout ) ) ) ) # ( !\my_alu|out~163_combout  & ( \my_alu|out~164_combout  & ( (!\my_alu|control_delay [4] & 
// (!\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & ((\my_alu|out~159_combout ))) ) ) ) # ( \my_alu|out~163_combout  & ( !\my_alu|out~164_combout  & ( (!\my_alu|control_delay [4] & (\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & 
// ((\my_alu|out~159_combout ))) ) ) ) # ( !\my_alu|out~163_combout  & ( !\my_alu|out~164_combout  & ( (\my_alu|control_delay [4] & \my_alu|out~159_combout ) ) ) )

	.dataa(!\my_alu|control_delay [4]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [2]),
	.datad(!\my_alu|out~159_combout ),
	.datae(!\my_alu|out~163_combout ),
	.dataf(!\my_alu|out~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~165 .extended_lut = "off";
defparam \my_alu|out~165 .lut_mask = 64'h00550A5FA0F5AAFF;
defparam \my_alu|out~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N20
dffeas \my_alu|out[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[25] .is_wysiwyg = "true";
defparam \my_alu|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N47
dffeas \d_mem|address_delay[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[25] .is_wysiwyg = "true";
defparam \d_mem|address_delay[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N18
cyclonev_lcell_comb \reg_file|register~40 (
// Equation(s):
// \reg_file|register~40_combout  = ( \d_mem|always4~6_combout  & ( (!\d_mem|is_signed_delay_3~q  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 )) # (\d_mem|is_signed_delay_3~q  & ((\d_mem|read_data~1_combout ))) ) ) # ( 
// !\d_mem|always4~6_combout  & ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1  ) )

	.dataa(gnd),
	.datab(!\d_mem|is_signed_delay_3~q ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|always4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~40 .extended_lut = "off";
defparam \reg_file|register~40 .lut_mask = 64'h0F0F0F0F0C3F0C3F;
defparam \reg_file|register~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N45
cyclonev_lcell_comb \reg_file|register~41 (
// Equation(s):
// \reg_file|register~41_combout  = ( \d_mem|address_delay [25] & ( \reg_file|register~40_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [25] & ( \reg_file|register~40_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [25] & ( !\reg_file|register~40_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [25] & ( !\reg_file|register~40_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~17_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [25]),
	.dataf(!\reg_file|register~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~41 .extended_lut = "off";
defparam \reg_file|register~41 .lut_mask = 64'h0F0F0F5F0FCF0FDF;
defparam \reg_file|register~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N21
cyclonev_lcell_comb \my_alu|ShiftRight1~13 (
// Equation(s):
// \my_alu|ShiftRight1~13_combout  = ( \my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|ShiftLeft0~23_combout  & ((\my_alu|ShiftRight0~6_combout ))) # (\my_alu|ShiftLeft0~23_combout  & (\my_alu|ShiftRight1~3_combout )))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~23_combout )) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|ShiftLeft0~23_combout  & ((\my_alu|ShiftRight0~6_combout ))) # (\my_alu|ShiftLeft0~23_combout  & 
// (\my_alu|ShiftRight1~3_combout )))) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftLeft0~23_combout ),
	.datac(!\my_alu|ShiftRight1~3_combout ),
	.datad(!\my_alu|ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~13 .extended_lut = "off";
defparam \my_alu|ShiftRight1~13 .lut_mask = 64'h028A028A139B139B;
defparam \my_alu|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N45
cyclonev_lcell_comb \my_alu|ShiftRight0~34 (
// Equation(s):
// \my_alu|ShiftRight0~34_combout  = ( \my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~6_combout )) # (\my_alu|Mux29~0_combout ))) # (\my_alu|Mux28~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a31 
// )))) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout )))) # (\my_alu|Mux28~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\my_alu|ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~34 .extended_lut = "off";
defparam \my_alu|ShiftRight0~34 .lut_mask = 64'h038B038B47CF47CF;
defparam \my_alu|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N6
cyclonev_lcell_comb \my_alu|out~146 (
// Equation(s):
// \my_alu|out~146_combout  = ( \my_alu|out[30]~1_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) # ( !\my_alu|out[30]~1_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((\my_alu|ShiftRight1~13_combout )))) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|ShiftRight1~13_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|ShiftRight0~34_combout ))))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|ShiftRight1~13_combout ),
	.datad(!\my_alu|ShiftRight0~34_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~146 .extended_lut = "off";
defparam \my_alu|out~146 .lut_mask = 64'h0E1F0E1F55555555;
defparam \my_alu|out~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N33
cyclonev_lcell_comb \my_alu|out~147 (
// Equation(s):
// \my_alu|out~147_combout  = ( \my_alu|Mux8~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a23  ) ) # ( !\my_alu|Mux8~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a23  ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~147 .extended_lut = "off";
defparam \my_alu|out~147 .lut_mask = 64'h55555555AAAAAAAA;
defparam \my_alu|out~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N18
cyclonev_lcell_comb \my_alu|ShiftLeft0~28 (
// Equation(s):
// \my_alu|ShiftLeft0~28_combout  = ( \my_alu|ShiftLeft0~8_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~10_combout ))) ) ) # ( !\my_alu|ShiftLeft0~8_combout  & ( (!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~10_combout  & \my_alu|Mux29~0_combout )) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftLeft0~10_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~28 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~28 .lut_mask = 64'h02020202A2A2A2A2;
defparam \my_alu|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N36
cyclonev_lcell_comb \my_alu|out~148 (
// Equation(s):
// \my_alu|out~148_combout  = ( \my_alu|ShiftLeft0~39_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout ) # (\my_alu|ShiftLeft0~42_combout )))) # (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )) 
// # (\my_alu|ShiftLeft0~9_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~39_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout ) # (\my_alu|ShiftLeft0~42_combout )))) # (\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftLeft0~9_combout  & ((\my_alu|Mux28~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~39_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~42_combout  & !\my_alu|Mux28~0_combout )))) # 
// (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )) # (\my_alu|ShiftLeft0~9_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~39_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~42_combout  & 
// !\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~9_combout  & ((\my_alu|Mux28~0_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~9_combout ),
	.datab(!\my_alu|ShiftLeft0~42_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftLeft0~39_combout ),
	.dataf(!\my_alu|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~148 .extended_lut = "off";
defparam \my_alu|out~148 .lut_mask = 64'h30053F0530F53FF5;
defparam \my_alu|out~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N24
cyclonev_lcell_comb \my_alu|out~149 (
// Equation(s):
// \my_alu|out~149_combout  = ( \my_alu|ShiftLeft0~28_combout  & ( \my_alu|out~148_combout  & ( ((!\my_alu|out[30]~95_combout  & (\my_alu|out~146_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~147_combout )))) # (\my_alu|out[30]~8_combout ) ) ) ) 
// # ( !\my_alu|ShiftLeft0~28_combout  & ( \my_alu|out~148_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & (\my_alu|out~146_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~147_combout ))))) # (\my_alu|out[30]~8_combout  
// & (!\my_alu|out[30]~95_combout )) ) ) ) # ( \my_alu|ShiftLeft0~28_combout  & ( !\my_alu|out~148_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & (\my_alu|out~146_combout )) # (\my_alu|out[30]~95_combout  & 
// ((\my_alu|out~147_combout ))))) # (\my_alu|out[30]~8_combout  & (\my_alu|out[30]~95_combout )) ) ) ) # ( !\my_alu|ShiftLeft0~28_combout  & ( !\my_alu|out~148_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & 
// (\my_alu|out~146_combout )) # (\my_alu|out[30]~95_combout  & ((\my_alu|out~147_combout ))))) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out[30]~95_combout ),
	.datac(!\my_alu|out~146_combout ),
	.datad(!\my_alu|out~147_combout ),
	.datae(!\my_alu|ShiftLeft0~28_combout ),
	.dataf(!\my_alu|out~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~149 .extended_lut = "off";
defparam \my_alu|out~149 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \my_alu|out~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N54
cyclonev_lcell_comb \my_alu|out~145 (
// Equation(s):
// \my_alu|out~145_combout  = ( \my_alu|Add4~81_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Add3~81_sumout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux8~0_combout ))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~81_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Add3~81_sumout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux8~0_combout )))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux8~0_combout ),
	.datad(!\my_alu|Add3~81_sumout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~145 .extended_lut = "off";
defparam \my_alu|out~145 .lut_mask = 64'h028A028A57DF57DF;
defparam \my_alu|out~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N30
cyclonev_lcell_comb \my_alu|out~150 (
// Equation(s):
// \my_alu|out~150_combout  = ( \my_alu|Add2~81_sumout  & ( \my_alu|Add1~81_sumout  & ( (!\my_alu|control_delay [1]) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a23  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux8~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ((\my_alu|Mux8~0_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add2~81_sumout  & ( \my_alu|Add1~81_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a23  & \my_alu|Mux8~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\my_alu|Mux8~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a23 )))) ) ) ) # ( \my_alu|Add2~81_sumout  & ( !\my_alu|Add1~81_sumout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a23  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay 
// [1]) # (\my_alu|Mux8~0_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & (((\my_alu|control_delay [1] & \my_alu|Mux8~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Add2~81_sumout  & ( 
// !\my_alu|Add1~81_sumout  & ( (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a23  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux8~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & 
// ((\my_alu|Mux8~0_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux8~0_combout ),
	.datae(!\my_alu|Add2~81_sumout ),
	.dataf(!\my_alu|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~150 .extended_lut = "off";
defparam \my_alu|out~150 .lut_mask = 64'h01073137C1C7F1F7;
defparam \my_alu|out~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N12
cyclonev_lcell_comb \my_alu|out~151 (
// Equation(s):
// \my_alu|out~151_combout  = ( \my_alu|out~150_combout  & ( (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # ((\my_alu|out~149_combout )))) # (\my_alu|control_delay [4] & (((\my_alu|out~145_combout )))) ) ) # ( !\my_alu|out~150_combout  & ( 
// (!\my_alu|control_delay [4] & (\my_alu|control_delay [2] & (\my_alu|out~149_combout ))) # (\my_alu|control_delay [4] & (((\my_alu|out~145_combout )))) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|out~149_combout ),
	.datad(!\my_alu|out~145_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~151 .extended_lut = "off";
defparam \my_alu|out~151 .lut_mask = 64'h043704378CBF8CBF;
defparam \my_alu|out~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N14
dffeas \my_alu|out[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[23] .is_wysiwyg = "true";
defparam \my_alu|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N59
dffeas \d_mem|address_delay[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[23] .is_wysiwyg = "true";
defparam \d_mem|address_delay[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N42
cyclonev_lcell_comb \reg_file|register~34 (
// Equation(s):
// \reg_file|register~34_combout  = ( \d_mem|always4~6_combout  & ( (!\d_mem|is_signed_delay_3~q  & (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|is_signed_delay_3~q  & ((\d_mem|read_data~1_combout ))) ) ) # ( 
// !\d_mem|always4~6_combout  & ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  ) )

	.dataa(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!\d_mem|is_signed_delay_3~q ),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|always4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~34 .extended_lut = "off";
defparam \reg_file|register~34 .lut_mask = 64'h55555555505F505F;
defparam \reg_file|register~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N57
cyclonev_lcell_comb \reg_file|register~35 (
// Equation(s):
// \reg_file|register~35_combout  = ( \d_mem|address_delay [23] & ( \reg_file|register~34_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [23] & ( \reg_file|register~34_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [23] & ( !\reg_file|register~34_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [23] & ( !\reg_file|register~34_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~17_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [23]),
	.dataf(!\reg_file|register~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~35 .extended_lut = "off";
defparam \reg_file|register~35 .lut_mask = 64'h0F0F0F5F0FCF0FDF;
defparam \reg_file|register~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N30
cyclonev_lcell_comb \my_alu|ShiftLeft0~14 (
// Equation(s):
// \my_alu|ShiftLeft0~14_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~14 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~14 .lut_mask = 64'h0F0F3333555500FF;
defparam \my_alu|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N12
cyclonev_lcell_comb \my_alu|out~113 (
// Equation(s):
// \my_alu|out~113_combout  = ( \my_alu|ShiftLeft0~36_combout  & ( \my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~12_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~14_combout 
// ))) ) ) ) # ( !\my_alu|ShiftLeft0~36_combout  & ( \my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~12_combout ))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~14_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~36_combout  & ( !\my_alu|ShiftLeft0~37_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~12_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~14_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~36_combout  & ( !\my_alu|ShiftLeft0~37_combout  & ( (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~12_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~14_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~14_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~12_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~36_combout ),
	.dataf(!\my_alu|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~113 .extended_lut = "off";
defparam \my_alu|out~113 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \my_alu|out~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N48
cyclonev_lcell_comb \my_alu|out~111 (
// Equation(s):
// \my_alu|out~111_combout  = ( \my_alu|ShiftRight1~7_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((!\my_alu|out[30]~1_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & 
// ((!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|out[30]~1_combout ) # (\my_alu|ShiftRight0~26_combout )))) ) ) # ( !\my_alu|ShiftRight1~7_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((\my_alu|control_delay[0]~DUPLICATE_q  
// & \my_alu|ShiftRight0~26_combout )) # (\my_alu|out[30]~1_combout ))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|ShiftRight0~26_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~111 .extended_lut = "off";
defparam \my_alu|out~111 .lut_mask = 64'h01550155EF55EF55;
defparam \my_alu|out~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \my_alu|out~114 (
// Equation(s):
// \my_alu|out~114_combout  = ( \my_alu|ShiftLeft0~29_combout  & ( \my_alu|out[30]~95_combout  & ( (\my_alu|out~112_combout ) # (\my_alu|out[30]~8_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~29_combout  & ( \my_alu|out[30]~95_combout  & ( 
// (!\my_alu|out[30]~8_combout  & \my_alu|out~112_combout ) ) ) ) # ( \my_alu|ShiftLeft0~29_combout  & ( !\my_alu|out[30]~95_combout  & ( (!\my_alu|out[30]~8_combout  & ((\my_alu|out~111_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~113_combout )) 
// ) ) ) # ( !\my_alu|ShiftLeft0~29_combout  & ( !\my_alu|out[30]~95_combout  & ( (!\my_alu|out[30]~8_combout  & ((\my_alu|out~111_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|out~113_combout )) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out~113_combout ),
	.datac(!\my_alu|out~112_combout ),
	.datad(!\my_alu|out~111_combout ),
	.datae(!\my_alu|ShiftLeft0~29_combout ),
	.dataf(!\my_alu|out[30]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~114 .extended_lut = "off";
defparam \my_alu|out~114 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \my_alu|out~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \my_alu|out~110 (
// Equation(s):
// \my_alu|out~110_combout  = ( \my_alu|Add4~61_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~61_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux9~0_combout )))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~61_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~61_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux9~0_combout ))))) ) )

	.dataa(!\my_alu|Add3~61_sumout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Mux9~0_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~110 .extended_lut = "off";
defparam \my_alu|out~110 .lut_mask = 64'h440C440C773F773F;
defparam \my_alu|out~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N24
cyclonev_lcell_comb \my_alu|out~115 (
// Equation(s):
// \my_alu|out~115_combout  = ( \my_alu|Add1~61_sumout  & ( \my_alu|Add2~61_sumout  & ( (!\my_alu|control_delay [1]) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a22  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux9~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ((\my_alu|Mux9~0_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add1~61_sumout  & ( \my_alu|Add2~61_sumout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a22  & 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # (\my_alu|Mux9~0_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22  & (((\my_alu|Mux9~0_combout  & \my_alu|control_delay [1])) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Add1~61_sumout  & ( !\my_alu|Add2~61_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a22  & 
// \my_alu|Mux9~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\my_alu|Mux9~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( !\my_alu|Add1~61_sumout  & ( !\my_alu|Add2~61_sumout  & 
// ( (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a22  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux9~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ((\my_alu|Mux9~0_combout ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux9~0_combout ),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\my_alu|Add1~61_sumout ),
	.dataf(!\my_alu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~115 .extended_lut = "off";
defparam \my_alu|out~115 .lut_mask = 64'h0017CC173317FF17;
defparam \my_alu|out~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \my_alu|out~116 (
// Equation(s):
// \my_alu|out~116_combout  = ( \my_alu|out~115_combout  & ( (!\my_alu|control_delay [4] & (((!\my_alu|control_delay [2])) # (\my_alu|out~114_combout ))) # (\my_alu|control_delay [4] & (((\my_alu|out~110_combout )))) ) ) # ( !\my_alu|out~115_combout  & ( 
// (!\my_alu|control_delay [4] & (\my_alu|out~114_combout  & ((\my_alu|control_delay [2])))) # (\my_alu|control_delay [4] & (((\my_alu|out~110_combout )))) ) )

	.dataa(!\my_alu|control_delay [4]),
	.datab(!\my_alu|out~114_combout ),
	.datac(!\my_alu|out~110_combout ),
	.datad(!\my_alu|control_delay [2]),
	.datae(gnd),
	.dataf(!\my_alu|out~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~116 .extended_lut = "off";
defparam \my_alu|out~116 .lut_mask = 64'h05270527AF27AF27;
defparam \my_alu|out~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N14
dffeas \my_alu|out[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[22] .is_wysiwyg = "true";
defparam \my_alu|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N56
dffeas \d_mem|address_delay[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[22] .is_wysiwyg = "true";
defparam \d_mem|address_delay[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N6
cyclonev_lcell_comb \reg_file|register~30 (
// Equation(s):
// \reg_file|register~30_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6  & ( (!\d_mem|always4~6_combout ) # ((!\d_mem|is_signed_delay_3~q ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6  & ( (\d_mem|always4~6_combout  & (\d_mem|read_data~1_combout  & \d_mem|is_signed_delay_3~q )) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|read_data~1_combout ),
	.datac(!\d_mem|is_signed_delay_3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~30 .extended_lut = "off";
defparam \reg_file|register~30 .lut_mask = 64'h01010101FBFBFBFB;
defparam \reg_file|register~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N54
cyclonev_lcell_comb \reg_file|register~31 (
// Equation(s):
// \reg_file|register~31_combout  = ( \d_mem|address_delay [22] & ( \reg_file|register~30_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [22] & ( \reg_file|register~30_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [22] & ( !\reg_file|register~30_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [22] & ( !\reg_file|register~30_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~15_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~17_combout ),
	.datae(!\d_mem|address_delay [22]),
	.dataf(!\reg_file|register~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~31 .extended_lut = "off";
defparam \reg_file|register~31 .lut_mask = 64'h00FF05FF0CFF0DFF;
defparam \reg_file|register~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N36
cyclonev_lcell_comb \my_alu|ShiftLeft0~18 (
// Equation(s):
// \my_alu|ShiftLeft0~18_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a5  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a4 )))) # (\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux30~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a4  & \my_alu|Mux31~0_combout )))) # (\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a5  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a4 )))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ((!\my_alu|Mux31~0_combout )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ( (!\my_alu|Mux30~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a4  & \my_alu|Mux31~0_combout )))) # (\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ((!\my_alu|Mux31~0_combout )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~18 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~18 .lut_mask = 64'h0530F530053FF53F;
defparam \my_alu|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~30 (
// Equation(s):
// \my_alu|ShiftLeft0~30_combout  = ( \my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~20_combout ) ) ) # ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~18_combout ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~20_combout ),
	.datad(!\my_alu|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~30 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~30 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \my_alu|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N12
cyclonev_lcell_comb \my_alu|out~119 (
// Equation(s):
// \my_alu|out~119_combout  = ( \my_alu|imm_en_delay [1] & ( \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|imm_U_J_delay [9]) # (\my_alu|imm_en_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|imm_en_delay [1] & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a21 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay[11]~DUPLICATE_q )) ) ) ) # ( 
// \my_alu|imm_en_delay [1] & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [9]) ) ) ) # ( !\my_alu|imm_en_delay [1] & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a21  & 
// ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_1|auto_generated|ram_block1a21 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q )) ) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a21 ),
	.datac(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [9]),
	.datae(!\my_alu|imm_en_delay [1]),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~119 .extended_lut = "off";
defparam \my_alu|out~119 .lut_mask = 64'h353500F0CACAFF0F;
defparam \my_alu|out~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N48
cyclonev_lcell_comb \my_alu|ShiftRight0~28 (
// Equation(s):
// \my_alu|ShiftRight0~28_combout  = ( \my_alu|ShiftRight0~18_combout  & ( \my_alu|ShiftRight0~16_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~17_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( \my_alu|ShiftRight0~16_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftRight0~17_combout )))) # 
// (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~18_combout  & ( !\my_alu|ShiftRight0~16_combout  & ( (!\my_alu|Mux28~0_combout  & 
// (((\my_alu|ShiftRight0~17_combout  & \my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\my_alu|ShiftRight0~18_combout  & ( 
// !\my_alu|ShiftRight0~16_combout  & ( (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~17_combout ))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftRight0~17_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftRight0~18_combout ),
	.dataf(!\my_alu|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~28 .extended_lut = "off";
defparam \my_alu|ShiftRight0~28 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \my_alu|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N27
cyclonev_lcell_comb \my_alu|ShiftRight1~8 (
// Equation(s):
// \my_alu|ShiftRight1~8_combout  = ( \my_alu|ShiftRight0~16_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|ShiftLeft0~23_combout )) # (\my_alu|ShiftRight1~6_combout ))) # (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftRight0~17_combout  & 
// \my_alu|ShiftLeft0~23_combout )))) ) ) # ( !\my_alu|ShiftRight0~16_combout  & ( (\my_alu|ShiftLeft0~23_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight1~6_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~17_combout ))))) ) )

	.dataa(!\my_alu|ShiftRight1~6_combout ),
	.datab(!\my_alu|ShiftRight0~17_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~8 .extended_lut = "off";
defparam \my_alu|ShiftRight1~8 .lut_mask = 64'h00530053F053F053;
defparam \my_alu|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N57
cyclonev_lcell_comb \my_alu|out~118 (
// Equation(s):
// \my_alu|out~118_combout  = ( \my_alu|ShiftRight1~8_combout  & ( (!\my_alu|out[30]~1_combout  & (((!\my_alu|control_delay[0]~DUPLICATE_q ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 )) # (\my_alu|ShiftRight0~28_combout ))) # 
// (\my_alu|out[30]~1_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) # ( !\my_alu|ShiftRight1~8_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((\my_alu|ShiftRight0~28_combout  & 
// \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|out[30]~1_combout ))) ) )

	.dataa(!\my_alu|ShiftRight0~28_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~118 .extended_lut = "off";
defparam \my_alu|out~118 .lut_mask = 64'h00370037CCF7CCF7;
defparam \my_alu|out~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N0
cyclonev_lcell_comb \my_alu|out~120 (
// Equation(s):
// \my_alu|out~120_combout  = ( \my_alu|ShiftLeft0~19_combout  & ( \my_alu|ShiftLeft0~32_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~38_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~17_combout ))) # 
// (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~19_combout  & ( \my_alu|ShiftLeft0~32_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~38_combout )))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~17_combout  & ((!\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~19_combout  & ( !\my_alu|ShiftLeft0~32_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~38_combout  & !\my_alu|Mux29~0_combout )))) # 
// (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )) # (\my_alu|ShiftLeft0~17_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~19_combout  & ( !\my_alu|ShiftLeft0~32_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftLeft0~38_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~17_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~17_combout ),
	.datab(!\my_alu|ShiftLeft0~38_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~19_combout ),
	.dataf(!\my_alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~120 .extended_lut = "off";
defparam \my_alu|out~120 .lut_mask = 64'h3500350F35F035FF;
defparam \my_alu|out~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N36
cyclonev_lcell_comb \my_alu|out~121 (
// Equation(s):
// \my_alu|out~121_combout  = ( \my_alu|out~118_combout  & ( \my_alu|out~120_combout  & ( (!\my_alu|out[30]~95_combout ) # ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~119_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~30_combout ))) ) ) ) 
// # ( !\my_alu|out~118_combout  & ( \my_alu|out~120_combout  & ( (!\my_alu|out[30]~95_combout  & (((\my_alu|out[30]~8_combout )))) # (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~119_combout ))) # (\my_alu|out[30]~8_combout  & 
// (\my_alu|ShiftLeft0~30_combout )))) ) ) ) # ( \my_alu|out~118_combout  & ( !\my_alu|out~120_combout  & ( (!\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout )))) # (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & 
// ((\my_alu|out~119_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~30_combout )))) ) ) ) # ( !\my_alu|out~118_combout  & ( !\my_alu|out~120_combout  & ( (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & 
// ((\my_alu|out~119_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~30_combout )))) ) ) )

	.dataa(!\my_alu|out[30]~95_combout ),
	.datab(!\my_alu|ShiftLeft0~30_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~119_combout ),
	.datae(!\my_alu|out~118_combout ),
	.dataf(!\my_alu|out~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~121 .extended_lut = "off";
defparam \my_alu|out~121 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \my_alu|out~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N54
cyclonev_lcell_comb \my_alu|out~117 (
// Equation(s):
// \my_alu|out~117_combout  = ( \my_alu|Add4~65_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~65_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux10~0_combout )))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~65_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~65_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux10~0_combout ))))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Add3~65_sumout ),
	.datad(!\my_alu|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~117 .extended_lut = "off";
defparam \my_alu|out~117 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \my_alu|out~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \my_alu|out~122 (
// Equation(s):
// \my_alu|out~122_combout  = ( \my_alu|Add2~65_sumout  & ( \my_alu|Add1~65_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux10~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # 
// (\my_alu|Mux10~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add2~65_sumout  & ( \my_alu|Add1~65_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\my_alu|Mux10~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a21 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # 
// (\my_alu|Mux10~0_combout )))) ) ) ) # ( \my_alu|Add2~65_sumout  & ( !\my_alu|Add1~65_sumout  & ( (!\my_alu|Mux10~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a21 
// )))) # (\my_alu|Mux10~0_combout  & (((\my_alu|control_delay [1] & \reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Add2~65_sumout  & ( !\my_alu|Add1~65_sumout  & ( 
// (\my_alu|control_delay [1] & ((!\my_alu|Mux10~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a21 )) # (\my_alu|Mux10~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_alu|Mux10~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\my_alu|Add2~65_sumout ),
	.dataf(!\my_alu|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~122 .extended_lut = "off";
defparam \my_alu|out~122 .lut_mask = 64'h01073137C1C7F1F7;
defparam \my_alu|out~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N27
cyclonev_lcell_comb \my_alu|out~123 (
// Equation(s):
// \my_alu|out~123_combout  = ( \my_alu|out~117_combout  & ( \my_alu|out~122_combout  & ( (!\my_alu|control_delay [2]) # ((\my_alu|out~121_combout ) # (\my_alu|control_delay [4])) ) ) ) # ( !\my_alu|out~117_combout  & ( \my_alu|out~122_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~121_combout ))) ) ) ) # ( \my_alu|out~117_combout  & ( !\my_alu|out~122_combout  & ( ((\my_alu|control_delay [2] & \my_alu|out~121_combout )) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~117_combout  & ( !\my_alu|out~122_combout  & ( (\my_alu|control_delay [2] & (!\my_alu|control_delay [4] & \my_alu|out~121_combout )) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|out~121_combout ),
	.datae(!\my_alu|out~117_combout ),
	.dataf(!\my_alu|out~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~123 .extended_lut = "off";
defparam \my_alu|out~123 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \my_alu|out~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N29
dffeas \my_alu|out[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[21] .is_wysiwyg = "true";
defparam \my_alu|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N55
dffeas \d_mem|address_delay[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[21] .is_wysiwyg = "true";
defparam \d_mem|address_delay[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N23
dffeas \d_mem|write_data_delay_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[6] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N56
dffeas \d_mem|write_data_delay_1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a22 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[22] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N52
dffeas \d_mem|write_data_delay_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[14] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N54
cyclonev_lcell_comb \d_mem|data_memory_bank_2~9 (
// Equation(s):
// \d_mem|data_memory_bank_2~9_combout  = ( \d_mem|write_data_delay_1 [22] & ( \d_mem|write_data_delay_1 [14] & ( (!\d_mem|always2~2_combout ) # (((\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & \d_mem|data_memory_bank_2~2_combout )) # (\d_mem|write_data_delay_1 
// [6])) ) ) ) # ( !\d_mem|write_data_delay_1 [22] & ( \d_mem|write_data_delay_1 [14] & ( (\d_mem|always2~2_combout  & (((\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & \d_mem|data_memory_bank_2~2_combout )) # (\d_mem|write_data_delay_1 [6]))) ) ) ) # ( 
// \d_mem|write_data_delay_1 [22] & ( !\d_mem|write_data_delay_1 [14] & ( (!\d_mem|always2~2_combout ) # ((\d_mem|write_data_delay_1 [6] & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (!\d_mem|data_memory_bank_2~2_combout )))) ) ) ) # ( 
// !\d_mem|write_data_delay_1 [22] & ( !\d_mem|write_data_delay_1 [14] & ( (\d_mem|always2~2_combout  & (\d_mem|write_data_delay_1 [6] & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (!\d_mem|data_memory_bank_2~2_combout )))) ) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|always2~2_combout ),
	.datac(!\d_mem|data_memory_bank_2~2_combout ),
	.datad(!\d_mem|write_data_delay_1 [6]),
	.datae(!\d_mem|write_data_delay_1 [22]),
	.dataf(!\d_mem|write_data_delay_1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~9 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~9 .lut_mask = 64'h0032CCFE0133CDFF;
defparam \d_mem|data_memory_bank_2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N28
dffeas \d_mem|write_data_delay_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[15] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N26
dffeas \d_mem|write_data_delay_1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[23] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N5
dffeas \d_mem|write_data_delay_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[7] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N24
cyclonev_lcell_comb \d_mem|data_memory_bank_2~8 (
// Equation(s):
// \d_mem|data_memory_bank_2~8_combout  = ( \d_mem|write_data_delay_1 [23] & ( \d_mem|write_data_delay_1 [7] & ( (!\d_mem|data_memory_bank_2~2_combout ) # (((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (!\d_mem|always2~2_combout )) # 
// (\d_mem|write_data_delay_1 [15])) ) ) ) # ( !\d_mem|write_data_delay_1 [23] & ( \d_mem|write_data_delay_1 [7] & ( (\d_mem|always2~2_combout  & ((!\d_mem|data_memory_bank_2~2_combout ) # ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # 
// (\d_mem|write_data_delay_1 [15])))) ) ) ) # ( \d_mem|write_data_delay_1 [23] & ( !\d_mem|write_data_delay_1 [7] & ( (!\d_mem|always2~2_combout ) # ((\d_mem|data_memory_bank_2~2_combout  & (\d_mem|write_data_delay_1 [15] & 
// \d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) ) ) ) # ( !\d_mem|write_data_delay_1 [23] & ( !\d_mem|write_data_delay_1 [7] & ( (\d_mem|data_memory_bank_2~2_combout  & (\d_mem|write_data_delay_1 [15] & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & 
// \d_mem|always2~2_combout ))) ) ) )

	.dataa(!\d_mem|data_memory_bank_2~2_combout ),
	.datab(!\d_mem|write_data_delay_1 [15]),
	.datac(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [23]),
	.dataf(!\d_mem|write_data_delay_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~8 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~8 .lut_mask = 64'h0001FF0100FBFFFB;
defparam \d_mem|data_memory_bank_2~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\d_mem|data_memory_bank_2~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\d_mem|data_memory_bank_2~8_combout ,\d_mem|data_memory_bank_2~9_combout ,\d_mem|data_memory_bank_2~10_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DE1_SoC.ram2_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_2_rtl_0|altsyncram_57s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N27
cyclonev_lcell_comb \reg_file|register~32 (
// Equation(s):
// \reg_file|register~32_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\d_mem|always4~6_combout ) # ((!\d_mem|is_signed_delay_3~q ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\d_mem|always4~6_combout  & (\d_mem|is_signed_delay_3~q  & \d_mem|read_data~1_combout )) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|is_signed_delay_3~q ),
	.datac(gnd),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~32 .extended_lut = "off";
defparam \reg_file|register~32 .lut_mask = 64'h00110011EEFFEEFF;
defparam \reg_file|register~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N9
cyclonev_lcell_comb \reg_file|register~33 (
// Equation(s):
// \reg_file|register~33_combout  = ( \d_mem|address_delay [21] & ( \reg_file|register~32_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [21] & ( \reg_file|register~32_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [21] & ( !\reg_file|register~32_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [21] & ( !\reg_file|register~32_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~15_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [21]),
	.dataf(!\reg_file|register~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~33 .extended_lut = "off";
defparam \reg_file|register~33 .lut_mask = 64'h5555555F55DD55DF;
defparam \reg_file|register~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N6
cyclonev_lcell_comb \my_alu|ShiftLeft0~0 (
// Equation(s):
// \my_alu|ShiftLeft0~0_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \my_alu|ShiftRight1~2_combout  & ( (!\my_alu|imm_en_delay [0]) # (((!\my_alu|imm_delay[0]~DUPLICATE_q  & !\my_alu|imm_delay [1])) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q )) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\my_alu|ShiftRight1~2_combout  & ( ((\my_alu|imm_en_delay [0] & (!\my_alu|imm_delay[0]~DUPLICATE_q  & !\my_alu|imm_delay [1]))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) )

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [1]),
	.datad(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\my_alu|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~0 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~0 .lut_mask = 64'h000040FF0000EAFF;
defparam \my_alu|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \my_alu|ShiftLeft0~31 (
// Equation(s):
// \my_alu|ShiftLeft0~31_combout  = ( \my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~0_combout ))) ) ) # ( !\my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~0_combout  & \my_alu|Mux29~0_combout )) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftLeft0~0_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~31 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~31 .lut_mask = 64'h02020202A2A2A2A2;
defparam \my_alu|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N18
cyclonev_lcell_comb \my_alu|out~126 (
// Equation(s):
// \my_alu|out~126_combout  = ( \my_alu|imm_U_J_delay [8] & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a20 ))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|imm_U_J_delay [8] & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( 
// ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a20 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1]) ) ) ) # ( \my_alu|imm_U_J_delay [8] & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_1|auto_generated|ram_block1a20 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|imm_U_J_delay [8] & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|imm_en_delay [1] & 
// ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_1|auto_generated|ram_block1a20 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\my_alu|imm_en_delay [1]),
	.datab(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datac(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|imm_U_J_delay [8]),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~126 .extended_lut = "off";
defparam \my_alu|out~126 .lut_mask = 64'h02A252F2FD5DAD0D;
defparam \my_alu|out~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N36
cyclonev_lcell_comb \my_alu|out~127 (
// Equation(s):
// \my_alu|out~127_combout  = ( \my_alu|ShiftLeft0~3_combout  & ( \my_alu|ShiftLeft0~2_combout  & ( ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~34_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~1_combout )))) # (\my_alu|Mux28~0_combout ) 
// ) ) ) # ( !\my_alu|ShiftLeft0~3_combout  & ( \my_alu|ShiftLeft0~2_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~34_combout  & (!\my_alu|Mux28~0_combout ))) # (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~1_combout ) # 
// (\my_alu|Mux28~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~3_combout  & ( !\my_alu|ShiftLeft0~2_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )) # (\my_alu|ShiftLeft0~34_combout ))) # (\my_alu|Mux29~0_combout  & 
// (((!\my_alu|Mux28~0_combout  & \my_alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~3_combout  & ( !\my_alu|ShiftLeft0~2_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftLeft0~34_combout )) # 
// (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~1_combout ))))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~34_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftLeft0~1_combout ),
	.datae(!\my_alu|ShiftLeft0~3_combout ),
	.dataf(!\my_alu|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~127 .extended_lut = "off";
defparam \my_alu|out~127 .lut_mask = 64'h40704C7C43734F7F;
defparam \my_alu|out~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N12
cyclonev_lcell_comb \my_alu|ShiftRight0~30 (
// Equation(s):
// \my_alu|ShiftRight0~30_combout  = ( \my_alu|ShiftRight0~1_combout  & ( \my_alu|ShiftRight0~3_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~2_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\my_alu|ShiftRight0~1_combout  & ( \my_alu|ShiftRight0~3_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~2_combout ))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \my_alu|ShiftRight0~1_combout  & ( !\my_alu|ShiftRight0~3_combout  & ( 
// (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~2_combout ))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # 
// ( !\my_alu|ShiftRight0~1_combout  & ( !\my_alu|ShiftRight0~3_combout  & ( (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~2_combout ))) # (\my_alu|Mux28~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31 
// )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|ShiftRight0~2_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftRight0~1_combout ),
	.dataf(!\my_alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~30 .extended_lut = "off";
defparam \my_alu|ShiftRight0~30 .lut_mask = 64'h0305F30503F5F3F5;
defparam \my_alu|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N6
cyclonev_lcell_comb \my_alu|ShiftRight1~9 (
// Equation(s):
// \my_alu|ShiftRight1~9_combout  = ( \my_alu|ShiftRight0~3_combout  & ( \my_alu|Mux29~0_combout  & ( (\my_alu|ShiftLeft0~23_combout  & \my_alu|ShiftRight0~2_combout ) ) ) ) # ( !\my_alu|ShiftRight0~3_combout  & ( \my_alu|Mux29~0_combout  & ( 
// (\my_alu|ShiftLeft0~23_combout  & \my_alu|ShiftRight0~2_combout ) ) ) ) # ( \my_alu|ShiftRight0~3_combout  & ( !\my_alu|Mux29~0_combout  & ( (\my_alu|ShiftLeft0~23_combout ) # (\my_alu|ShiftRight0~1_combout ) ) ) ) # ( !\my_alu|ShiftRight0~3_combout  & ( 
// !\my_alu|Mux29~0_combout  & ( (\my_alu|ShiftRight0~1_combout  & !\my_alu|ShiftLeft0~23_combout ) ) ) )

	.dataa(!\my_alu|ShiftRight0~1_combout ),
	.datab(!\my_alu|ShiftLeft0~23_combout ),
	.datac(!\my_alu|ShiftRight0~2_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~3_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~9 .extended_lut = "off";
defparam \my_alu|ShiftRight1~9 .lut_mask = 64'h4444777703030303;
defparam \my_alu|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N30
cyclonev_lcell_comb \my_alu|out~125 (
// Equation(s):
// \my_alu|out~125_combout  = ( \my_alu|ShiftRight0~30_combout  & ( \my_alu|ShiftRight1~9_combout  & ( (!\my_alu|out[30]~1_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~30_combout  & ( 
// \my_alu|ShiftRight1~9_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|out[30]~1_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|out[30]~1_combout ))) ) ) ) # ( \my_alu|ShiftRight0~30_combout  & ( !\my_alu|ShiftRight1~9_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|out[30]~1_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\my_alu|ShiftRight0~30_combout  & ( !\my_alu|ShiftRight1~9_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|out[30]~1_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|out[30]~1_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~30_combout ),
	.dataf(!\my_alu|ShiftRight1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~125 .extended_lut = "off";
defparam \my_alu|out~125 .lut_mask = 64'h05051515E5E5F5F5;
defparam \my_alu|out~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N42
cyclonev_lcell_comb \my_alu|out~128 (
// Equation(s):
// \my_alu|out~128_combout  = ( \my_alu|out~127_combout  & ( \my_alu|out~125_combout  & ( (!\my_alu|out[30]~95_combout ) # ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~126_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~31_combout ))) ) ) ) 
// # ( !\my_alu|out~127_combout  & ( \my_alu|out~125_combout  & ( (!\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout )))) # (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~126_combout ))) # (\my_alu|out[30]~8_combout  
// & (\my_alu|ShiftLeft0~31_combout )))) ) ) ) # ( \my_alu|out~127_combout  & ( !\my_alu|out~125_combout  & ( (!\my_alu|out[30]~95_combout  & (((\my_alu|out[30]~8_combout )))) # (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & 
// ((\my_alu|out~126_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~31_combout )))) ) ) ) # ( !\my_alu|out~127_combout  & ( !\my_alu|out~125_combout  & ( (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & 
// ((\my_alu|out~126_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~31_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~31_combout ),
	.datab(!\my_alu|out[30]~95_combout ),
	.datac(!\my_alu|out~126_combout ),
	.datad(!\my_alu|out[30]~8_combout ),
	.datae(!\my_alu|out~127_combout ),
	.dataf(!\my_alu|out~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~128 .extended_lut = "off";
defparam \my_alu|out~128 .lut_mask = 64'h031103DDCF11CFDD;
defparam \my_alu|out~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N27
cyclonev_lcell_comb \my_alu|out~124 (
// Equation(s):
// \my_alu|out~124_combout  = ( \my_alu|Mux11~0_combout  & ( \my_alu|Add4~69_sumout  & ( ((\my_alu|control_delay [1]) # (\my_alu|Add3~69_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|Mux11~0_combout  & ( \my_alu|Add4~69_sumout  & ( 
// ((!\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Add3~69_sumout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux11~0_combout  & ( !\my_alu|Add4~69_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|Add3~69_sumout ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux11~0_combout  & ( !\my_alu|Add4~69_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~69_sumout  & !\my_alu|control_delay [1])) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|Add3~69_sumout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(!\my_alu|Mux11~0_combout ),
	.dataf(!\my_alu|Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~124 .extended_lut = "off";
defparam \my_alu|out~124 .lut_mask = 64'h202070702F2F7F7F;
defparam \my_alu|out~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N12
cyclonev_lcell_comb \my_alu|out~129 (
// Equation(s):
// \my_alu|out~129_combout  = ( \my_alu|Add1~69_sumout  & ( \my_alu|Add2~69_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|Mux11~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a20 )) # 
// (\my_alu|Mux11~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add1~69_sumout  & ( \my_alu|Add2~69_sumout  & ( (!\my_alu|Mux11~0_combout  & 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # (\reg_file|register_rtl_0|auto_generated|ram_block1a20 )))) # (\my_alu|Mux11~0_combout  & (((\my_alu|control_delay [1] & \reg_file|register_rtl_0|auto_generated|ram_block1a20 )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Add1~69_sumout  & ( !\my_alu|Add2~69_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux11~0_combout  & 
// \reg_file|register_rtl_0|auto_generated|ram_block1a20 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # (\my_alu|Mux11~0_combout )))) ) ) ) # ( !\my_alu|Add1~69_sumout  
// & ( !\my_alu|Add2~69_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|Mux11~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a20 )) # (\my_alu|Mux11~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_alu|Mux11~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|Add1~69_sumout ),
	.dataf(!\my_alu|Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~129 .extended_lut = "off";
defparam \my_alu|out~129 .lut_mask = 64'h0107C1C73137F1F7;
defparam \my_alu|out~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y14_N48
cyclonev_lcell_comb \my_alu|out~130 (
// Equation(s):
// \my_alu|out~130_combout  = ( \my_alu|out~124_combout  & ( \my_alu|out~129_combout  & ( ((!\my_alu|control_delay [2]) # (\my_alu|out~128_combout )) # (\my_alu|control_delay [4]) ) ) ) # ( !\my_alu|out~124_combout  & ( \my_alu|out~129_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~128_combout ))) ) ) ) # ( \my_alu|out~124_combout  & ( !\my_alu|out~129_combout  & ( ((\my_alu|control_delay [2] & \my_alu|out~128_combout )) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~124_combout  & ( !\my_alu|out~129_combout  & ( (!\my_alu|control_delay [4] & (\my_alu|control_delay [2] & \my_alu|out~128_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|control_delay [2]),
	.datad(!\my_alu|out~128_combout ),
	.datae(!\my_alu|out~124_combout ),
	.dataf(!\my_alu|out~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~130 .extended_lut = "off";
defparam \my_alu|out~130 .lut_mask = 64'h000C333FC0CCF3FF;
defparam \my_alu|out~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y14_N50
dffeas \my_alu|out[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[20] .is_wysiwyg = "true";
defparam \my_alu|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N2
dffeas \d_mem|address_delay[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[20] .is_wysiwyg = "true";
defparam \d_mem|address_delay[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N57
cyclonev_lcell_comb \d_mem|write_data_delay_1[17]~feeder (
// Equation(s):
// \d_mem|write_data_delay_1[17]~feeder_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a17  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|write_data_delay_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|write_data_delay_1[17]~feeder .extended_lut = "off";
defparam \d_mem|write_data_delay_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|write_data_delay_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N58
dffeas \d_mem|write_data_delay_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|write_data_delay_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[17] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N54
cyclonev_lcell_comb \d_mem|data_memory_bank_2~4 (
// Equation(s):
// \d_mem|data_memory_bank_2~4_combout  = ( \d_mem|write_data_delay_1 [17] & ( \d_mem|always2~2_combout  & ( (!\d_mem|data_memory_bank_2~2_combout  & (((\d_mem|write_data_delay_1 [1])))) # (\d_mem|data_memory_bank_2~2_combout  & 
// ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [1]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [9])))) ) ) ) # ( !\d_mem|write_data_delay_1 [17] & ( \d_mem|always2~2_combout  & ( 
// (!\d_mem|data_memory_bank_2~2_combout  & (((\d_mem|write_data_delay_1 [1])))) # (\d_mem|data_memory_bank_2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [1]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & 
// (\d_mem|write_data_delay_1 [9])))) ) ) ) # ( \d_mem|write_data_delay_1 [17] & ( !\d_mem|always2~2_combout  ) )

	.dataa(!\d_mem|data_memory_bank_2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [9]),
	.datad(!\d_mem|write_data_delay_1 [1]),
	.datae(!\d_mem|write_data_delay_1 [17]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~4 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~4 .lut_mask = 64'h0000FFFF01EF01EF;
defparam \d_mem|data_memory_bank_2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N8
dffeas \d_mem|write_data_delay_1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[18] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N6
cyclonev_lcell_comb \d_mem|data_memory_bank_2~5 (
// Equation(s):
// \d_mem|data_memory_bank_2~5_combout  = ( \d_mem|write_data_delay_1 [18] & ( \d_mem|always2~2_combout  & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (((\d_mem|write_data_delay_1 [2])))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & 
// ((!\d_mem|data_memory_bank_2~2_combout  & ((\d_mem|write_data_delay_1 [2]))) # (\d_mem|data_memory_bank_2~2_combout  & (\d_mem|write_data_delay_1 [10])))) ) ) ) # ( !\d_mem|write_data_delay_1 [18] & ( \d_mem|always2~2_combout  & ( 
// (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (((\d_mem|write_data_delay_1 [2])))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((!\d_mem|data_memory_bank_2~2_combout  & ((\d_mem|write_data_delay_1 [2]))) # (\d_mem|data_memory_bank_2~2_combout  & 
// (\d_mem|write_data_delay_1 [10])))) ) ) ) # ( \d_mem|write_data_delay_1 [18] & ( !\d_mem|always2~2_combout  ) )

	.dataa(!\d_mem|write_data_delay_1 [10]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [2]),
	.datad(!\d_mem|data_memory_bank_2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [18]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~5 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~5 .lut_mask = 64'h0000FFFF0F1D0F1D;
defparam \d_mem|data_memory_bank_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N44
dffeas \d_mem|write_data_delay_1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a19 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[19] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N42
cyclonev_lcell_comb \d_mem|data_memory_bank_2~6 (
// Equation(s):
// \d_mem|data_memory_bank_2~6_combout  = ( \d_mem|write_data_delay_1 [19] & ( \d_mem|always2~2_combout  & ( (!\d_mem|data_memory_bank_2~2_combout  & (\d_mem|write_data_delay_1 [3])) # (\d_mem|data_memory_bank_2~2_combout  & 
// ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [3])) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [11]))))) ) ) ) # ( !\d_mem|write_data_delay_1 [19] & ( \d_mem|always2~2_combout  & ( 
// (!\d_mem|data_memory_bank_2~2_combout  & (\d_mem|write_data_delay_1 [3])) # (\d_mem|data_memory_bank_2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [3])) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & 
// ((\d_mem|write_data_delay_1 [11]))))) ) ) ) # ( \d_mem|write_data_delay_1 [19] & ( !\d_mem|always2~2_combout  ) )

	.dataa(!\d_mem|write_data_delay_1 [3]),
	.datab(!\d_mem|write_data_delay_1 [11]),
	.datac(!\d_mem|data_memory_bank_2~2_combout ),
	.datad(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datae(!\d_mem|write_data_delay_1 [19]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~6 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~6 .lut_mask = 64'h0000FFFF55535553;
defparam \d_mem|data_memory_bank_2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N14
dffeas \d_mem|xfer_size_delay_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|xfer_size_delay_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|xfer_size_delay_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|xfer_size_delay_2[0] .is_wysiwyg = "true";
defparam \d_mem|xfer_size_delay_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N8
dffeas \d_mem|write_data_delay_1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[20] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N6
cyclonev_lcell_comb \d_mem|data_memory_bank_2~7 (
// Equation(s):
// \d_mem|data_memory_bank_2~7_combout  = ( \d_mem|write_data_delay_1 [20] & ( \d_mem|write_data_delay_1 [4] & ( ((!\d_mem|xfer_size_delay_2 [0]) # ((!\d_mem|data_memory_bank_2~2_combout ) # (!\d_mem|always2~2_combout ))) # (\d_mem|write_data_delay_1 [12]) ) 
// ) ) # ( !\d_mem|write_data_delay_1 [20] & ( \d_mem|write_data_delay_1 [4] & ( (\d_mem|always2~2_combout  & (((!\d_mem|xfer_size_delay_2 [0]) # (!\d_mem|data_memory_bank_2~2_combout )) # (\d_mem|write_data_delay_1 [12]))) ) ) ) # ( 
// \d_mem|write_data_delay_1 [20] & ( !\d_mem|write_data_delay_1 [4] & ( (!\d_mem|always2~2_combout ) # ((\d_mem|write_data_delay_1 [12] & (\d_mem|xfer_size_delay_2 [0] & \d_mem|data_memory_bank_2~2_combout ))) ) ) ) # ( !\d_mem|write_data_delay_1 [20] & ( 
// !\d_mem|write_data_delay_1 [4] & ( (\d_mem|write_data_delay_1 [12] & (\d_mem|xfer_size_delay_2 [0] & (\d_mem|data_memory_bank_2~2_combout  & \d_mem|always2~2_combout ))) ) ) )

	.dataa(!\d_mem|write_data_delay_1 [12]),
	.datab(!\d_mem|xfer_size_delay_2 [0]),
	.datac(!\d_mem|data_memory_bank_2~2_combout ),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [20]),
	.dataf(!\d_mem|write_data_delay_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~7 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~7 .lut_mask = 64'h0001FF0100FDFFFD;
defparam \d_mem|data_memory_bank_2~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\d_mem|data_memory_bank_2~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d_mem|data_memory_bank_2~7_combout ,\d_mem|data_memory_bank_2~6_combout ,\d_mem|data_memory_bank_2~5_combout ,\d_mem|data_memory_bank_2~4_combout ,\d_mem|data_memory_bank_2~3_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram2_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_2_rtl_0|altsyncram_57s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \reg_file|register~28 (
// Equation(s):
// \reg_file|register~28_combout  = ( \d_mem|read_data~1_combout  & ( ((\d_mem|always4~6_combout  & \d_mem|is_signed_delay_3~q )) # (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4 ) ) ) # ( !\d_mem|read_data~1_combout  & ( 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ((!\d_mem|always4~6_combout ) # (!\d_mem|is_signed_delay_3~q ))) ) )

	.dataa(gnd),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\d_mem|is_signed_delay_3~q ),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~28 .extended_lut = "off";
defparam \reg_file|register~28 .lut_mask = 64'h0F0C0F0C0F3F0F3F;
defparam \reg_file|register~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N0
cyclonev_lcell_comb \reg_file|register~29 (
// Equation(s):
// \reg_file|register~29_combout  = ( \d_mem|address_delay [20] & ( \reg_file|register~28_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [20] & ( \reg_file|register~28_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [20] & ( !\reg_file|register~28_combout  & ( 
// ((\reg_file|register~14_combout  & \reg_file|register~15_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [20] & ( !\reg_file|register~28_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~15_combout ),
	.datae(!\d_mem|address_delay [20]),
	.dataf(!\reg_file|register~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~29 .extended_lut = "off";
defparam \reg_file|register~29 .lut_mask = 64'h5555555F5D5D5D5F;
defparam \reg_file|register~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N36
cyclonev_lcell_comb \my_alu|Mux12~0 (
// Equation(s):
// \my_alu|Mux12~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a19  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[1]~DUPLICATE_q ) # ((\my_alu|imm_U_J_delay [7])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a19  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((\my_alu|imm_U_J_delay 
// [7])))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_delay[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [7]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux12~0 .extended_lut = "off";
defparam \my_alu|Mux12~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N18
cyclonev_lcell_comb \my_alu|out~131 (
// Equation(s):
// \my_alu|out~131_combout  = ( \my_alu|Add4~73_sumout  & ( \my_alu|Add3~73_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\my_alu|Mux12~0_combout ) ) ) ) # ( !\my_alu|Add4~73_sumout  & ( \my_alu|Add3~73_sumout  & ( 
// (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux12~0_combout ))) ) ) ) # ( \my_alu|Add4~73_sumout  & ( !\my_alu|Add3~73_sumout  & ( ((\my_alu|Mux12~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|Add4~73_sumout  & ( !\my_alu|Add3~73_sumout  & ( (\my_alu|Mux12~0_combout  & (!\my_alu|control_delay [1] & \my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Mux12~0_combout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add4~73_sumout ),
	.dataf(!\my_alu|Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~131 .extended_lut = "off";
defparam \my_alu|out~131 .lut_mask = 64'h00300F3FF030FF3F;
defparam \my_alu|out~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \my_alu|out~133 (
// Equation(s):
// \my_alu|out~133_combout  = ( \my_alu|imm_delay[11]~DUPLICATE_q  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (!\my_alu|imm_en_delay [1] & (!\reg_file|register_rtl_1|auto_generated|ram_block1a19  & ((!\my_alu|imm_en_delay [0])))) # 
// (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_U_J_delay [7]) # (\my_alu|imm_en_delay [0])))) ) ) ) # ( !\my_alu|imm_delay[11]~DUPLICATE_q  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( ((!\my_alu|imm_en_delay [1] & 
// (!\reg_file|register_rtl_1|auto_generated|ram_block1a19 )) # (\my_alu|imm_en_delay [1] & ((!\my_alu|imm_U_J_delay [7])))) # (\my_alu|imm_en_delay [0]) ) ) ) # ( \my_alu|imm_delay[11]~DUPLICATE_q  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a19  
// & ( (!\my_alu|imm_en_delay [1] & (((\my_alu|imm_en_delay [0])) # (\reg_file|register_rtl_1|auto_generated|ram_block1a19 ))) # (\my_alu|imm_en_delay [1] & (((\my_alu|imm_U_J_delay [7] & !\my_alu|imm_en_delay [0])))) ) ) ) # ( 
// !\my_alu|imm_delay[11]~DUPLICATE_q  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a19  & ( (!\my_alu|imm_en_delay [0] & ((!\my_alu|imm_en_delay [1] & (\reg_file|register_rtl_1|auto_generated|ram_block1a19 )) # (\my_alu|imm_en_delay [1] & 
// ((\my_alu|imm_U_J_delay [7]))))) ) ) )

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a19 ),
	.datab(!\my_alu|imm_U_J_delay [7]),
	.datac(!\my_alu|imm_en_delay [1]),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~133 .extended_lut = "off";
defparam \my_alu|out~133 .lut_mask = 64'h530053F0ACFFAC0F;
defparam \my_alu|out~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \my_alu|ShiftLeft0~40 (
// Equation(s):
// \my_alu|ShiftLeft0~40_combout  = (\my_alu|ShiftLeft0~10_combout  & !\my_alu|ShiftRight1~1_combout )

	.dataa(!\my_alu|ShiftLeft0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~40 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~40 .lut_mask = 64'h5500550055005500;
defparam \my_alu|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \my_alu|ShiftRight0~32 (
// Equation(s):
// \my_alu|ShiftRight0~32_combout  = ( \my_alu|ShiftRight0~8_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout 
// )))) # (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # 
// (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout ))))) # (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~8_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( 
// (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout ))))) # (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) ) ) ) # ( 
// !\my_alu|ShiftRight0~8_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout 
// ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~7_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftRight0~6_combout ),
	.datae(!\my_alu|ShiftRight0~8_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~32 .extended_lut = "off";
defparam \my_alu|ShiftRight0~32 .lut_mask = 64'h202A707A252F757F;
defparam \my_alu|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N45
cyclonev_lcell_comb \my_alu|out~132 (
// Equation(s):
// \my_alu|out~132_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( ((!\my_alu|control_delay [0] & (\my_alu|ShiftRight1~11_combout )) # (\my_alu|control_delay [0] & ((\my_alu|ShiftRight0~32_combout )))) # (\my_alu|out[30]~1_combout ) ) 
// ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ( (\my_alu|ShiftRight1~11_combout  & !\my_alu|out[30]~1_combout ) ) )

	.dataa(!\my_alu|ShiftRight1~11_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|control_delay [0]),
	.datad(!\my_alu|ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~132 .extended_lut = "off";
defparam \my_alu|out~132 .lut_mask = 64'h44444444737F737F;
defparam \my_alu|out~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \my_alu|out~134 (
// Equation(s):
// \my_alu|out~134_combout  = ( \my_alu|ShiftLeft0~9_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~39_combout )) # (\my_alu|Mux28~0_combout ))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout ) # 
// ((\my_alu|ShiftLeft0~8_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~9_combout  & ( \my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~39_combout ))) # (\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout ) # ((\my_alu|ShiftLeft0~8_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~9_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|ShiftLeft0~39_combout )) # (\my_alu|Mux28~0_combout ))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~8_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~9_combout  & ( !\my_alu|ShiftLeft0~7_combout  & ( (!\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~39_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~8_combout )))) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~39_combout ),
	.datad(!\my_alu|ShiftLeft0~8_combout ),
	.datae(!\my_alu|ShiftLeft0~9_combout ),
	.dataf(!\my_alu|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~134 .extended_lut = "off";
defparam \my_alu|out~134 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \my_alu|out~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N6
cyclonev_lcell_comb \my_alu|out~135 (
// Equation(s):
// \my_alu|out~135_combout  = ( \my_alu|out~132_combout  & ( \my_alu|out~134_combout  & ( (!\my_alu|out[30]~95_combout ) # ((!\my_alu|out[30]~8_combout  & (\my_alu|out~133_combout )) # (\my_alu|out[30]~8_combout  & ((\my_alu|ShiftLeft0~40_combout )))) ) ) ) 
// # ( !\my_alu|out~132_combout  & ( \my_alu|out~134_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out[30]~95_combout  & (\my_alu|out~133_combout ))) # (\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout ) # ((\my_alu|ShiftLeft0~40_combout 
// )))) ) ) ) # ( \my_alu|out~132_combout  & ( !\my_alu|out~134_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout ) # ((\my_alu|out~133_combout )))) # (\my_alu|out[30]~8_combout  & (\my_alu|out[30]~95_combout  & 
// ((\my_alu|ShiftLeft0~40_combout )))) ) ) ) # ( !\my_alu|out~132_combout  & ( !\my_alu|out~134_combout  & ( (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & (\my_alu|out~133_combout )) # (\my_alu|out[30]~8_combout  & 
// ((\my_alu|ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out[30]~95_combout ),
	.datac(!\my_alu|out~133_combout ),
	.datad(!\my_alu|ShiftLeft0~40_combout ),
	.datae(!\my_alu|out~132_combout ),
	.dataf(!\my_alu|out~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~135 .extended_lut = "off";
defparam \my_alu|out~135 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_alu|out~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \my_alu|out~136 (
// Equation(s):
// \my_alu|out~136_combout  = ( \my_alu|Add2~73_sumout  & ( \my_alu|Add1~73_sumout  & ( (!\my_alu|control_delay [1]) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a19  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux12~0_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a19  & ((\my_alu|Mux12~0_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add2~73_sumout  & ( \my_alu|Add1~73_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a19  & \my_alu|Mux12~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\my_alu|Mux12~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( \my_alu|Add2~73_sumout  & ( !\my_alu|Add1~73_sumout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a19  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay 
// [1]) # (\my_alu|Mux12~0_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a19  & (((\my_alu|control_delay [1] & \my_alu|Mux12~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Add2~73_sumout  & ( 
// !\my_alu|Add1~73_sumout  & ( (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a19  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux12~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a19  & 
// ((\my_alu|Mux12~0_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux12~0_combout ),
	.datae(!\my_alu|Add2~73_sumout ),
	.dataf(!\my_alu|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~136 .extended_lut = "off";
defparam \my_alu|out~136 .lut_mask = 64'h01073137C1C7F1F7;
defparam \my_alu|out~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \my_alu|out~137 (
// Equation(s):
// \my_alu|out~137_combout  = ( \my_alu|out~135_combout  & ( \my_alu|out~136_combout  & ( (!\my_alu|control_delay [4]) # (\my_alu|out~131_combout ) ) ) ) # ( !\my_alu|out~135_combout  & ( \my_alu|out~136_combout  & ( (!\my_alu|control_delay [4] & 
// (!\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & ((\my_alu|out~131_combout ))) ) ) ) # ( \my_alu|out~135_combout  & ( !\my_alu|out~136_combout  & ( (!\my_alu|control_delay [4] & (\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & 
// ((\my_alu|out~131_combout ))) ) ) ) # ( !\my_alu|out~135_combout  & ( !\my_alu|out~136_combout  & ( (\my_alu|control_delay [4] & \my_alu|out~131_combout ) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|out~131_combout ),
	.datad(gnd),
	.datae(!\my_alu|out~135_combout ),
	.dataf(!\my_alu|out~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~137 .extended_lut = "off";
defparam \my_alu|out~137 .lut_mask = 64'h030347478B8BCFCF;
defparam \my_alu|out~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N44
dffeas \my_alu|out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[19] .is_wysiwyg = "true";
defparam \my_alu|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N5
dffeas \d_mem|address_delay[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[19] .is_wysiwyg = "true";
defparam \d_mem|address_delay[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \reg_file|register~26 (
// Equation(s):
// \reg_file|register~26_combout  = (!\d_mem|always4~6_combout  & (((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 )))) # (\d_mem|always4~6_combout  & ((!\d_mem|is_signed_delay_3~q  & 
// ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ))) # (\d_mem|is_signed_delay_3~q  & (\d_mem|read_data~1_combout ))))

	.dataa(!\d_mem|always4~6_combout ),
	.datab(!\d_mem|is_signed_delay_3~q ),
	.datac(!\d_mem|read_data~1_combout ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~26 .extended_lut = "off";
defparam \reg_file|register~26 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \reg_file|register~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \reg_file|register~27 (
// Equation(s):
// \reg_file|register~27_combout  = ( \d_mem|address_delay [19] & ( \reg_file|register~26_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [19] & ( \reg_file|register~26_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [19] & ( !\reg_file|register~26_combout  & ( 
// ((\reg_file|register~15_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [19] & ( !\reg_file|register~26_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~15_combout ),
	.datad(!\reg_file|register~14_combout ),
	.datae(!\d_mem|address_delay [19]),
	.dataf(!\reg_file|register~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~27 .extended_lut = "off";
defparam \reg_file|register~27 .lut_mask = 64'h5555555F55DD55DF;
defparam \reg_file|register~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N28
dffeas \pc_top|p_mux|address_from_increment_temp_3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[0] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \pc_top|p_mux|pc_out[0]~0 (
// Equation(s):
// \pc_top|p_mux|pc_out[0]~0_combout  = (\pc_top|p_mux|address_from_increment_temp_3 [0] & ((!\pc_top|p_mux|jalr_branch_temp_2~q ) # ((!\my_alu|take_branch~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))))

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [0]),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|pc_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|pc_out[0]~0 .extended_lut = "off";
defparam \pc_top|p_mux|pc_out[0]~0 .lut_mask = 64'h3233323332333233;
defparam \pc_top|p_mux|pc_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N19
dffeas \pc_top|my_pc|address_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|pc_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[0] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N59
dffeas \my_alu|pc_delay_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[0] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N14
dffeas \pc_top|p_mux|address_from_branch_temp_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[0] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N30
cyclonev_lcell_comb \my_alu|Add4~121 (
// Equation(s):
// \my_alu|Add4~121_sumout  = SUM(( \pc_top|p_mux|address_from_branch_temp_1 [0] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|imm_en_delay [0] & 
// ((\my_alu|imm_delay[0]~DUPLICATE_q ))))) ) + ( !VCC ))
// \my_alu|Add4~122  = CARRY(( \pc_top|p_mux|address_from_branch_temp_1 [0] ) + ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|imm_en_delay [0] & 
// ((\my_alu|imm_delay[0]~DUPLICATE_q ))))) ) + ( !VCC ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\pc_top|p_mux|address_from_branch_temp_1 [0]),
	.datae(gnd),
	.dataf(!\my_alu|imm_delay[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~121_sumout ),
	.cout(\my_alu|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~121 .extended_lut = "off";
defparam \my_alu|Add4~121 .lut_mask = 64'h0000F7B3000000FF;
defparam \my_alu|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \my_alu|Add4~125 (
// Equation(s):
// \my_alu|Add4~125_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [1]))))) ) + ( 
// \pc_top|p_mux|address_from_increment_temp_2 [1] ) + ( \my_alu|Add4~122  ))
// \my_alu|Add4~126  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a1 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [1]))))) ) + ( 
// \pc_top|p_mux|address_from_increment_temp_2 [1] ) + ( \my_alu|Add4~122  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\my_alu|imm_delay [1]),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_2 [1]),
	.datag(gnd),
	.cin(\my_alu|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~125_sumout ),
	.cout(\my_alu|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~125 .extended_lut = "off";
defparam \my_alu|Add4~125 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N36
cyclonev_lcell_comb \my_alu|Add4~117 (
// Equation(s):
// \my_alu|Add4~117_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [2]))))) ) + ( 
// !\pc_top|p_mux|address_from_increment_temp_2 [2] ) + ( \my_alu|Add4~126  ))
// \my_alu|Add4~118  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a2 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [2]))))) ) + ( 
// !\pc_top|p_mux|address_from_increment_temp_2 [2] ) + ( \my_alu|Add4~126  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\my_alu|imm_delay [2]),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_2 [2]),
	.datag(gnd),
	.cin(\my_alu|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~117_sumout ),
	.cout(\my_alu|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~117 .extended_lut = "off";
defparam \my_alu|Add4~117 .lut_mask = 64'h000000FF0000084C;
defparam \my_alu|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N39
cyclonev_lcell_comb \my_alu|Add4~113 (
// Equation(s):
// \my_alu|Add4~113_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [3]))))) ) + ( \my_alu|pc_delay_2 [3] ) + ( 
// \my_alu|Add4~118  ))
// \my_alu|Add4~114  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a3 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [3]))))) ) + ( \my_alu|pc_delay_2 [3] ) + ( 
// \my_alu|Add4~118  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!\my_alu|imm_delay [3]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [3]),
	.datag(gnd),
	.cin(\my_alu|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~113_sumout ),
	.cout(\my_alu|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~113 .extended_lut = "off";
defparam \my_alu|Add4~113 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N42
cyclonev_lcell_comb \my_alu|Add4~49 (
// Equation(s):
// \my_alu|Add4~49_sumout  = SUM(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [4]))))) ) + ( \my_alu|pc_delay_2 [4] ) + ( 
// \my_alu|Add4~114  ))
// \my_alu|Add4~50  = CARRY(( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0] & (\reg_file|register_rtl_1|auto_generated|ram_block1a4 )) # (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay [4]))))) ) + ( \my_alu|pc_delay_2 [4] ) + ( 
// \my_alu|Add4~114  ))

	.dataa(!\my_alu|imm_en_delay [0]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\my_alu|imm_delay [4]),
	.datae(gnd),
	.dataf(!\my_alu|pc_delay_2 [4]),
	.datag(gnd),
	.cin(\my_alu|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_alu|Add4~49_sumout ),
	.cout(\my_alu|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \my_alu|Add4~49 .extended_lut = "off";
defparam \my_alu|Add4~49 .lut_mask = 64'h0000FF000000084C;
defparam \my_alu|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N51
cyclonev_lcell_comb \my_alu|out~80 (
// Equation(s):
// \my_alu|out~80_combout  = ( \my_alu|Add4~45_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~45_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux26~0_combout )))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~45_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~45_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux26~0_combout ))))) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Add3~45_sumout ),
	.datad(!\my_alu|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~80 .extended_lut = "off";
defparam \my_alu|out~80 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \my_alu|out~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N6
cyclonev_lcell_comb \my_alu|ShiftRight0~27 (
// Equation(s):
// \my_alu|ShiftRight0~27_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~27 .extended_lut = "off";
defparam \my_alu|ShiftRight0~27 .lut_mask = 64'h333355550F0F00FF;
defparam \my_alu|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N30
cyclonev_lcell_comb \my_alu|out~81 (
// Equation(s):
// \my_alu|out~81_combout  = ( \my_alu|ShiftRight0~22_combout  & ( \my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~27_combout )) # (\my_alu|Mux29~0_combout ))) # (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout ) 
// # ((\my_alu|ShiftRight0~15_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~22_combout  & ( \my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~27_combout )))) # (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout ) # ((\my_alu|ShiftRight0~15_combout )))) ) ) ) # ( \my_alu|ShiftRight0~22_combout  & ( !\my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~27_combout )) # (\my_alu|Mux29~0_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~15_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~22_combout  & ( !\my_alu|ShiftRight0~14_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~27_combout )))) # (\my_alu|Mux28~0_combout  & (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~15_combout ))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~15_combout ),
	.datad(!\my_alu|ShiftRight0~27_combout ),
	.datae(!\my_alu|ShiftRight0~22_combout ),
	.dataf(!\my_alu|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~81 .extended_lut = "off";
defparam \my_alu|out~81 .lut_mask = 64'h018923AB45CD67EF;
defparam \my_alu|out~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \my_alu|out~82 (
// Equation(s):
// \my_alu|out~82_combout  = ( \my_alu|out~81_combout  & ( (!\my_alu|out[30]~1_combout ) # ((!\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight1~8_combout ))) # (\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight0~28_combout ))) ) ) # ( 
// !\my_alu|out~81_combout  & ( (\my_alu|out[30]~1_combout  & ((!\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight1~8_combout ))) # (\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight0~28_combout )))) ) )

	.dataa(!\my_alu|ShiftRight0~28_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|ShiftRight1~8_combout ),
	.datad(!\my_alu|out[30]~10_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~82 .extended_lut = "off";
defparam \my_alu|out~82 .lut_mask = 64'h03110311CFDDCFDD;
defparam \my_alu|out~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N54
cyclonev_lcell_comb \my_alu|out~83 (
// Equation(s):
// \my_alu|out~83_combout  = ( \my_alu|Mux26~0_combout  & ( \my_alu|out~82_combout  & ( (!\my_alu|out[9]~7_combout  & (((!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~30_combout )))) # (\my_alu|out[9]~7_combout  & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( !\my_alu|Mux26~0_combout  & ( \my_alu|out~82_combout  & ( (!\my_alu|out[9]~7_combout  & (((!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~30_combout 
// )))) # (\my_alu|out[9]~7_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( \my_alu|Mux26~0_combout  & ( !\my_alu|out~82_combout  & ( (!\my_alu|out[9]~7_combout  & 
// (((\my_alu|ShiftLeft0~30_combout  & \my_alu|out[30]~8_combout )))) # (\my_alu|out[9]~7_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( !\my_alu|Mux26~0_combout  & ( !\my_alu|out~82_combout  
// & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|ShiftLeft0~30_combout  & \my_alu|out[30]~8_combout )))) # (\my_alu|out[9]~7_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & ((!\my_alu|out[30]~8_combout )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\my_alu|ShiftLeft0~30_combout ),
	.datac(!\my_alu|out[9]~7_combout ),
	.datad(!\my_alu|out[30]~8_combout ),
	.datae(!\my_alu|Mux26~0_combout ),
	.dataf(!\my_alu|out~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~83 .extended_lut = "off";
defparam \my_alu|out~83 .lut_mask = 64'h05300A30F530FA30;
defparam \my_alu|out~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N6
cyclonev_lcell_comb \my_alu|out~79 (
// Equation(s):
// \my_alu|out~79_combout  = ( \my_alu|Mux26~0_combout  & ( \my_alu|Add2~45_sumout  & ( ((!\my_alu|control_delay [1] & ((\my_alu|Add1~45_sumout ))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a5 ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|Mux26~0_combout  & ( \my_alu|Add2~45_sumout  & ( (!\my_alu|control_delay [1] & (((\my_alu|Add1~45_sumout ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Mux26~0_combout  & ( !\my_alu|Add2~45_sumout  & ( (!\my_alu|control_delay [1] & (((!\my_alu|control_delay[0]~DUPLICATE_q  & 
// \my_alu|Add1~45_sumout )))) # (\my_alu|control_delay [1] & (((\my_alu|control_delay[0]~DUPLICATE_q )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\my_alu|Mux26~0_combout  & ( !\my_alu|Add2~45_sumout  & ( (!\my_alu|control_delay 
// [1] & (((!\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Add1~45_sumout )))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|Add1~45_sumout ),
	.datae(!\my_alu|Mux26~0_combout ),
	.dataf(!\my_alu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~79 .extended_lut = "off";
defparam \my_alu|out~79 .lut_mask = 64'h01C113D30DCD1FDF;
defparam \my_alu|out~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N12
cyclonev_lcell_comb \my_alu|out~84 (
// Equation(s):
// \my_alu|out~84_combout  = ( \my_alu|out~83_combout  & ( \my_alu|out~79_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~80_combout ))) # (\my_alu|out[30]~5_combout  & 
// ((!\my_alu|out[30]~4_combout ))))) ) ) ) # ( !\my_alu|out~83_combout  & ( \my_alu|out~79_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~80_combout )))) ) ) ) # ( \my_alu|out~83_combout  & ( 
// !\my_alu|out~79_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~5_combout ) # (\my_alu|out~80_combout )))) ) ) ) # ( !\my_alu|out~83_combout  & ( !\my_alu|out~79_combout  & ( (\my_alu|out~80_combout  & 
// (!\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \KEY[3]~input_o ))) ) ) )

	.dataa(!\my_alu|out~80_combout ),
	.datab(!\my_alu|out[30]~5_combout ),
	.datac(!\my_alu|out[30]~4_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\my_alu|out~83_combout ),
	.dataf(!\my_alu|out~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~84 .extended_lut = "off";
defparam \my_alu|out~84 .lut_mask = 64'h00400070004C007C;
defparam \my_alu|out~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N14
dffeas \my_alu|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[5] .is_wysiwyg = "true";
defparam \my_alu|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \reg_file|register~22 (
// Equation(s):
// \reg_file|register~22_combout  = ( \d_mem|read_data~1_combout  & ( ((\d_mem|is_signed_delay_3~q  & \d_mem|always4~6_combout )) # (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ) ) ) # ( !\d_mem|read_data~1_combout  & ( 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2  & ((!\d_mem|is_signed_delay_3~q ) # (!\d_mem|always4~6_combout ))) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(gnd),
	.datac(!\d_mem|always4~6_combout ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~22 .extended_lut = "off";
defparam \reg_file|register~22 .lut_mask = 64'h00FA00FA05FF05FF;
defparam \reg_file|register~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N6
cyclonev_lcell_comb \reg_file|register~23 (
// Equation(s):
// \reg_file|register~23_combout  = ( \d_mem|address_delay [18] & ( \reg_file|register~22_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [18] & ( \reg_file|register~22_combout  & ( ((!\reg_file|register~16_combout  & \reg_file|register~14_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [18] & ( !\reg_file|register~22_combout  & ( 
// ((\reg_file|register~14_combout  & \reg_file|register~15_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [18] & ( !\reg_file|register~22_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~17_combout ),
	.datab(!\reg_file|register~16_combout ),
	.datac(!\reg_file|register~14_combout ),
	.datad(!\reg_file|register~15_combout ),
	.datae(!\d_mem|address_delay [18]),
	.dataf(!\reg_file|register~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~23 .extended_lut = "off";
defparam \reg_file|register~23 .lut_mask = 64'h5555555F5D5D5D5F;
defparam \reg_file|register~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N14
dffeas \d_mem|write_data_delay_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[0] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y11_N50
dffeas \d_mem|write_data_delay_1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a16 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[16] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N48
cyclonev_lcell_comb \d_mem|data_memory_bank_2~3 (
// Equation(s):
// \d_mem|data_memory_bank_2~3_combout  = ( \d_mem|write_data_delay_1 [16] & ( \d_mem|always2~2_combout  & ( (!\d_mem|data_memory_bank_2~2_combout  & (((\d_mem|write_data_delay_1 [0])))) # (\d_mem|data_memory_bank_2~2_combout  & 
// ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [0]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [8])))) ) ) ) # ( !\d_mem|write_data_delay_1 [16] & ( \d_mem|always2~2_combout  & ( 
// (!\d_mem|data_memory_bank_2~2_combout  & (((\d_mem|write_data_delay_1 [0])))) # (\d_mem|data_memory_bank_2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [0]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & 
// (\d_mem|write_data_delay_1 [8])))) ) ) ) # ( \d_mem|write_data_delay_1 [16] & ( !\d_mem|always2~2_combout  ) )

	.dataa(!\d_mem|data_memory_bank_2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [8]),
	.datad(!\d_mem|write_data_delay_1 [0]),
	.datae(!\d_mem|write_data_delay_1 [16]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~3 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~3 .lut_mask = 64'h0000FFFF01EF01EF;
defparam \d_mem|data_memory_bank_2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N33
cyclonev_lcell_comb \reg_file|register~24 (
// Equation(s):
// \reg_file|register~24_combout  = ( \d_mem|always4~6_combout  & ( (!\d_mem|is_signed_delay_3~q  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ))) # (\d_mem|is_signed_delay_3~q  & (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|always4~6_combout  & ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1  ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(gnd),
	.datac(!\d_mem|read_data~1_combout ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\d_mem|always4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~24 .extended_lut = "off";
defparam \reg_file|register~24 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \reg_file|register~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N24
cyclonev_lcell_comb \reg_file|register~25 (
// Equation(s):
// \reg_file|register~25_combout  = ( \d_mem|address_delay [17] & ( \reg_file|register~24_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [17] & ( \reg_file|register~24_combout  & ( ((\reg_file|register~14_combout  & !\reg_file|register~16_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [17] & ( !\reg_file|register~24_combout  & ( 
// ((\reg_file|register~14_combout  & \reg_file|register~15_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [17] & ( !\reg_file|register~24_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~14_combout ),
	.datab(!\reg_file|register~15_combout ),
	.datac(!\reg_file|register~17_combout ),
	.datad(!\reg_file|register~16_combout ),
	.datae(!\d_mem|address_delay [17]),
	.dataf(!\reg_file|register~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~25 .extended_lut = "off";
defparam \reg_file|register~25 .lut_mask = 64'h0F0F1F1F5F0F5F1F;
defparam \reg_file|register~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \my_alu|out[30]~1 (
// Equation(s):
// \my_alu|out[30]~1_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a4  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay [4]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a4  & ( 
// (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay [4] & \my_alu|imm_en_delay [0])) ) )

	.dataa(gnd),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_delay [4]),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out[30]~1 .extended_lut = "off";
defparam \my_alu|out[30]~1 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \my_alu|out[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N30
cyclonev_lcell_comb \my_alu|out~86 (
// Equation(s):
// \my_alu|out~86_combout  = ( \my_alu|Add3~49_sumout  & ( \my_alu|Add4~49_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\my_alu|out[30]~1_combout ) ) ) ) # ( !\my_alu|Add3~49_sumout  & ( \my_alu|Add4~49_sumout  & ( 
// ((\my_alu|out[30]~1_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~49_sumout  & ( !\my_alu|Add4~49_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|out[30]~1_combout ))) ) ) ) # ( !\my_alu|Add3~49_sumout  & ( !\my_alu|Add4~49_sumout  & ( (\my_alu|out[30]~1_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & !\my_alu|control_delay [1])) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\my_alu|Add3~49_sumout ),
	.dataf(!\my_alu|Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~86 .extended_lut = "off";
defparam \my_alu|out~86 .lut_mask = 64'h0300F30003FFF3FF;
defparam \my_alu|out~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \my_alu|ShiftRight0~29 (
// Equation(s):
// \my_alu|ShiftRight0~29_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( \my_alu|Mux31~0_combout  & ( (\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & !\my_alu|Mux30~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( 
// !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a4 ))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a4 ))) # (\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~29 .extended_lut = "off";
defparam \my_alu|ShiftRight0~29 .lut_mask = 64'h05F505F530303F3F;
defparam \my_alu|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N30
cyclonev_lcell_comb \my_alu|out~87 (
// Equation(s):
// \my_alu|out~87_combout  = ( \my_alu|ShiftRight0~19_combout  & ( \my_alu|ShiftRight0~0_combout  & ( ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~29_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~23_combout ))) # 
// (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~19_combout  & ( \my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~29_combout ))) # (\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~23_combout )))) # (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~19_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~29_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~23_combout )))) # (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~19_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~29_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~23_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~23_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftRight0~29_combout ),
	.datae(!\my_alu|ShiftRight0~19_combout ),
	.dataf(!\my_alu|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~87 .extended_lut = "off";
defparam \my_alu|out~87 .lut_mask = 64'h04C434F407C737F7;
defparam \my_alu|out~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N54
cyclonev_lcell_comb \my_alu|out~88 (
// Equation(s):
// \my_alu|out~88_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|out~87_combout  & ( (!\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight1~9_combout ))) # (\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight0~30_combout )) ) ) ) # ( 
// !\my_alu|out[30]~1_combout  & ( \my_alu|out~87_combout  ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|out~87_combout  & ( (!\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight1~9_combout ))) # (\my_alu|out[30]~10_combout  & 
// (\my_alu|ShiftRight0~30_combout )) ) ) )

	.dataa(!\my_alu|out[30]~10_combout ),
	.datab(!\my_alu|ShiftRight0~30_combout ),
	.datac(gnd),
	.datad(!\my_alu|ShiftRight1~9_combout ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|out~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~88 .extended_lut = "off";
defparam \my_alu|out~88 .lut_mask = 64'h000011BBFFFF11BB;
defparam \my_alu|out~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N0
cyclonev_lcell_comb \my_alu|out~89 (
// Equation(s):
// \my_alu|out~89_combout  = ( \my_alu|out~88_combout  & ( \my_alu|out[9]~7_combout  & ( (!\my_alu|out[30]~8_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a4  $ (!\my_alu|out[30]~1_combout ))) ) ) ) # ( !\my_alu|out~88_combout  & ( 
// \my_alu|out[9]~7_combout  & ( (!\my_alu|out[30]~8_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a4  $ (!\my_alu|out[30]~1_combout ))) ) ) ) # ( \my_alu|out~88_combout  & ( !\my_alu|out[9]~7_combout  & ( (!\my_alu|out[30]~8_combout ) # 
// (\my_alu|ShiftLeft0~31_combout ) ) ) ) # ( !\my_alu|out~88_combout  & ( !\my_alu|out[9]~7_combout  & ( (\my_alu|ShiftLeft0~31_combout  & \my_alu|out[30]~8_combout ) ) ) )

	.dataa(!\my_alu|ShiftLeft0~31_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|out~88_combout ),
	.dataf(!\my_alu|out[9]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~89 .extended_lut = "off";
defparam \my_alu|out~89 .lut_mask = 64'h1111DDDD0CC00CC0;
defparam \my_alu|out~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N24
cyclonev_lcell_comb \my_alu|out~85 (
// Equation(s):
// \my_alu|out~85_combout  = ( \my_alu|Add1~49_sumout  & ( \my_alu|Add2~49_sumout  & ( (!\my_alu|control_delay [1]) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a4  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|out[30]~1_combout )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a4  & ((\my_alu|out[30]~1_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|Add1~49_sumout  & ( \my_alu|Add2~49_sumout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a4  
// & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # (\my_alu|out[30]~1_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a4  & (((\my_alu|control_delay [1] & \my_alu|out[30]~1_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Add1~49_sumout  & ( !\my_alu|Add2~49_sumout  & ( (!\my_alu|control_delay [1] & (((!\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & 
// ((!\reg_file|register_rtl_0|auto_generated|ram_block1a4  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|out[30]~1_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a4  & ((\my_alu|out[30]~1_combout ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) ) # ( !\my_alu|Add1~49_sumout  & ( !\my_alu|Add2~49_sumout  & ( (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a4  & (\my_alu|control_delay[0]~DUPLICATE_q  & 
// \my_alu|out[30]~1_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a4  & ((\my_alu|out[30]~1_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|Add1~49_sumout ),
	.dataf(!\my_alu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~85 .extended_lut = "off";
defparam \my_alu|out~85 .lut_mask = 64'h0113C1D30D1FCDDF;
defparam \my_alu|out~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N12
cyclonev_lcell_comb \my_alu|out~90 (
// Equation(s):
// \my_alu|out~90_combout  = ( \my_alu|out~89_combout  & ( \my_alu|out~85_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~86_combout ))) # (\my_alu|out[30]~5_combout  & 
// ((!\my_alu|out[30]~4_combout ))))) ) ) ) # ( !\my_alu|out~89_combout  & ( \my_alu|out~85_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~86_combout )))) ) ) ) # ( \my_alu|out~89_combout  & ( 
// !\my_alu|out~85_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((\my_alu|out~86_combout ) # (\my_alu|out[30]~5_combout )))) ) ) ) # ( !\my_alu|out~89_combout  & ( !\my_alu|out~85_combout  & ( (!\my_alu|out[30]~5_combout  & 
// (\my_alu|out~86_combout  & (\KEY[3]~input_o  & !\my_alu|out[30]~4_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\my_alu|out~86_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out[30]~4_combout ),
	.datae(!\my_alu|out~89_combout ),
	.dataf(!\my_alu|out~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~90 .extended_lut = "off";
defparam \my_alu|out~90 .lut_mask = 64'h02000700020A070A;
defparam \my_alu|out~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N14
dffeas \my_alu|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[4] .is_wysiwyg = "true";
defparam \my_alu|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N32
dffeas \d_mem|write_data_delay_1[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a30 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[30] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N30
cyclonev_lcell_comb \d_mem|data_memory_bank_3~9 (
// Equation(s):
// \d_mem|data_memory_bank_3~9_combout  = ( \d_mem|write_data_delay_1 [6] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [30])))) # (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\d_mem|write_data_delay_1 
// [14])))) ) ) # ( !\d_mem|write_data_delay_1 [6] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [30])))) # (\d_mem|always2~2_combout  & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [14]))) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|always2~2_combout ),
	.datac(!\d_mem|write_data_delay_1 [14]),
	.datad(!\d_mem|write_data_delay_1 [30]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~9 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~9 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \d_mem|data_memory_bank_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N17
dffeas \d_mem|write_data_delay_1[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a31 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[31] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N15
cyclonev_lcell_comb \d_mem|data_memory_bank_3~7 (
// Equation(s):
// \d_mem|data_memory_bank_3~7_combout  = ( \d_mem|write_data_delay_1 [15] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [31])))) # (\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [7])) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q 
// ))) ) ) # ( !\d_mem|write_data_delay_1 [15] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [31])))) # (\d_mem|always2~2_combout  & (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [7]))) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|always2~2_combout ),
	.datac(!\d_mem|write_data_delay_1 [7]),
	.datad(!\d_mem|write_data_delay_1 [31]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~7 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~7 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \d_mem|data_memory_bank_3~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\d_mem|data_memory_bank_3~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\d_mem|data_memory_bank_3~7_combout ,\d_mem|data_memory_bank_3~9_combout ,\d_mem|data_memory_bank_3~8_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DE1_SoC.ram3_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_3_rtl_0|altsyncram_67s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X61_Y11_N16
dffeas \d_mem|bank_num_delayed[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|bank_num_delayed[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|bank_num_delayed[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d_mem|bank_num_delayed[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N9
cyclonev_lcell_comb \d_mem|read_data~0 (
// Equation(s):
// \d_mem|read_data~0_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  & ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q ) # 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  & ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & 
// ((!\d_mem|bank_num_delayed[0]~DUPLICATE_q ))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  & ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|bank_num_delayed[0]~DUPLICATE_q ))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7  & ( !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & 
// \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ) ) ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(!\d_mem|bank_num_delayed[0]~DUPLICATE_q ),
	.datae(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|read_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|read_data~0 .extended_lut = "off";
defparam \d_mem|read_data~0 .lut_mask = 64'h111111BBBB11BBBB;
defparam \d_mem|read_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N24
cyclonev_lcell_comb \reg_file|register~17 (
// Equation(s):
// \reg_file|register~17_combout  = ( \d_mem|is_signed_delay_3~q  & ( \d_mem|read_data~0_combout  & ( (!\reg_file|Equal2~0_combout  & (\d_mem|xfer_size_delay_3 [0] & (!\reg_file|always3~1_combout  & \d_mem|always4~6_combout ))) ) ) )

	.dataa(!\reg_file|Equal2~0_combout ),
	.datab(!\d_mem|xfer_size_delay_3 [0]),
	.datac(!\reg_file|always3~1_combout ),
	.datad(!\d_mem|always4~6_combout ),
	.datae(!\d_mem|is_signed_delay_3~q ),
	.dataf(!\d_mem|read_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~17 .extended_lut = "off";
defparam \reg_file|register~17 .lut_mask = 64'h0000000000000020;
defparam \reg_file|register~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N27
cyclonev_lcell_comb \my_alu|out~0 (
// Equation(s):
// \my_alu|out~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a4  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # (\my_alu|imm_delay [4])))) ) 
// ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a4  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\my_alu|imm_delay [4] & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [4]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~0 .extended_lut = "off";
defparam \my_alu|out~0 .lut_mask = 64'h00020002008A008A;
defparam \my_alu|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N30
cyclonev_lcell_comb \my_alu|ShiftLeft0~5 (
// Equation(s):
// \my_alu|ShiftLeft0~5_combout  = ( \my_alu|Mux29~0_combout  & ( \my_alu|ShiftLeft0~3_combout  & ( (!\my_alu|Mux28~0_combout ) # (\my_alu|ShiftLeft0~4_combout ) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( \my_alu|ShiftLeft0~3_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~1_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~2_combout )) ) ) ) # ( \my_alu|Mux29~0_combout  & ( !\my_alu|ShiftLeft0~3_combout  & ( (\my_alu|Mux28~0_combout  & 
// \my_alu|ShiftLeft0~4_combout ) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( !\my_alu|ShiftLeft0~3_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~1_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~2_combout )) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftLeft0~2_combout ),
	.datac(!\my_alu|ShiftLeft0~1_combout ),
	.datad(!\my_alu|ShiftLeft0~4_combout ),
	.datae(!\my_alu|Mux29~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~5 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~5 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \my_alu|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N36
cyclonev_lcell_comb \my_alu|ShiftLeft0~6 (
// Equation(s):
// \my_alu|ShiftLeft0~6_combout  = ( \my_alu|ShiftLeft0~5_combout  & ( (!\my_alu|out[30]~1_combout ) # ((\my_alu|ShiftLeft0~0_combout  & !\my_alu|ShiftRight1~1_combout )) ) ) # ( !\my_alu|ShiftLeft0~5_combout  & ( (\my_alu|ShiftLeft0~0_combout  & 
// (\my_alu|out[30]~1_combout  & !\my_alu|ShiftRight1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\my_alu|ShiftLeft0~0_combout ),
	.datac(!\my_alu|out[30]~1_combout ),
	.datad(!\my_alu|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~6 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~6 .lut_mask = 64'h03000300F3F0F3F0;
defparam \my_alu|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N54
cyclonev_lcell_comb \my_alu|ShiftRight0~4 (
// Equation(s):
// \my_alu|ShiftRight0~4_combout  = ( \my_alu|Mux29~0_combout  & ( \my_alu|ShiftRight0~1_combout  & ( (!\my_alu|Mux28~0_combout ) # (\my_alu|ShiftRight0~3_combout ) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( \my_alu|ShiftRight0~1_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~0_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~2_combout )) ) ) ) # ( \my_alu|Mux29~0_combout  & ( !\my_alu|ShiftRight0~1_combout  & ( (\my_alu|Mux28~0_combout  & 
// \my_alu|ShiftRight0~3_combout ) ) ) ) # ( !\my_alu|Mux29~0_combout  & ( !\my_alu|ShiftRight0~1_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~0_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~2_combout )) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~2_combout ),
	.datac(!\my_alu|ShiftRight0~0_combout ),
	.datad(!\my_alu|ShiftRight0~3_combout ),
	.datae(!\my_alu|Mux29~0_combout ),
	.dataf(!\my_alu|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~4 .extended_lut = "off";
defparam \my_alu|ShiftRight0~4 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \my_alu|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N30
cyclonev_lcell_comb \my_alu|out~2 (
// Equation(s):
// \my_alu|out~2_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( !\my_alu|Mux15~0_combout  ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux15~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~2 .extended_lut = "off";
defparam \my_alu|out~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \my_alu|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N0
cyclonev_lcell_comb \my_alu|Mux48~3 (
// Equation(s):
// \my_alu|Mux48~3_combout  = ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( (!\my_alu|control_delay [1] & (((\my_alu|out~2_combout )))) # (\my_alu|control_delay [1] & ((((!\my_alu|out[30]~1_combout  & \my_alu|ShiftRight0~4_combout ))))) ) ) # ( 
// \my_alu|control_delay[0]~DUPLICATE_q  & ( (!\my_alu|control_delay [1] & (((\my_alu|ShiftLeft0~6_combout )))) # (\my_alu|control_delay [1] & ((((!\my_alu|out[30]~1_combout  & \my_alu|ShiftRight0~4_combout ))) # (\my_alu|out~0_combout ))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|out~0_combout ),
	.datac(!\my_alu|ShiftLeft0~6_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.dataf(!\my_alu|ShiftRight0~4_combout ),
	.datag(!\my_alu|out~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux48~3 .extended_lut = "on";
defparam \my_alu|Mux48~3 .lut_mask = 64'h0A0A1B1B5F0A5F1B;
defparam \my_alu|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N0
cyclonev_lcell_comb \my_alu|Mux48~1 (
// Equation(s):
// \my_alu|Mux48~1_combout  = ( \my_alu|Add3~1_sumout  & ( \my_alu|Add4~1_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|Mux15~0_combout  & !\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|Add3~1_sumout  & ( \my_alu|Add4~1_sumout  & ( 
// (!\my_alu|control_delay [1] & (\my_alu|Mux15~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|Add3~1_sumout  & ( !\my_alu|Add4~1_sumout  & ( 
// (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux15~0_combout ))) ) ) ) # ( !\my_alu|Add3~1_sumout  & ( !\my_alu|Add4~1_sumout  & ( (\my_alu|Mux15~0_combout  & (!\my_alu|control_delay [1] & 
// \my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\my_alu|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add3~1_sumout ),
	.dataf(!\my_alu|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux48~1 .extended_lut = "off";
defparam \my_alu|Mux48~1 .lut_mask = 64'h0050F0500F50FF50;
defparam \my_alu|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N24
cyclonev_lcell_comb \my_alu|Mux48~0 (
// Equation(s):
// \my_alu|Mux48~0_combout  = ( \my_alu|Mux15~0_combout  & ( \my_alu|Add1~1_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|Add2~1_sumout )))) # (\my_alu|control_delay [1] & 
// (((\reg_file|register_rtl_0|auto_generated|ram_block1a16 )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux15~0_combout  & ( \my_alu|Add1~1_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// ((\my_alu|Add2~1_sumout )))) # (\my_alu|control_delay [1] & (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a16 )))) ) ) ) # ( \my_alu|Mux15~0_combout  & ( !\my_alu|Add1~1_sumout  & ( (!\my_alu|control_delay 
// [1] & (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add2~1_sumout ))) # (\my_alu|control_delay [1] & (((\reg_file|register_rtl_0|auto_generated|ram_block1a16 )) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux15~0_combout  & ( 
// !\my_alu|Add1~1_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & (\my_alu|Add2~1_sumout )) # (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a16 ))))) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Add2~1_sumout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\my_alu|Mux15~0_combout ),
	.dataf(!\my_alu|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux48~0 .extended_lut = "off";
defparam \my_alu|Mux48~0 .lut_mask = 64'h021313578A9B9BDF;
defparam \my_alu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N42
cyclonev_lcell_comb \my_alu|Mux48~2 (
// Equation(s):
// \my_alu|Mux48~2_combout  = ( \my_alu|Mux48~1_combout  & ( \my_alu|Mux48~0_combout  & ( (!\my_alu|control_delay [3] & ((!\my_alu|control_delay [2]) # ((!\my_alu|control_delay [4] & \my_alu|Mux48~3_combout )))) ) ) ) # ( !\my_alu|Mux48~1_combout  & ( 
// \my_alu|Mux48~0_combout  & ( (!\my_alu|control_delay [3] & (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|Mux48~3_combout )))) ) ) ) # ( \my_alu|Mux48~1_combout  & ( !\my_alu|Mux48~0_combout  & ( (!\my_alu|control_delay [3] & 
// ((!\my_alu|control_delay [4] & (\my_alu|control_delay [2] & \my_alu|Mux48~3_combout )) # (\my_alu|control_delay [4] & (!\my_alu|control_delay [2])))) ) ) ) # ( !\my_alu|Mux48~1_combout  & ( !\my_alu|Mux48~0_combout  & ( (!\my_alu|control_delay [3] & 
// (!\my_alu|control_delay [4] & (\my_alu|control_delay [2] & \my_alu|Mux48~3_combout ))) ) ) )

	.dataa(!\my_alu|control_delay [3]),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|control_delay [2]),
	.datad(!\my_alu|Mux48~3_combout ),
	.datae(!\my_alu|Mux48~1_combout ),
	.dataf(!\my_alu|Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux48~2 .extended_lut = "off";
defparam \my_alu|Mux48~2 .lut_mask = 64'h000820288088A0A8;
defparam \my_alu|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N44
dffeas \my_alu|out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|Mux48~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[16] .is_wysiwyg = "true";
defparam \my_alu|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N28
dffeas \d_mem|address_delay[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[16] .is_wysiwyg = "true";
defparam \d_mem|address_delay[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \reg_file|register~20 (
// Equation(s):
// \reg_file|register~20_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\d_mem|is_signed_delay_3~q ) # ((!\d_mem|always4~6_combout ) # (\d_mem|read_data~1_combout )) ) ) # ( 
// !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\d_mem|is_signed_delay_3~q  & (\d_mem|read_data~1_combout  & \d_mem|always4~6_combout )) ) )

	.dataa(!\d_mem|is_signed_delay_3~q ),
	.datab(!\d_mem|read_data~1_combout ),
	.datac(gnd),
	.datad(!\d_mem|always4~6_combout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~20 .extended_lut = "off";
defparam \reg_file|register~20 .lut_mask = 64'h00110011FFBBFFBB;
defparam \reg_file|register~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \reg_file|register~21 (
// Equation(s):
// \reg_file|register~21_combout  = ( \d_mem|address_delay [16] & ( \reg_file|register~20_combout  & ( ((\reg_file|register~14_combout  & ((!\reg_file|register~16_combout ) # (\reg_file|register~15_combout )))) # (\reg_file|register~17_combout ) ) ) ) # ( 
// !\d_mem|address_delay [16] & ( \reg_file|register~20_combout  & ( ((\reg_file|register~14_combout  & !\reg_file|register~16_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( \d_mem|address_delay [16] & ( !\reg_file|register~20_combout  & ( 
// ((\reg_file|register~14_combout  & \reg_file|register~15_combout )) # (\reg_file|register~17_combout ) ) ) ) # ( !\d_mem|address_delay [16] & ( !\reg_file|register~20_combout  & ( \reg_file|register~17_combout  ) ) )

	.dataa(!\reg_file|register~14_combout ),
	.datab(!\reg_file|register~15_combout ),
	.datac(!\reg_file|register~16_combout ),
	.datad(!\reg_file|register~17_combout ),
	.datae(!\d_mem|address_delay [16]),
	.dataf(!\reg_file|register~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~21 .extended_lut = "off";
defparam \reg_file|register~21 .lut_mask = 64'h00FF11FF50FF51FF;
defparam \reg_file|register~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N11
dffeas \d_mem|write_data_delay_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[5] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N39
cyclonev_lcell_comb \d_mem|data_memory_bank_1~9 (
// Equation(s):
// \d_mem|data_memory_bank_1~9_combout  = ( \d_mem|always2~2_combout  & ( \my_alu|out [1] & ( \d_mem|write_data_delay_1 [5] ) ) ) # ( !\d_mem|always2~2_combout  & ( \my_alu|out [1] & ( \d_mem|write_data_delay_1 [13] ) ) ) # ( \d_mem|always2~2_combout  & ( 
// !\my_alu|out [1] & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (((\d_mem|write_data_delay_1 [5])))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((!\my_alu|out [0] & (\d_mem|write_data_delay_1 [13])) # (\my_alu|out [0] & ((\d_mem|write_data_delay_1 
// [5]))))) ) ) ) # ( !\d_mem|always2~2_combout  & ( !\my_alu|out [1] & ( \d_mem|write_data_delay_1 [13] ) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|write_data_delay_1 [13]),
	.datac(!\my_alu|out [0]),
	.datad(!\d_mem|write_data_delay_1 [5]),
	.datae(!\d_mem|always2~2_combout ),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~9 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~9 .lut_mask = 64'h333310BF333300FF;
defparam \d_mem|data_memory_bank_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N45
cyclonev_lcell_comb \d_mem|data_memory_bank_1~8 (
// Equation(s):
// \d_mem|data_memory_bank_1~8_combout  = ( \d_mem|always2~2_combout  & ( \my_alu|out [1] & ( \d_mem|write_data_delay_1 [6] ) ) ) # ( !\d_mem|always2~2_combout  & ( \my_alu|out [1] & ( \d_mem|write_data_delay_1 [14] ) ) ) # ( \d_mem|always2~2_combout  & ( 
// !\my_alu|out [1] & ( (!\my_alu|out [0] & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ((\d_mem|write_data_delay_1 [6]))) # (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [14])))) # (\my_alu|out [0] & (((\d_mem|write_data_delay_1 
// [6])))) ) ) ) # ( !\d_mem|always2~2_combout  & ( !\my_alu|out [1] & ( \d_mem|write_data_delay_1 [14] ) ) )

	.dataa(!\d_mem|write_data_delay_1 [14]),
	.datab(!\d_mem|write_data_delay_1 [6]),
	.datac(!\my_alu|out [0]),
	.datad(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datae(!\d_mem|always2~2_combout ),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~8 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~8 .lut_mask = 64'h5555335355553333;
defparam \d_mem|data_memory_bank_1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N0
cyclonev_lcell_comb \d_mem|data_memory_bank_1~7 (
// Equation(s):
// \d_mem|data_memory_bank_1~7_combout  = ( \d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( \d_mem|write_data_delay_1 [15] & ( ((!\d_mem|always2~2_combout ) # ((!\my_alu|out [0] & !\my_alu|out [1]))) # (\d_mem|write_data_delay_1 [7]) ) ) ) # ( 
// !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( \d_mem|write_data_delay_1 [15] & ( (!\d_mem|always2~2_combout ) # (\d_mem|write_data_delay_1 [7]) ) ) ) # ( \d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( !\d_mem|write_data_delay_1 [15] & ( 
// (\d_mem|write_data_delay_1 [7] & (\d_mem|always2~2_combout  & ((\my_alu|out [1]) # (\my_alu|out [0])))) ) ) ) # ( !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( !\d_mem|write_data_delay_1 [15] & ( (\d_mem|write_data_delay_1 [7] & \d_mem|always2~2_combout ) 
// ) ) )

	.dataa(!\d_mem|write_data_delay_1 [7]),
	.datab(!\my_alu|out [0]),
	.datac(!\my_alu|out [1]),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.dataf(!\d_mem|write_data_delay_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~7 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~7 .lut_mask = 64'h00550015FF55FFD5;
defparam \d_mem|data_memory_bank_1~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\d_mem|data_memory_bank_1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\d_mem|data_memory_bank_1~7_combout ,\d_mem|data_memory_bank_1~8_combout ,\d_mem|data_memory_bank_1~9_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DE1_SoC.ram1_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_1_rtl_0|altsyncram_47s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N12
cyclonev_lcell_comb \reg_file|register~56 (
// Equation(s):
// \reg_file|register~56_combout  = ( \d_mem|read_data~1_combout  & ( \d_mem|read_data~0_combout  & ( (!\d_mem|always4~6_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|always4~6_combout  & (((\d_mem|is_signed_delay_3~q ) 
// # (\d_mem|xfer_size_delay_3 [0])))) ) ) ) # ( !\d_mem|read_data~1_combout  & ( \d_mem|read_data~0_combout  & ( (!\d_mem|always4~6_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|always4~6_combout  & 
// ((\d_mem|xfer_size_delay_3 [0]))) ) ) ) # ( \d_mem|read_data~1_combout  & ( !\d_mem|read_data~0_combout  & ( (!\d_mem|always4~6_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|always4~6_combout  & 
// (((!\d_mem|xfer_size_delay_3 [0] & \d_mem|is_signed_delay_3~q )))) ) ) ) # ( !\d_mem|read_data~1_combout  & ( !\d_mem|read_data~0_combout  & ( (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & !\d_mem|always4~6_combout ) ) ) )

	.dataa(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\d_mem|xfer_size_delay_3 [0]),
	.datac(!\d_mem|is_signed_delay_3~q ),
	.datad(!\d_mem|always4~6_combout ),
	.datae(!\d_mem|read_data~1_combout ),
	.dataf(!\d_mem|read_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~56 .extended_lut = "off";
defparam \reg_file|register~56 .lut_mask = 64'h5500550C5533553F;
defparam \reg_file|register~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N21
cyclonev_lcell_comb \reg_file|register~57 (
// Equation(s):
// \reg_file|register~57_combout  = ( \reg_file|register~56_combout  & ( (!\reg_file|always3~1_combout  & ((!\reg_file|Equal2~0_combout ) # (\d_mem|address_delay [15]))) ) ) # ( !\reg_file|register~56_combout  & ( (\reg_file|Equal2~0_combout  & 
// (!\reg_file|always3~1_combout  & \d_mem|address_delay [15])) ) )

	.dataa(!\reg_file|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\reg_file|always3~1_combout ),
	.datad(!\d_mem|address_delay [15]),
	.datae(gnd),
	.dataf(!\reg_file|register~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~57 .extended_lut = "off";
defparam \reg_file|register~57 .lut_mask = 64'h00500050A0F0A0F0;
defparam \reg_file|register~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N50
dffeas \d_mem|write_data_delay_1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a21 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[21] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N48
cyclonev_lcell_comb \d_mem|data_memory_bank_2~10 (
// Equation(s):
// \d_mem|data_memory_bank_2~10_combout  = ( \d_mem|write_data_delay_1 [21] & ( \d_mem|write_data_delay_1 [5] & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (((!\d_mem|data_memory_bank_2~2_combout ) # (!\d_mem|always2~2_combout )) # 
// (\d_mem|write_data_delay_1 [13])) ) ) ) # ( !\d_mem|write_data_delay_1 [21] & ( \d_mem|write_data_delay_1 [5] & ( (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((!\d_mem|data_memory_bank_2~2_combout ) # 
// (\d_mem|write_data_delay_1 [13])))) ) ) ) # ( \d_mem|write_data_delay_1 [21] & ( !\d_mem|write_data_delay_1 [5] & ( (!\d_mem|always2~2_combout ) # ((\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [13] & 
// \d_mem|data_memory_bank_2~2_combout ))) ) ) ) # ( !\d_mem|write_data_delay_1 [21] & ( !\d_mem|write_data_delay_1 [5] & ( (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [13] & (\d_mem|data_memory_bank_2~2_combout  & 
// \d_mem|always2~2_combout ))) ) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|write_data_delay_1 [13]),
	.datac(!\d_mem|data_memory_bank_2~2_combout ),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [21]),
	.dataf(!\d_mem|write_data_delay_1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~10 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~10 .lut_mask = 64'h0001FF0100FBFFFB;
defparam \d_mem|data_memory_bank_2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N30
cyclonev_lcell_comb \reg_file|register~54 (
// Equation(s):
// \reg_file|register~54_combout  = ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~52_combout ) # ((!\reg_file|register~53_combout  & 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~53_combout  & 
// (\reg_file|register~52_combout  & \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 )) # (\reg_file|register~53_combout  & (!\reg_file|register~52_combout )) ) ) ) # ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( 
// !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~53_combout  & ((!\reg_file|register~52_combout ) # (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~53_combout  & (\reg_file|register~52_combout  & 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\reg_file|register~53_combout ),
	.datab(!\reg_file|register~52_combout ),
	.datac(gnd),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~54 .extended_lut = "off";
defparam \reg_file|register~54 .lut_mask = 64'h002288AA4466CCEE;
defparam \reg_file|register~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \my_alu|out~15 (
// Equation(s):
// \my_alu|out~15_combout  = ( \my_alu|Add3~9_sumout  & ( \my_alu|Add4~9_sumout  & ( ((!\my_alu|control_delay [0]) # (\my_alu|control_delay [1])) # (\my_alu|Mux17~0_combout ) ) ) ) # ( !\my_alu|Add3~9_sumout  & ( \my_alu|Add4~9_sumout  & ( 
// ((\my_alu|Mux17~0_combout  & \my_alu|control_delay [0])) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~9_sumout  & ( !\my_alu|Add4~9_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay [0]) # (\my_alu|Mux17~0_combout ))) ) ) ) # ( 
// !\my_alu|Add3~9_sumout  & ( !\my_alu|Add4~9_sumout  & ( (\my_alu|Mux17~0_combout  & (!\my_alu|control_delay [1] & \my_alu|control_delay [0])) ) ) )

	.dataa(!\my_alu|Mux17~0_combout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay [0]),
	.datad(gnd),
	.datae(!\my_alu|Add3~9_sumout ),
	.dataf(!\my_alu|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~15 .extended_lut = "off";
defparam \my_alu|out~15 .lut_mask = 64'h0404C4C43737F7F7;
defparam \my_alu|out~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \my_alu|out~17 (
// Equation(s):
// \my_alu|out~17_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & (!\my_alu|imm_U_J_delay [2] & ((\my_alu|imm_en_delay [1])))) # 
// (\my_alu|imm_en_delay [0] & (((!\my_alu|imm_delay [11]) # (\my_alu|imm_en_delay [1])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & 
// (((!\my_alu|imm_en_delay [1])) # (\my_alu|imm_U_J_delay [2]))) # (\my_alu|imm_en_delay [0] & (((\my_alu|imm_delay [11] & !\my_alu|imm_en_delay [1])))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & ((!\my_alu|imm_U_J_delay [2]) # ((!\my_alu|imm_en_delay [1])))) # (\my_alu|imm_en_delay [0] & (((!\my_alu|imm_delay [11]) # (\my_alu|imm_en_delay [1])))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a14  & ( (!\my_alu|imm_en_delay [0] & (\my_alu|imm_U_J_delay [2] & ((\my_alu|imm_en_delay [1])))) # (\my_alu|imm_en_delay [0] & 
// (((\my_alu|imm_delay [11] & !\my_alu|imm_en_delay [1])))) ) ) )

	.dataa(!\my_alu|imm_U_J_delay [2]),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_delay [11]),
	.datad(!\my_alu|imm_en_delay [1]),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~17 .extended_lut = "off";
defparam \my_alu|out~17 .lut_mask = 64'h0344FCBBCF4430BB;
defparam \my_alu|out~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N0
cyclonev_lcell_comb \my_alu|out~16 (
// Equation(s):
// \my_alu|out~16_combout  = ( \my_alu|ShiftRight0~12_combout  & ( \my_alu|Mux29~0_combout  & ( (\my_alu|ShiftRight0~10_combout ) # (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( \my_alu|Mux29~0_combout  & ( 
// (!\my_alu|Mux28~0_combout  & \my_alu|ShiftRight0~10_combout ) ) ) ) # ( \my_alu|ShiftRight0~12_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~9_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight0~11_combout )) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~9_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~11_combout )) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~10_combout ),
	.datac(!\my_alu|ShiftRight0~11_combout ),
	.datad(!\my_alu|ShiftRight0~9_combout ),
	.datae(!\my_alu|ShiftRight0~12_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~16 .extended_lut = "off";
defparam \my_alu|out~16 .lut_mask = 64'h05AF05AF22227777;
defparam \my_alu|out~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N48
cyclonev_lcell_comb \my_alu|out~221 (
// Equation(s):
// \my_alu|out~221_combout  = ( !\my_alu|out[30]~1_combout  & ( (((\my_alu|out~16_combout ))) ) ) # ( \my_alu|out[30]~1_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((((!\my_alu|ShiftRight1~1_combout  & \my_alu|ShiftRight1~4_combout ))))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((!\my_alu|ShiftRight1~1_combout  & \my_alu|ShiftRight1~4_combout )))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & 
// (((\my_alu|ShiftRight1~1_combout )) # (\my_alu|ShiftRight0~13_combout ))))) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|ShiftRight0~13_combout ),
	.datad(!\my_alu|ShiftRight1~1_combout ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|ShiftRight1~4_combout ),
	.datag(!\my_alu|out~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~221 .extended_lut = "on";
defparam \my_alu|out~221 .lut_mask = 64'h0F0F01110F0FEF11;
defparam \my_alu|out~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N54
cyclonev_lcell_comb \my_alu|out~18 (
// Equation(s):
// \my_alu|out~18_combout  = ( \my_alu|out~17_combout  & ( \my_alu|out~221_combout  & ( (!\my_alu|out[30]~8_combout ) # ((\my_alu|ShiftLeft0~16_combout  & !\my_alu|out[9]~7_combout )) ) ) ) # ( !\my_alu|out~17_combout  & ( \my_alu|out~221_combout  & ( 
// (!\my_alu|out[9]~7_combout  & ((!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~16_combout ))) ) ) ) # ( \my_alu|out~17_combout  & ( !\my_alu|out~221_combout  & ( (!\my_alu|out[30]~8_combout  & ((\my_alu|out[9]~7_combout ))) # 
// (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~16_combout  & !\my_alu|out[9]~7_combout )) ) ) ) # ( !\my_alu|out~17_combout  & ( !\my_alu|out~221_combout  & ( (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~16_combout  & !\my_alu|out[9]~7_combout )) 
// ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(gnd),
	.datac(!\my_alu|ShiftLeft0~16_combout ),
	.datad(!\my_alu|out[9]~7_combout ),
	.datae(!\my_alu|out~17_combout ),
	.dataf(!\my_alu|out~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~18 .extended_lut = "off";
defparam \my_alu|out~18 .lut_mask = 64'h050005AAAF00AFAA;
defparam \my_alu|out~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N18
cyclonev_lcell_comb \my_alu|out~14 (
// Equation(s):
// \my_alu|out~14_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( \my_alu|Add1~9_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux17~0_combout )))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~9_sumout )) # (\my_alu|control_delay [1]))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( \my_alu|Add1~9_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// (!\my_alu|control_delay [1])) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~9_sumout ))) # (\my_alu|control_delay [1] & (\my_alu|Mux17~0_combout )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( !\my_alu|Add1~9_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & (\my_alu|Mux17~0_combout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~9_sumout 
// )) # (\my_alu|control_delay [1]))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a14  & ( !\my_alu|Add1~9_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~9_sumout ))) # 
// (\my_alu|control_delay [1] & (\my_alu|Mux17~0_combout )))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Mux17~0_combout ),
	.datad(!\my_alu|Add2~9_sumout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\my_alu|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~14 .extended_lut = "off";
defparam \my_alu|out~14 .lut_mask = 64'h0145135789CD9BDF;
defparam \my_alu|out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N6
cyclonev_lcell_comb \my_alu|out~19 (
// Equation(s):
// \my_alu|out~19_combout  = ( \my_alu|out~18_combout  & ( \my_alu|out~14_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout  & ((\my_alu|out[30]~5_combout ) # (\my_alu|out~15_combout ))) # (\my_alu|out[30]~4_combout  & 
// ((!\my_alu|out[30]~5_combout ))))) ) ) ) # ( !\my_alu|out~18_combout  & ( \my_alu|out~14_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~5_combout  & ((\my_alu|out~15_combout ) # (\my_alu|out[30]~4_combout )))) ) ) ) # ( \my_alu|out~18_combout  & ( 
// !\my_alu|out~14_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((\my_alu|out[30]~5_combout ) # (\my_alu|out~15_combout )))) ) ) ) # ( !\my_alu|out~18_combout  & ( !\my_alu|out~14_combout  & ( (\KEY[3]~input_o  & 
// (!\my_alu|out[30]~4_combout  & (\my_alu|out~15_combout  & !\my_alu|out[30]~5_combout ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\my_alu|out~15_combout ),
	.datad(!\my_alu|out[30]~5_combout ),
	.datae(!\my_alu|out~18_combout ),
	.dataf(!\my_alu|out~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~19 .extended_lut = "off";
defparam \my_alu|out~19 .lut_mask = 64'h0400044415001544;
defparam \my_alu|out~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N8
dffeas \my_alu|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[14] .is_wysiwyg = "true";
defparam \my_alu|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N44
dffeas \d_mem|address_delay[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[14] .is_wysiwyg = "true";
defparam \d_mem|address_delay[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \reg_file|register~55 (
// Equation(s):
// \reg_file|register~55_combout  = ( \d_mem|read_data~1_combout  & ( (!\reg_file|register~51_combout  & (\reg_file|register~50_combout  & (\reg_file|register~54_combout ))) # (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout ) # 
// ((\d_mem|address_delay [14])))) ) ) # ( !\d_mem|read_data~1_combout  & ( (\reg_file|register~50_combout  & ((!\reg_file|register~51_combout  & (\reg_file|register~54_combout )) # (\reg_file|register~51_combout  & ((\d_mem|address_delay [14]))))) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\reg_file|register~50_combout ),
	.datac(!\reg_file|register~54_combout ),
	.datad(!\d_mem|address_delay [14]),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~55 .extended_lut = "off";
defparam \reg_file|register~55 .lut_mask = 64'h0213021346574657;
defparam \reg_file|register~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \my_alu|out~22 (
// Equation(s):
// \my_alu|out~22_combout  = ( \my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( ((!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~14_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~16_combout )))) # 
// (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~14_combout )) # (\my_alu|Mux29~0_combout ))) # (\my_alu|Mux28~0_combout  & 
// (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~16_combout )))) ) ) ) # ( \my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~14_combout ))) # 
// (\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~16_combout )) # (\my_alu|Mux29~0_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight0~14_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~16_combout ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~14_combout ),
	.datad(!\my_alu|ShiftRight0~16_combout ),
	.datae(!\my_alu|ShiftRight0~17_combout ),
	.dataf(!\my_alu|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~22 .extended_lut = "off";
defparam \my_alu|out~22 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_alu|out~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \my_alu|out~217 (
// Equation(s):
// \my_alu|out~217_combout  = ( !\my_alu|out[30]~1_combout  & ( (((\my_alu|out~22_combout ))) ) ) # ( \my_alu|out[30]~1_combout  & ( (!\my_alu|ShiftRight1~1_combout  & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|ShiftRight1~6_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|ShiftRight1~6_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|ShiftRight0~18_combout ))))))) # 
// (\my_alu|ShiftRight1~1_combout  & ((((\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ))))) ) )

	.dataa(!\my_alu|ShiftRight1~6_combout ),
	.datab(!\my_alu|ShiftRight1~1_combout ),
	.datac(!\my_alu|ShiftRight0~18_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datag(!\my_alu|out~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~217 .extended_lut = "on";
defparam \my_alu|out~217 .lut_mask = 64'h0F0F44440F0F443F;
defparam \my_alu|out~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N45
cyclonev_lcell_comb \my_alu|out~23 (
// Equation(s):
// \my_alu|out~23_combout  = ( \my_alu|out[9]~7_combout  & ( \my_alu|out~217_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|Mux18~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ))) ) ) ) # ( !\my_alu|out[9]~7_combout  & ( 
// \my_alu|out~217_combout  & ( (!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~21_combout ) ) ) ) # ( \my_alu|out[9]~7_combout  & ( !\my_alu|out~217_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|Mux18~0_combout  $ 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ))) ) ) ) # ( !\my_alu|out[9]~7_combout  & ( !\my_alu|out~217_combout  & ( (\my_alu|out[30]~8_combout  & \my_alu|ShiftLeft0~21_combout ) ) ) )

	.dataa(!\my_alu|Mux18~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|ShiftLeft0~21_combout ),
	.datae(!\my_alu|out[9]~7_combout ),
	.dataf(!\my_alu|out~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~23 .extended_lut = "off";
defparam \my_alu|out~23 .lut_mask = 64'h000F6060F0FF6060;
defparam \my_alu|out~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N0
cyclonev_lcell_comb \my_alu|out~21 (
// Equation(s):
// \my_alu|out~21_combout  = ( \my_alu|Mux18~0_combout  & ( \my_alu|Add4~13_sumout  & ( ((\my_alu|Add3~13_sumout ) # (\my_alu|control_delay [0])) # (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|Mux18~0_combout  & ( \my_alu|Add4~13_sumout  & ( 
// ((!\my_alu|control_delay [0] & \my_alu|Add3~13_sumout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux18~0_combout  & ( !\my_alu|Add4~13_sumout  & ( (!\my_alu|control_delay [1] & ((\my_alu|Add3~13_sumout ) # (\my_alu|control_delay [0]))) ) ) ) # ( 
// !\my_alu|Mux18~0_combout  & ( !\my_alu|Add4~13_sumout  & ( (!\my_alu|control_delay [1] & (!\my_alu|control_delay [0] & \my_alu|Add3~13_sumout )) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay [0]),
	.datac(!\my_alu|Add3~13_sumout ),
	.datad(gnd),
	.datae(!\my_alu|Mux18~0_combout ),
	.dataf(!\my_alu|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~21 .extended_lut = "off";
defparam \my_alu|out~21 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \my_alu|out~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N33
cyclonev_lcell_comb \my_alu|out~20 (
// Equation(s):
// \my_alu|out~20_combout  = ( \my_alu|Add1~13_sumout  & ( \my_alu|Add2~13_sumout  & ( (!\my_alu|control_delay [1]) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a13  & (\my_alu|Mux18~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux18~0_combout )))) ) ) ) # ( !\my_alu|Add1~13_sumout  & ( \my_alu|Add2~13_sumout  & ( (!\my_alu|control_delay [1] & 
// (((\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a13  & (\my_alu|Mux18~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux18~0_combout ))))) ) ) ) # ( \my_alu|Add1~13_sumout  & ( !\my_alu|Add2~13_sumout  & ( (!\my_alu|control_delay [1] & 
// (((!\my_alu|control_delay[0]~DUPLICATE_q )))) # (\my_alu|control_delay [1] & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a13  & (\my_alu|Mux18~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux18~0_combout ))))) ) ) ) # ( !\my_alu|Add1~13_sumout  & ( !\my_alu|Add2~13_sumout  & ( (\my_alu|control_delay [1] & 
// ((!\reg_file|register_rtl_0|auto_generated|ram_block1a13  & (\my_alu|Mux18~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Mux18~0_combout 
// ))))) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\my_alu|Mux18~0_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(!\my_alu|Add1~13_sumout ),
	.dataf(!\my_alu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~20 .extended_lut = "off";
defparam \my_alu|out~20 .lut_mask = 64'h0115AB1501BFABBF;
defparam \my_alu|out~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N24
cyclonev_lcell_comb \my_alu|out~24 (
// Equation(s):
// \my_alu|out~24_combout  = ( \my_alu|out~21_combout  & ( \my_alu|out~20_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~23_combout )))) ) ) ) # ( !\my_alu|out~21_combout  & ( 
// \my_alu|out~20_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~23_combout )))) ) ) ) # ( \my_alu|out~21_combout  & ( 
// !\my_alu|out~20_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~23_combout )))) ) ) ) # ( !\my_alu|out~21_combout  & ( !\my_alu|out~20_combout  & ( (\KEY[3]~input_o  & 
// (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~23_combout ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\my_alu|out[30]~5_combout ),
	.datac(!\my_alu|out[30]~4_combout ),
	.datad(!\my_alu|out~23_combout ),
	.datae(!\my_alu|out~21_combout ),
	.dataf(!\my_alu|out~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~24 .extended_lut = "off";
defparam \my_alu|out~24 .lut_mask = 64'h0010405004144454;
defparam \my_alu|out~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N26
dffeas \my_alu|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[13] .is_wysiwyg = "true";
defparam \my_alu|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N47
dffeas \d_mem|address_delay[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[13] .is_wysiwyg = "true";
defparam \d_mem|address_delay[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \reg_file|register~58 (
// Equation(s):
// \reg_file|register~58_combout  = ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \reg_file|register~52_combout  & ( (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\reg_file|register~53_combout 
// ) ) ) ) # ( !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \reg_file|register~52_combout  & ( (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\reg_file|register~53_combout ) ) ) ) # ( 
// \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( !\reg_file|register~52_combout  & ( (!\reg_file|register~53_combout ) # (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( !\reg_file|register~52_combout  & ( (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout  & \reg_file|register~53_combout ) ) ) )

	.dataa(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(gnd),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\reg_file|register~53_combout ),
	.datae(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\reg_file|register~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~58 .extended_lut = "off";
defparam \reg_file|register~58 .lut_mask = 64'h000FFF0F55005500;
defparam \reg_file|register~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \reg_file|register~59 (
// Equation(s):
// \reg_file|register~59_combout  = ( \reg_file|register~58_combout  & ( (!\reg_file|register~51_combout  & (\reg_file|register~50_combout )) # (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout  & (\d_mem|read_data~1_combout )) # 
// (\reg_file|register~50_combout  & ((\d_mem|address_delay [13]))))) ) ) # ( !\reg_file|register~58_combout  & ( (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout  & (\d_mem|read_data~1_combout )) # (\reg_file|register~50_combout  & 
// ((\d_mem|address_delay [13]))))) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\reg_file|register~50_combout ),
	.datac(!\d_mem|read_data~1_combout ),
	.datad(!\d_mem|address_delay [13]),
	.datae(gnd),
	.dataf(!\reg_file|register~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~59 .extended_lut = "off";
defparam \reg_file|register~59 .lut_mask = 64'h0415041526372637;
defparam \reg_file|register~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N0
cyclonev_lcell_comb \my_alu|Mux19~0 (
// Equation(s):
// \my_alu|Mux19~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a12  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0]) # ((\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q  & 
// (!\my_alu|imm_en_delay [0] & (\my_alu|imm_U_J_delay [0]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a12  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_en_delay [0] & ((\my_alu|imm_delay[11]~DUPLICATE_q )))) # 
// (\my_alu|imm_en_delay[1]~DUPLICATE_q  & (!\my_alu|imm_en_delay [0] & (\my_alu|imm_U_J_delay [0]))) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_U_J_delay [0]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux19~0 .extended_lut = "off";
defparam \my_alu|Mux19~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \my_alu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N30
cyclonev_lcell_comb \my_alu|out~25 (
// Equation(s):
// \my_alu|out~25_combout  = ( \my_alu|Add1~17_sumout  & ( \my_alu|Add2~17_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux19~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a12 )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ) # (\my_alu|Mux19~0_combout )))) ) ) ) # ( !\my_alu|Add1~17_sumout  & ( \my_alu|Add2~17_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// (\my_alu|control_delay [1] & (\my_alu|Mux19~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a12 ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ) # 
// (\my_alu|Mux19~0_combout )))) ) ) ) # ( \my_alu|Add1~17_sumout  & ( !\my_alu|Add2~17_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux19~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a12 
// )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ) # (\my_alu|Mux19~0_combout )))) ) ) ) # ( !\my_alu|Add1~17_sumout  & ( !\my_alu|Add2~17_sumout  & ( 
// (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux19~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a12 )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 
// ) # (\my_alu|Mux19~0_combout ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Mux19~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\my_alu|Add1~17_sumout ),
	.dataf(!\my_alu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~25 .extended_lut = "off";
defparam \my_alu|out~25 .lut_mask = 64'h0113899B4557CDDF;
defparam \my_alu|out~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N39
cyclonev_lcell_comb \my_alu|out~26 (
// Equation(s):
// \my_alu|out~26_combout  = ( \my_alu|Add3~17_sumout  & ( \my_alu|Add4~17_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|Mux19~0_combout ) # (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|Add3~17_sumout  & ( \my_alu|Add4~17_sumout  & ( 
// ((\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux19~0_combout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~17_sumout  & ( !\my_alu|Add4~17_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|Mux19~0_combout ))) ) ) ) # ( !\my_alu|Add3~17_sumout  & ( !\my_alu|Add4~17_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (!\my_alu|control_delay [1] & \my_alu|Mux19~0_combout )) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux19~0_combout ),
	.datae(!\my_alu|Add3~17_sumout ),
	.dataf(!\my_alu|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~26 .extended_lut = "off";
defparam \my_alu|out~26 .lut_mask = 64'h0050A0F00F5FAFFF;
defparam \my_alu|out~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N36
cyclonev_lcell_comb \my_alu|out~27 (
// Equation(s):
// \my_alu|out~27_combout  = ( \my_alu|ShiftRight0~19_combout  & ( \my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout ) # ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~1_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~2_combout 
// ))) ) ) ) # ( !\my_alu|ShiftRight0~19_combout  & ( \my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~1_combout ))) # 
// (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~2_combout )))) ) ) ) # ( \my_alu|ShiftRight0~19_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~1_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~2_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~19_combout  & ( !\my_alu|ShiftRight0~0_combout  & ( (\my_alu|Mux28~0_combout  & 
// ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~1_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~2_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~2_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftRight0~1_combout ),
	.datae(!\my_alu|ShiftRight0~19_combout ),
	.dataf(!\my_alu|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~27 .extended_lut = "off";
defparam \my_alu|out~27 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \my_alu|out~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N6
cyclonev_lcell_comb \my_alu|out~28 (
// Equation(s):
// \my_alu|out~28_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|out~27_combout  & ( (!\my_alu|ShiftRight1~1_combout  & (((\my_alu|ShiftRight0~3_combout )))) # (\my_alu|ShiftRight1~1_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & 
// ((\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|out[30]~1_combout  & ( \my_alu|out~27_combout  ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|out~27_combout  & ( (!\my_alu|ShiftRight1~1_combout  & (((\my_alu|ShiftRight0~3_combout )))) # 
// (\my_alu|ShiftRight1~1_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|control_delay[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|ShiftRight0~3_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|ShiftRight1~1_combout ),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|out~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~28 .extended_lut = "off";
defparam \my_alu|out~28 .lut_mask = 64'h00003305FFFF3305;
defparam \my_alu|out~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N24
cyclonev_lcell_comb \my_alu|out~29 (
// Equation(s):
// \my_alu|out~29_combout  = ( \my_alu|Mux19~0_combout  & ( \my_alu|ShiftLeft0~22_combout  & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|out~28_combout )) # (\my_alu|out[30]~8_combout ))) # (\my_alu|out[9]~7_combout  & (!\my_alu|out[30]~8_combout  & 
// ((!\reg_file|register_rtl_0|auto_generated|ram_block1a12 )))) ) ) ) # ( !\my_alu|Mux19~0_combout  & ( \my_alu|ShiftLeft0~22_combout  & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|out~28_combout )) # (\my_alu|out[30]~8_combout ))) # 
// (\my_alu|out[9]~7_combout  & (!\my_alu|out[30]~8_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 )))) ) ) ) # ( \my_alu|Mux19~0_combout  & ( !\my_alu|ShiftLeft0~22_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[9]~7_combout  
// & (\my_alu|out~28_combout )) # (\my_alu|out[9]~7_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))))) ) ) ) # ( !\my_alu|Mux19~0_combout  & ( !\my_alu|ShiftLeft0~22_combout  & ( (!\my_alu|out[30]~8_combout  & 
// ((!\my_alu|out[9]~7_combout  & (\my_alu|out~28_combout )) # (\my_alu|out[9]~7_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a12 ))))) ) ) )

	.dataa(!\my_alu|out[9]~7_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|out~28_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\my_alu|Mux19~0_combout ),
	.dataf(!\my_alu|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~29 .extended_lut = "off";
defparam \my_alu|out~29 .lut_mask = 64'h084C4C082A6E6E2A;
defparam \my_alu|out~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N36
cyclonev_lcell_comb \my_alu|out~30 (
// Equation(s):
// \my_alu|out~30_combout  = ( \my_alu|out~26_combout  & ( \my_alu|out~29_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout ) # ((!\my_alu|out[30]~5_combout  & \my_alu|out~25_combout )))) ) ) ) # ( !\my_alu|out~26_combout  & ( 
// \my_alu|out~29_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out~25_combout  & \my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & ((!\my_alu|out[30]~4_combout ))))) ) ) ) # ( \my_alu|out~26_combout  & ( 
// !\my_alu|out~29_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout ) # (\my_alu|out~25_combout )))) ) ) ) # ( !\my_alu|out~26_combout  & ( !\my_alu|out~29_combout  & ( (!\my_alu|out[30]~5_combout  & 
// (\KEY[3]~input_o  & (\my_alu|out~25_combout  & \my_alu|out[30]~4_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\my_alu|out~25_combout ),
	.datad(!\my_alu|out[30]~4_combout ),
	.datae(!\my_alu|out~26_combout ),
	.dataf(!\my_alu|out~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~30 .extended_lut = "off";
defparam \my_alu|out~30 .lut_mask = 64'h0002220211023302;
defparam \my_alu|out~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N38
dffeas \my_alu|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[12] .is_wysiwyg = "true";
defparam \my_alu|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N14
dffeas \d_mem|address_delay[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[12] .is_wysiwyg = "true";
defparam \d_mem|address_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N24
cyclonev_lcell_comb \d_mem|data_memory_bank_1~3 (
// Equation(s):
// \d_mem|data_memory_bank_1~3_combout  = ( \d_mem|write_data_delay_1 [1] & ( \d_mem|always2~2_combout  & ( ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\my_alu|out [0]) # (\d_mem|write_data_delay_1 [9]))) # (\my_alu|out [1]) ) ) ) # ( 
// !\d_mem|write_data_delay_1 [1] & ( \d_mem|always2~2_combout  & ( (!\my_alu|out [1] & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [9] & !\my_alu|out [0]))) ) ) ) # ( \d_mem|write_data_delay_1 [1] & ( !\d_mem|always2~2_combout  & 
// ( \d_mem|write_data_delay_1 [9] ) ) ) # ( !\d_mem|write_data_delay_1 [1] & ( !\d_mem|always2~2_combout  & ( \d_mem|write_data_delay_1 [9] ) ) )

	.dataa(!\my_alu|out [1]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [9]),
	.datad(!\my_alu|out [0]),
	.datae(!\d_mem|write_data_delay_1 [1]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~3 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~3 .lut_mask = 64'h0F0F0F0F0200DFFF;
defparam \d_mem|data_memory_bank_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N15
cyclonev_lcell_comb \d_mem|data_memory_bank_1~4 (
// Equation(s):
// \d_mem|data_memory_bank_1~4_combout  = ( \d_mem|write_data_delay_1 [2] & ( \d_mem|always2~2_combout  & ( ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\my_alu|out [1]) # (\my_alu|out [0]))) # (\d_mem|write_data_delay_1 [10]) ) ) ) # ( 
// !\d_mem|write_data_delay_1 [2] & ( \d_mem|always2~2_combout  & ( (\d_mem|write_data_delay_1 [10] & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (!\my_alu|out [0] & !\my_alu|out [1]))) ) ) ) # ( \d_mem|write_data_delay_1 [2] & ( !\d_mem|always2~2_combout  & 
// ( \d_mem|write_data_delay_1 [10] ) ) ) # ( !\d_mem|write_data_delay_1 [2] & ( !\d_mem|always2~2_combout  & ( \d_mem|write_data_delay_1 [10] ) ) )

	.dataa(!\d_mem|write_data_delay_1 [10]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\my_alu|out [0]),
	.datad(!\my_alu|out [1]),
	.datae(!\d_mem|write_data_delay_1 [2]),
	.dataf(!\d_mem|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~4 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~4 .lut_mask = 64'h555555551000DFFF;
defparam \d_mem|data_memory_bank_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N33
cyclonev_lcell_comb \d_mem|data_memory_bank_1~5 (
// Equation(s):
// \d_mem|data_memory_bank_1~5_combout  = ( \d_mem|write_data_delay_1 [11] & ( \d_mem|write_data_delay_1 [3] ) ) # ( !\d_mem|write_data_delay_1 [11] & ( \d_mem|write_data_delay_1 [3] & ( (\d_mem|always2~2_combout  & 
// (((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (\my_alu|out [0])) # (\my_alu|out [1]))) ) ) ) # ( \d_mem|write_data_delay_1 [11] & ( !\d_mem|write_data_delay_1 [3] & ( (!\d_mem|always2~2_combout ) # ((!\my_alu|out [1] & (!\my_alu|out [0] & 
// \d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\my_alu|out [1]),
	.datab(!\my_alu|out [0]),
	.datac(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [11]),
	.dataf(!\d_mem|write_data_delay_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~5 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~5 .lut_mask = 64'h0000FF0800F7FFFF;
defparam \d_mem|data_memory_bank_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N18
cyclonev_lcell_comb \d_mem|data_memory_bank_1~6 (
// Equation(s):
// \d_mem|data_memory_bank_1~6_combout  = ( \d_mem|write_data_delay_1 [12] & ( \d_mem|write_data_delay_1 [4] ) ) # ( !\d_mem|write_data_delay_1 [12] & ( \d_mem|write_data_delay_1 [4] & ( (\d_mem|always2~2_combout  & 
// (((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # (\my_alu|out [0])) # (\my_alu|out [1]))) ) ) ) # ( \d_mem|write_data_delay_1 [12] & ( !\d_mem|write_data_delay_1 [4] & ( (!\d_mem|always2~2_combout ) # ((!\my_alu|out [1] & (!\my_alu|out [0] & 
// \d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\my_alu|out [1]),
	.datab(!\my_alu|out [0]),
	.datac(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datad(!\d_mem|always2~2_combout ),
	.datae(!\d_mem|write_data_delay_1 [12]),
	.dataf(!\d_mem|write_data_delay_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~6 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~6 .lut_mask = 64'h0000FF0800F7FFFF;
defparam \d_mem|data_memory_bank_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\d_mem|data_memory_bank_1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d_mem|data_memory_bank_1~6_combout ,\d_mem|data_memory_bank_1~5_combout ,\d_mem|data_memory_bank_1~4_combout ,\d_mem|data_memory_bank_1~3_combout ,\d_mem|data_memory_bank_1~2_combout }),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram1_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_1_rtl_0|altsyncram_47s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208210842108421084210842108822";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \reg_file|register~69 (
// Equation(s):
// \reg_file|register~69_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4  & ( (!\reg_file|register~53_combout ) # 
// ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4  & !\reg_file|register~52_combout )) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4  & ( 
// (!\reg_file|register~52_combout  & ((!\reg_file|register~53_combout ) # (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4  & ( (!\reg_file|register~53_combout  & ((\reg_file|register~52_combout ))) # (\reg_file|register~53_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4  & 
// !\reg_file|register~52_combout )) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4  & ( (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4  & 
// (\reg_file|register~53_combout  & !\reg_file|register~52_combout )) ) ) )

	.dataa(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\reg_file|register~53_combout ),
	.datac(gnd),
	.datad(!\reg_file|register~52_combout ),
	.datae(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~69 .extended_lut = "off";
defparam \reg_file|register~69 .lut_mask = 64'h110011CCDD00DDCC;
defparam \reg_file|register~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N12
cyclonev_lcell_comb \reg_file|register~70 (
// Equation(s):
// \reg_file|register~70_combout  = ( \d_mem|address_delay [12] & ( \reg_file|register~69_combout  & ( ((\reg_file|register~51_combout  & \d_mem|read_data~1_combout )) # (\reg_file|register~50_combout ) ) ) ) # ( !\d_mem|address_delay [12] & ( 
// \reg_file|register~69_combout  & ( (!\reg_file|register~51_combout  & (\reg_file|register~50_combout )) # (\reg_file|register~51_combout  & (!\reg_file|register~50_combout  & \d_mem|read_data~1_combout )) ) ) ) # ( \d_mem|address_delay [12] & ( 
// !\reg_file|register~69_combout  & ( (\reg_file|register~51_combout  & ((\d_mem|read_data~1_combout ) # (\reg_file|register~50_combout ))) ) ) ) # ( !\d_mem|address_delay [12] & ( !\reg_file|register~69_combout  & ( (\reg_file|register~51_combout  & 
// (!\reg_file|register~50_combout  & \d_mem|read_data~1_combout )) ) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\reg_file|register~50_combout ),
	.datac(gnd),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(!\d_mem|address_delay [12]),
	.dataf(!\reg_file|register~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~70 .extended_lut = "off";
defparam \reg_file|register~70 .lut_mask = 64'h0044115522663377;
defparam \reg_file|register~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \my_alu|ShiftRight0~7 (
// Equation(s):
// \my_alu|ShiftRight0~7_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( ((!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) # 
// (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 ))) # (\my_alu|Mux31~0_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( 
// (!\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a19 )))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ((!\my_alu|Mux31~0_combout )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( (!\my_alu|Mux30~0_combout  & (((\reg_file|register_rtl_0|auto_generated|ram_block1a19  & !\my_alu|Mux31~0_combout )))) # 
// (\my_alu|Mux30~0_combout  & (((\my_alu|Mux31~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a21 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a20  & ( 
// (!\my_alu|Mux31~0_combout  & ((!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) # (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a21 )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~7 .extended_lut = "off";
defparam \my_alu|ShiftRight0~7 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \my_alu|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N24
cyclonev_lcell_comb \my_alu|ShiftRight1~11 (
// Equation(s):
// \my_alu|ShiftRight1~11_combout  = ( \my_alu|ShiftRight0~8_combout  & ( \my_alu|ShiftRight1~3_combout  & ( ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout )))) # 
// (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( \my_alu|ShiftRight1~3_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~6_combout ))))) # (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~8_combout  & ( !\my_alu|ShiftRight1~3_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout ))))) # (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~8_combout  & ( !\my_alu|ShiftRight1~3_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~6_combout ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~7_combout ),
	.datac(!\my_alu|ShiftRight0~6_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftRight0~8_combout ),
	.dataf(!\my_alu|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~11 .extended_lut = "off";
defparam \my_alu|ShiftRight1~11 .lut_mask = 64'h220A770A225F775F;
defparam \my_alu|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \my_alu|out~212 (
// Equation(s):
// \my_alu|out~212_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a5  ) ) ) # ( \my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Mux30~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~212 .extended_lut = "off";
defparam \my_alu|out~212 .lut_mask = 64'h555500FF0F0F3333;
defparam \my_alu|out~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N0
cyclonev_lcell_comb \my_alu|ShiftRight0~24 (
// Equation(s):
// \my_alu|ShiftRight0~24_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a10  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a8  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a9  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a7  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~24 .extended_lut = "off";
defparam \my_alu|ShiftRight0~24 .lut_mask = 64'h333300FF55550F0F;
defparam \my_alu|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N48
cyclonev_lcell_comb \my_alu|out~213 (
// Equation(s):
// \my_alu|out~213_combout  = ( \my_alu|ShiftRight0~5_combout  & ( \my_alu|ShiftRight0~24_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~212_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~20_combout ))) # (\my_alu|Mux29~0_combout ) 
// ) ) ) # ( !\my_alu|ShiftRight0~5_combout  & ( \my_alu|ShiftRight0~24_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|out~212_combout )))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~20_combout  & 
// ((!\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~5_combout  & ( !\my_alu|ShiftRight0~24_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|out~212_combout  & !\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|Mux29~0_combout )) # (\my_alu|ShiftRight0~20_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~5_combout  & ( !\my_alu|ShiftRight0~24_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~212_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~20_combout )))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~20_combout ),
	.datac(!\my_alu|out~212_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftRight0~5_combout ),
	.dataf(!\my_alu|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~213 .extended_lut = "off";
defparam \my_alu|out~213 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \my_alu|out~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N42
cyclonev_lcell_comb \my_alu|out~214 (
// Equation(s):
// \my_alu|out~214_combout  = ( \my_alu|out~213_combout  & ( (!\my_alu|out[30]~1_combout ) # ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~11_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~32_combout )))) ) ) # ( 
// !\my_alu|out~213_combout  & ( (\my_alu|out[30]~1_combout  & ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~11_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~32_combout ))))) ) )

	.dataa(!\my_alu|ShiftRight1~11_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|out[30]~10_combout ),
	.datad(!\my_alu|ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~214 .extended_lut = "off";
defparam \my_alu|out~214 .lut_mask = 64'h10131013DCDFDCDF;
defparam \my_alu|out~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N30
cyclonev_lcell_comb \my_alu|out~215 (
// Equation(s):
// \my_alu|out~215_combout  = ( \my_alu|out[30]~8_combout  & ( \my_alu|ShiftLeft0~40_combout  & ( !\my_alu|out[9]~7_combout  ) ) ) # ( !\my_alu|out[30]~8_combout  & ( \my_alu|ShiftLeft0~40_combout  & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|out~214_combout 
// )))) # (\my_alu|out[9]~7_combout  & (!\my_alu|Mux28~0_combout  $ (((!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))))) ) ) ) # ( !\my_alu|out[30]~8_combout  & ( !\my_alu|ShiftLeft0~40_combout  & ( (!\my_alu|out[9]~7_combout  & 
// (((\my_alu|out~214_combout )))) # (\my_alu|out[9]~7_combout  & (!\my_alu|Mux28~0_combout  $ (((!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|out~214_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\my_alu|out[9]~7_combout ),
	.datae(!\my_alu|out[30]~8_combout ),
	.dataf(!\my_alu|ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~215 .extended_lut = "off";
defparam \my_alu|out~215 .lut_mask = 64'h335A0000335AFF00;
defparam \my_alu|out~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N0
cyclonev_lcell_comb \my_alu|out~211 (
// Equation(s):
// \my_alu|out~211_combout  = ( \my_alu|Add3~113_sumout  & ( \my_alu|Add4~113_sumout  & ( ((!\my_alu|control_delay [0]) # (\my_alu|Mux28~0_combout )) # (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|Add3~113_sumout  & ( \my_alu|Add4~113_sumout  & ( 
// ((\my_alu|control_delay [0] & \my_alu|Mux28~0_combout )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~113_sumout  & ( !\my_alu|Add4~113_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay [0]) # (\my_alu|Mux28~0_combout ))) ) ) ) # 
// ( !\my_alu|Add3~113_sumout  & ( !\my_alu|Add4~113_sumout  & ( (!\my_alu|control_delay [1] & (\my_alu|control_delay [0] & \my_alu|Mux28~0_combout )) ) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay [0]),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|Add3~113_sumout ),
	.dataf(!\my_alu|Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~211 .extended_lut = "off";
defparam \my_alu|out~211 .lut_mask = 64'h02028A8A5757DFDF;
defparam \my_alu|out~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \my_alu|out~210 (
// Equation(s):
// \my_alu|out~210_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( \my_alu|Add1~113_sumout  & ( (!\my_alu|control_delay [1] & (((!\my_alu|control_delay [0]) # (\my_alu|Add2~113_sumout )))) # (\my_alu|control_delay [1] & 
// (((\my_alu|control_delay [0])) # (\my_alu|Mux28~0_combout ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( \my_alu|Add1~113_sumout  & ( (!\my_alu|control_delay [1] & (((!\my_alu|control_delay [0]) # (\my_alu|Add2~113_sumout )))) # 
// (\my_alu|control_delay [1] & (\my_alu|Mux28~0_combout  & ((\my_alu|control_delay [0])))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( !\my_alu|Add1~113_sumout  & ( (!\my_alu|control_delay [1] & (((\my_alu|Add2~113_sumout  & 
// \my_alu|control_delay [0])))) # (\my_alu|control_delay [1] & (((\my_alu|control_delay [0])) # (\my_alu|Mux28~0_combout ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( !\my_alu|Add1~113_sumout  & ( (\my_alu|control_delay [0] & 
// ((!\my_alu|control_delay [1] & ((\my_alu|Add2~113_sumout ))) # (\my_alu|control_delay [1] & (\my_alu|Mux28~0_combout )))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Add2~113_sumout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|control_delay [0]),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\my_alu|Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~210 .extended_lut = "off";
defparam \my_alu|out~210 .lut_mask = 64'h0035053FF035F53F;
defparam \my_alu|out~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \my_alu|out~216 (
// Equation(s):
// \my_alu|out~216_combout  = ( \my_alu|out~211_combout  & ( \my_alu|out~210_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~215_combout )))) ) ) ) # ( !\my_alu|out~211_combout  & ( 
// \my_alu|out~210_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~215_combout )))) ) ) ) # ( \my_alu|out~211_combout  & ( 
// !\my_alu|out~210_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~215_combout )))) ) ) ) # ( !\my_alu|out~211_combout  & ( !\my_alu|out~210_combout  & ( (\my_alu|out[30]~5_combout  & 
// (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & \my_alu|out~215_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out~215_combout ),
	.datae(!\my_alu|out~211_combout ),
	.dataf(!\my_alu|out~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~216 .extended_lut = "off";
defparam \my_alu|out~216 .lut_mask = 64'h0004080C02060A0E;
defparam \my_alu|out~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N14
dffeas \my_alu|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[3] .is_wysiwyg = "true";
defparam \my_alu|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N21
cyclonev_lcell_comb \reg_file|register~73 (
// Equation(s):
// \reg_file|register~73_combout  = ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3  & ( (!\reg_file|register~52_combout  & (((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 )) # (\reg_file|register~53_combout ))) # 
// (\reg_file|register~52_combout  & (!\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 )))) ) ) # ( !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3  & ( (!\reg_file|register~53_combout  & 
// ((!\reg_file|register~52_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 )) # (\reg_file|register~52_combout  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ))))) ) )

	.dataa(!\reg_file|register~52_combout ),
	.datab(!\reg_file|register~53_combout ),
	.datac(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~73 .extended_lut = "off";
defparam \reg_file|register~73 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \reg_file|register~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N19
dffeas \d_mem|address_delay[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[11] .is_wysiwyg = "true";
defparam \d_mem|address_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N0
cyclonev_lcell_comb \reg_file|register~74 (
// Equation(s):
// \reg_file|register~74_combout  = ( \d_mem|address_delay [11] & ( (!\reg_file|register~51_combout  & (((\reg_file|register~50_combout  & \reg_file|register~73_combout )))) # (\reg_file|register~51_combout  & (((\reg_file|register~50_combout )) # 
// (\d_mem|read_data~1_combout ))) ) ) # ( !\d_mem|address_delay [11] & ( (!\reg_file|register~51_combout  & (((\reg_file|register~50_combout  & \reg_file|register~73_combout )))) # (\reg_file|register~51_combout  & (\d_mem|read_data~1_combout  & 
// (!\reg_file|register~50_combout ))) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\d_mem|read_data~1_combout ),
	.datac(!\reg_file|register~50_combout ),
	.datad(!\reg_file|register~73_combout ),
	.datae(gnd),
	.dataf(!\d_mem|address_delay [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~74 .extended_lut = "off";
defparam \reg_file|register~74 .lut_mask = 64'h101A101A151F151F;
defparam \reg_file|register~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N18
cyclonev_lcell_comb \my_alu|out~42 (
// Equation(s):
// \my_alu|out~42_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a10  & ( ((!\my_alu|imm_en_delay [0] & ((!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ))) # (\my_alu|imm_en_delay [0] & (!\my_alu|imm_delay [10]))) # 
// (\my_alu|imm_en_delay [1]) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a10  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay [0] & ((\reg_file|register_rtl_1|auto_generated|ram_block1a10 ))) # (\my_alu|imm_en_delay [0] & 
// (\my_alu|imm_delay [10])))) ) )

	.dataa(!\my_alu|imm_delay [10]),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\my_alu|imm_en_delay [0]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~42 .extended_lut = "off";
defparam \my_alu|out~42 .lut_mask = 64'h0C440C44F3BBF3BB;
defparam \my_alu|out~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N6
cyclonev_lcell_comb \my_alu|out~45 (
// Equation(s):
// \my_alu|out~45_combout  = ( \my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( 
// \my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux28~0_combout ) # (\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~12_combout  & ( 
// !\my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|Mux28~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( 
// !\my_alu|ShiftRight0~13_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux28~0_combout )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftRight0~12_combout ),
	.dataf(!\my_alu|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~45 .extended_lut = "off";
defparam \my_alu|out~45 .lut_mask = 64'h0011101101111111;
defparam \my_alu|out~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N48
cyclonev_lcell_comb \my_alu|out~43 (
// Equation(s):
// \my_alu|out~43_combout  = ( \my_alu|ShiftRight0~9_combout  & ( \my_alu|ShiftRight0~11_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout ))) # 
// (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( \my_alu|ShiftRight0~11_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~21_combout )))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|Mux29~0_combout )) # (\my_alu|ShiftRight0~10_combout ))) ) ) ) # ( \my_alu|ShiftRight0~9_combout  & ( !\my_alu|ShiftRight0~11_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftRight0~21_combout ) # (\my_alu|Mux29~0_combout )))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout  & (!\my_alu|Mux29~0_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( !\my_alu|ShiftRight0~11_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight0~21_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~10_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~10_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftRight0~21_combout ),
	.datae(!\my_alu|ShiftRight0~9_combout ),
	.dataf(!\my_alu|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~43 .extended_lut = "off";
defparam \my_alu|out~43 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \my_alu|out~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N42
cyclonev_lcell_comb \my_alu|out~44 (
// Equation(s):
// \my_alu|out~44_combout  = ( \my_alu|ShiftRight0~12_combout  & ( (!\my_alu|Mux28~0_combout  & (!\my_alu|out[30]~10_combout  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftRight1~4_combout )))) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( 
// (\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight1~4_combout  & !\my_alu|out[30]~10_combout ))) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftRight1~4_combout ),
	.datad(!\my_alu|out[30]~10_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~44 .extended_lut = "off";
defparam \my_alu|out~44 .lut_mask = 64'h040004008C008C00;
defparam \my_alu|out~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N6
cyclonev_lcell_comb \my_alu|out~46 (
// Equation(s):
// \my_alu|out~46_combout  = ( \my_alu|ShiftLeft0~25_combout  & ( \my_alu|out~44_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|out[30]~1_combout  & !\my_alu|out~43_combout )) ) ) ) # ( !\my_alu|ShiftLeft0~25_combout  & ( \my_alu|out~44_combout  & ( 
// ((!\my_alu|out[30]~1_combout  & !\my_alu|out~43_combout )) # (\my_alu|out[30]~8_combout ) ) ) ) # ( \my_alu|ShiftLeft0~25_combout  & ( !\my_alu|out~44_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~1_combout  & ((!\my_alu|out~43_combout 
// ))) # (\my_alu|out[30]~1_combout  & (!\my_alu|out~45_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~25_combout  & ( !\my_alu|out~44_combout  & ( ((!\my_alu|out[30]~1_combout  & ((!\my_alu|out~43_combout ))) # (\my_alu|out[30]~1_combout  & 
// (!\my_alu|out~45_combout ))) # (\my_alu|out[30]~8_combout ) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|out~45_combout ),
	.datad(!\my_alu|out~43_combout ),
	.datae(!\my_alu|ShiftLeft0~25_combout ),
	.dataf(!\my_alu|out~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~46 .extended_lut = "off";
defparam \my_alu|out~46 .lut_mask = 64'hFD75A820DD558800;
defparam \my_alu|out~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N30
cyclonev_lcell_comb \my_alu|out~47 (
// Equation(s):
// \my_alu|out~47_combout  = ( !\my_alu|control_delay [0] & ( \my_alu|out~46_combout  & ( (!\my_alu|control_delay [1] & \my_alu|out~42_combout ) ) ) ) # ( \my_alu|control_delay [0] & ( !\my_alu|out~46_combout  & ( (!\my_alu|control_delay [2]) # 
// ((!\my_alu|out[30]~1_combout ) # (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|control_delay [0] & ( !\my_alu|out~46_combout  & ( (\my_alu|out~42_combout ) # (\my_alu|control_delay [1]) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|out~42_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|control_delay [0]),
	.dataf(!\my_alu|out~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~47 .extended_lut = "off";
defparam \my_alu|out~47 .lut_mask = 64'h3F3FFFBB0C0C0000;
defparam \my_alu|out~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N24
cyclonev_lcell_comb \my_alu|Mux21~0 (
// Equation(s):
// \my_alu|Mux21~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a10  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay [10]))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a10  & ( 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (\my_alu|imm_en_delay [0] & \my_alu|imm_delay [10])) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [0]),
	.datac(!\my_alu|imm_delay [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux21~0 .extended_lut = "off";
defparam \my_alu|Mux21~0 .lut_mask = 64'h020202028A8A8A8A;
defparam \my_alu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N6
cyclonev_lcell_comb \my_alu|out~41 (
// Equation(s):
// \my_alu|out~41_combout  = ( \my_alu|Add4~25_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Add3~25_sumout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux21~0_combout ))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~25_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Add3~25_sumout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux21~0_combout )))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux21~0_combout ),
	.datad(!\my_alu|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~41 .extended_lut = "off";
defparam \my_alu|out~41 .lut_mask = 64'h028A028A57DF57DF;
defparam \my_alu|out~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \my_alu|out~40 (
// Equation(s):
// \my_alu|out~40_combout  = ( \my_alu|Add2~25_sumout  & ( \my_alu|Add1~25_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay [0] & (\reg_file|register_rtl_0|auto_generated|ram_block1a10  & \my_alu|Mux21~0_combout )) # (\my_alu|control_delay 
// [0] & ((\my_alu|Mux21~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a10 )))) ) ) ) # ( !\my_alu|Add2~25_sumout  & ( \my_alu|Add1~25_sumout  & ( (!\my_alu|control_delay [0] & ((!\my_alu|control_delay [1]) # 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a10  & \my_alu|Mux21~0_combout )))) # (\my_alu|control_delay [0] & (\my_alu|control_delay [1] & ((\my_alu|Mux21~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a10 )))) ) ) ) # ( 
// \my_alu|Add2~25_sumout  & ( !\my_alu|Add1~25_sumout  & ( (!\my_alu|control_delay [0] & (\reg_file|register_rtl_0|auto_generated|ram_block1a10  & (\my_alu|control_delay [1] & \my_alu|Mux21~0_combout ))) # (\my_alu|control_delay [0] & 
// (((!\my_alu|control_delay [1]) # (\my_alu|Mux21~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))) ) ) ) # ( !\my_alu|Add2~25_sumout  & ( !\my_alu|Add1~25_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|control_delay [0] & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a10  & \my_alu|Mux21~0_combout )) # (\my_alu|control_delay [0] & ((\my_alu|Mux21~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a10 ))))) ) ) )

	.dataa(!\my_alu|control_delay [0]),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux21~0_combout ),
	.datae(!\my_alu|Add2~25_sumout ),
	.dataf(!\my_alu|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~40 .extended_lut = "off";
defparam \my_alu|out~40 .lut_mask = 64'h01075157A1A7F1F7;
defparam \my_alu|out~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N54
cyclonev_lcell_comb \my_alu|out~48 (
// Equation(s):
// \my_alu|out~48_combout  = ( \my_alu|out~41_combout  & ( \my_alu|out~40_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # ((!\my_alu|out[30]~4_combout  & \my_alu|out~47_combout )))) ) ) ) # ( !\my_alu|out~41_combout  & ( 
// \my_alu|out~40_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & (\my_alu|out[30]~4_combout )) # (\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~47_combout )))) ) ) ) # ( \my_alu|out~41_combout  & ( 
// !\my_alu|out~40_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout ) # (\my_alu|out~47_combout )))) ) ) ) # ( !\my_alu|out~41_combout  & ( !\my_alu|out~40_combout  & ( (\my_alu|out[30]~5_combout  & 
// (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & \my_alu|out~47_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out~47_combout ),
	.datae(!\my_alu|out~41_combout ),
	.dataf(!\my_alu|out~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~48 .extended_lut = "off";
defparam \my_alu|out~48 .lut_mask = 64'h0004080C02060A0E;
defparam \my_alu|out~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N56
dffeas \my_alu|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[10] .is_wysiwyg = "true";
defparam \my_alu|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N5
dffeas \d_mem|address_delay[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[10] .is_wysiwyg = "true";
defparam \d_mem|address_delay[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N18
cyclonev_lcell_comb \reg_file|register~71 (
// Equation(s):
// \reg_file|register~71_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2  & ( (!\reg_file|register~52_combout  & ((!\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\reg_file|register~53_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 )))) # (\reg_file|register~52_combout  & (!\reg_file|register~53_combout )) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\reg_file|register~52_combout  & ((!\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 ))) # (\reg_file|register~53_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 )))) ) )

	.dataa(!\reg_file|register~52_combout ),
	.datab(!\reg_file|register~53_combout ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~71 .extended_lut = "off";
defparam \reg_file|register~71 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_file|register~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \reg_file|register~72 (
// Equation(s):
// \reg_file|register~72_combout  = ( \reg_file|register~71_combout  & ( (!\reg_file|register~51_combout  & (((\reg_file|register~50_combout )))) # (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout  & (\d_mem|read_data~1_combout )) # 
// (\reg_file|register~50_combout  & ((\d_mem|address_delay [10]))))) ) ) # ( !\reg_file|register~71_combout  & ( (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout  & (\d_mem|read_data~1_combout )) # (\reg_file|register~50_combout  & 
// ((\d_mem|address_delay [10]))))) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\d_mem|read_data~1_combout ),
	.datac(!\reg_file|register~50_combout ),
	.datad(!\d_mem|address_delay [10]),
	.datae(gnd),
	.dataf(!\reg_file|register~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~72 .extended_lut = "off";
defparam \reg_file|register~72 .lut_mask = 64'h101510151A1F1A1F;
defparam \reg_file|register~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N5
dffeas \d_mem|write_data_delay_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[8] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N30
cyclonev_lcell_comb \d_mem|data_memory_bank_1~2 (
// Equation(s):
// \d_mem|data_memory_bank_1~2_combout  = ( \d_mem|write_data_delay_1 [8] & ( \d_mem|write_data_delay_1 [0] ) ) # ( !\d_mem|write_data_delay_1 [8] & ( \d_mem|write_data_delay_1 [0] & ( (\d_mem|always2~2_combout  & (((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q 
// ) # (\my_alu|out [0])) # (\my_alu|out [1]))) ) ) ) # ( \d_mem|write_data_delay_1 [8] & ( !\d_mem|write_data_delay_1 [0] & ( (!\d_mem|always2~2_combout ) # ((!\my_alu|out [1] & (!\my_alu|out [0] & \d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\my_alu|out [1]),
	.datab(!\my_alu|out [0]),
	.datac(!\d_mem|always2~2_combout ),
	.datad(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datae(!\d_mem|write_data_delay_1 [8]),
	.dataf(!\d_mem|write_data_delay_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_1~2 .extended_lut = "off";
defparam \d_mem|data_memory_bank_1~2 .lut_mask = 64'h0000F0F80F07FFFF;
defparam \d_mem|data_memory_bank_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N36
cyclonev_lcell_comb \reg_file|register~75 (
// Equation(s):
// \reg_file|register~75_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1  & ( (!\reg_file|register~52_combout  & ((!\reg_file|register~53_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 )) # 
// (\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ))))) # (\reg_file|register~52_combout  & (!\reg_file|register~53_combout )) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\reg_file|register~52_combout  & ((!\reg_file|register~53_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 )) # (\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ))))) ) )

	.dataa(!\reg_file|register~52_combout ),
	.datab(!\reg_file|register~53_combout ),
	.datac(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~75 .extended_lut = "off";
defparam \reg_file|register~75 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_file|register~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N50
dffeas \d_mem|address_delay[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[9] .is_wysiwyg = "true";
defparam \d_mem|address_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \reg_file|register~76 (
// Equation(s):
// \reg_file|register~76_combout  = ( \d_mem|read_data~1_combout  & ( (!\reg_file|register~51_combout  & (\reg_file|register~50_combout  & (\reg_file|register~75_combout ))) # (\reg_file|register~51_combout  & ((!\reg_file|register~50_combout ) # 
// ((\d_mem|address_delay [9])))) ) ) # ( !\d_mem|read_data~1_combout  & ( (\reg_file|register~50_combout  & ((!\reg_file|register~51_combout  & (\reg_file|register~75_combout )) # (\reg_file|register~51_combout  & ((\d_mem|address_delay [9]))))) ) )

	.dataa(!\reg_file|register~51_combout ),
	.datab(!\reg_file|register~50_combout ),
	.datac(!\reg_file|register~75_combout ),
	.datad(!\d_mem|address_delay [9]),
	.datae(gnd),
	.dataf(!\d_mem|read_data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~76 .extended_lut = "off";
defparam \reg_file|register~76 .lut_mask = 64'h0213021346574657;
defparam \reg_file|register~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N0
cyclonev_lcell_comb \my_alu|ShiftLeft0~23 (
// Equation(s):
// \my_alu|ShiftLeft0~23_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (!\my_alu|imm_delay [3] $ (!\my_alu|imm_delay [2]))) ) ) ) # ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( \my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & (!\my_alu|imm_delay [3] $ (!\my_alu|imm_delay [2]))) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( 
// !\my_alu|imm_en_delay [0] & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & !\reg_file|register_rtl_1|auto_generated|ram_block1a3 ) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( !\my_alu|imm_en_delay [0] & ( 
// (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \reg_file|register_rtl_1|auto_generated|ram_block1a3 ) ) ) )

	.dataa(!\my_alu|imm_delay [3]),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [2]),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.dataf(!\my_alu|imm_en_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~23 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~23 .lut_mask = 64'h00CCCC0048484848;
defparam \my_alu|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N39
cyclonev_lcell_comb \my_alu|ShiftLeft0~27 (
// Equation(s):
// \my_alu|ShiftLeft0~27_combout  = ( \my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|ShiftLeft0~23_combout  & (((\my_alu|ShiftLeft0~2_combout  & !\my_alu|Mux28~0_combout )))) # (\my_alu|ShiftLeft0~23_combout  & (((!\my_alu|Mux28~0_combout )) # 
// (\my_alu|ShiftLeft0~0_combout ))) ) ) # ( !\my_alu|ShiftLeft0~4_combout  & ( (!\my_alu|ShiftLeft0~23_combout  & (((\my_alu|ShiftLeft0~2_combout  & !\my_alu|Mux28~0_combout )))) # (\my_alu|ShiftLeft0~23_combout  & (\my_alu|ShiftLeft0~0_combout  & 
// ((\my_alu|Mux28~0_combout )))) ) )

	.dataa(!\my_alu|ShiftLeft0~23_combout ),
	.datab(!\my_alu|ShiftLeft0~0_combout ),
	.datac(!\my_alu|ShiftLeft0~2_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~27 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~27 .lut_mask = 64'h0A110A115F115F11;
defparam \my_alu|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \my_alu|out~154 (
// Equation(s):
// \my_alu|out~154_combout  = ( \my_alu|imm_en_delay[0]~DUPLICATE_q  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a24  $ (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay 
// [1]))) ) ) ) # ( !\my_alu|imm_en_delay[0]~DUPLICATE_q  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a24  $ (((\my_alu|imm_en_delay [1] & !\my_alu|imm_U_J_delay [12]))) ) ) ) # ( 
// \my_alu|imm_en_delay[0]~DUPLICATE_q  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a24  $ (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay [1]))) ) ) ) # ( 
// !\my_alu|imm_en_delay[0]~DUPLICATE_q  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a24  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a24  $ (((!\my_alu|imm_en_delay [1]) # (!\my_alu|imm_U_J_delay [12]))) ) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_U_J_delay [12]),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~154 .extended_lut = "off";
defparam \my_alu|out~154 .lut_mask = 64'h03FC44BBCF3044BB;
defparam \my_alu|out~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N0
cyclonev_lcell_comb \my_alu|out~153 (
// Equation(s):
// \my_alu|out~153_combout  = ( \my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( !\my_alu|out[30]~1_combout  & ( \my_alu|ShiftRight1~0_combout  & ( (!\my_alu|Mux28~0_combout ) 
// # ((\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|control_delay[0]~DUPLICATE_q )) ) ) ) # ( \my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( 
// !\my_alu|out[30]~1_combout  & ( !\my_alu|ShiftRight1~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (\my_alu|control_delay[0]~DUPLICATE_q  & \my_alu|Mux28~0_combout )) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|out[30]~1_combout ),
	.dataf(!\my_alu|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~153 .extended_lut = "off";
defparam \my_alu|out~153 .lut_mask = 64'h01015555F1F15555;
defparam \my_alu|out~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \my_alu|out~155 (
// Equation(s):
// \my_alu|out~155_combout  = ( \my_alu|ShiftLeft0~1_combout  & ( \my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~35_combout )))) # (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )) 
// # (\my_alu|ShiftLeft0~3_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~1_combout  & ( \my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~35_combout )))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~3_combout  & ((\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~1_combout  & ( !\my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~35_combout  & !\my_alu|Mux29~0_combout )))) # 
// (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )) # (\my_alu|ShiftLeft0~3_combout ))) ) ) ) # ( !\my_alu|ShiftLeft0~1_combout  & ( !\my_alu|ShiftLeft0~34_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|ShiftLeft0~35_combout  & 
// !\my_alu|Mux29~0_combout )))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~3_combout  & ((\my_alu|Mux29~0_combout )))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftLeft0~3_combout ),
	.datac(!\my_alu|ShiftLeft0~35_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~1_combout ),
	.dataf(!\my_alu|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~155 .extended_lut = "off";
defparam \my_alu|out~155 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \my_alu|out~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \my_alu|out~156 (
// Equation(s):
// \my_alu|out~156_combout  = ( \my_alu|out~153_combout  & ( \my_alu|out~155_combout  & ( (!\my_alu|out[30]~95_combout ) # ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~154_combout ))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~27_combout ))) ) ) ) 
// # ( !\my_alu|out~153_combout  & ( \my_alu|out~155_combout  & ( (!\my_alu|out[30]~8_combout  & (((\my_alu|out~154_combout  & \my_alu|out[30]~95_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|out[30]~95_combout )) # (\my_alu|ShiftLeft0~27_combout 
// ))) ) ) ) # ( \my_alu|out~153_combout  & ( !\my_alu|out~155_combout  & ( (!\my_alu|out[30]~8_combout  & (((!\my_alu|out[30]~95_combout ) # (\my_alu|out~154_combout )))) # (\my_alu|out[30]~8_combout  & (\my_alu|ShiftLeft0~27_combout  & 
// ((\my_alu|out[30]~95_combout )))) ) ) ) # ( !\my_alu|out~153_combout  & ( !\my_alu|out~155_combout  & ( (\my_alu|out[30]~95_combout  & ((!\my_alu|out[30]~8_combout  & ((\my_alu|out~154_combout ))) # (\my_alu|out[30]~8_combout  & 
// (\my_alu|ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~27_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|out~154_combout ),
	.datad(!\my_alu|out[30]~95_combout ),
	.datae(!\my_alu|out~153_combout ),
	.dataf(!\my_alu|out~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~156 .extended_lut = "off";
defparam \my_alu|out~156 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \my_alu|out~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N21
cyclonev_lcell_comb \my_alu|out~152 (
// Equation(s):
// \my_alu|out~152_combout  = ( \my_alu|Add3~85_sumout  & ( \my_alu|Add4~85_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\my_alu|Mux7~0_combout ) ) ) ) # ( !\my_alu|Add3~85_sumout  & ( \my_alu|Add4~85_sumout  & ( 
// ((\my_alu|Mux7~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Add3~85_sumout  & ( !\my_alu|Add4~85_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|Mux7~0_combout ))) ) ) ) # ( !\my_alu|Add3~85_sumout  & ( !\my_alu|Add4~85_sumout  & ( (\my_alu|Mux7~0_combout  & (\my_alu|control_delay[0]~DUPLICATE_q  & !\my_alu|control_delay [1])) ) ) )

	.dataa(!\my_alu|Mux7~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(!\my_alu|Add3~85_sumout ),
	.dataf(!\my_alu|Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~152 .extended_lut = "off";
defparam \my_alu|out~152 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \my_alu|out~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N6
cyclonev_lcell_comb \my_alu|out~157 (
// Equation(s):
// \my_alu|out~157_combout  = ( \my_alu|control_delay[0]~DUPLICATE_q  & ( \my_alu|Add1~85_sumout  & ( (!\my_alu|control_delay [1] & (((\my_alu|Add2~85_sumout )))) # (\my_alu|control_delay [1] & (((\reg_file|register_rtl_0|auto_generated|ram_block1a24 )) # 
// (\my_alu|Mux7~0_combout ))) ) ) ) # ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( \my_alu|Add1~85_sumout  & ( (!\my_alu|control_delay [1]) # ((\my_alu|Mux7~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a24 )) ) ) ) # ( 
// \my_alu|control_delay[0]~DUPLICATE_q  & ( !\my_alu|Add1~85_sumout  & ( (!\my_alu|control_delay [1] & (((\my_alu|Add2~85_sumout )))) # (\my_alu|control_delay [1] & (((\reg_file|register_rtl_0|auto_generated|ram_block1a24 )) # (\my_alu|Mux7~0_combout ))) ) 
// ) ) # ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( !\my_alu|Add1~85_sumout  & ( (\my_alu|Mux7~0_combout  & (\my_alu|control_delay [1] & \reg_file|register_rtl_0|auto_generated|ram_block1a24 )) ) ) )

	.dataa(!\my_alu|Mux7~0_combout ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Add2~85_sumout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.dataf(!\my_alu|Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~157 .extended_lut = "off";
defparam \my_alu|out~157 .lut_mask = 64'h00111D3FCCDD1D3F;
defparam \my_alu|out~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \my_alu|out~158 (
// Equation(s):
// \my_alu|out~158_combout  = ( \my_alu|out~152_combout  & ( \my_alu|out~157_combout  & ( ((!\my_alu|control_delay [2]) # (\my_alu|control_delay [4])) # (\my_alu|out~156_combout ) ) ) ) # ( !\my_alu|out~152_combout  & ( \my_alu|out~157_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~156_combout ))) ) ) ) # ( \my_alu|out~152_combout  & ( !\my_alu|out~157_combout  & ( ((\my_alu|out~156_combout  & \my_alu|control_delay [2])) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~152_combout  & ( !\my_alu|out~157_combout  & ( (\my_alu|out~156_combout  & (\my_alu|control_delay [2] & !\my_alu|control_delay [4])) ) ) )

	.dataa(!\my_alu|out~156_combout ),
	.datab(!\my_alu|control_delay [2]),
	.datac(!\my_alu|control_delay [4]),
	.datad(gnd),
	.datae(!\my_alu|out~152_combout ),
	.dataf(!\my_alu|out~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~158 .extended_lut = "off";
defparam \my_alu|out~158 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \my_alu|out~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N44
dffeas \my_alu|out[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[24] .is_wysiwyg = "true";
defparam \my_alu|out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N48
cyclonev_lcell_comb \d_mem|LessThan2~3 (
// Equation(s):
// \d_mem|LessThan2~3_combout  = ( !\my_alu|out [26] & ( !\my_alu|out [27] & ( (!\my_alu|out [24] & (!\my_alu|out [23] & !\my_alu|out [25])) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out [24]),
	.datac(!\my_alu|out [23]),
	.datad(!\my_alu|out [25]),
	.datae(!\my_alu|out [26]),
	.dataf(!\my_alu|out [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~3 .extended_lut = "off";
defparam \d_mem|LessThan2~3 .lut_mask = 64'hC000000000000000;
defparam \d_mem|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N24
cyclonev_lcell_comb \d_mem|always2~1 (
// Equation(s):
// \d_mem|always2~1_combout  = ( \d_mem|always2~0_combout  & ( \d_mem|LessThan2~2_combout  & ( \d_mem|LessThan2~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_mem|LessThan2~3_combout ),
	.datad(gnd),
	.datae(!\d_mem|always2~0_combout ),
	.dataf(!\d_mem|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always2~1 .extended_lut = "off";
defparam \d_mem|always2~1 .lut_mask = 64'h0000000000000F0F;
defparam \d_mem|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N12
cyclonev_lcell_comb \d_mem|data_memory_bank_2~0 (
// Equation(s):
// \d_mem|data_memory_bank_2~0_combout  = ( !\d_mem|xfer_size_delay_2 [1] & ( \d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( !\my_alu|out [0] $ (!\my_alu|out [1]) ) ) ) # ( \d_mem|xfer_size_delay_2 [1] & ( !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  ) ) # ( 
// !\d_mem|xfer_size_delay_2 [1] & ( !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & ( (!\my_alu|out [0] & \my_alu|out [1]) ) ) )

	.dataa(!\my_alu|out [0]),
	.datab(gnd),
	.datac(!\my_alu|out [1]),
	.datad(gnd),
	.datae(!\d_mem|xfer_size_delay_2 [1]),
	.dataf(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~0 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~0 .lut_mask = 64'h0A0AFFFF5A5A0000;
defparam \d_mem|data_memory_bank_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N6
cyclonev_lcell_comb \d_mem|data_memory_bank_2~1 (
// Equation(s):
// \d_mem|data_memory_bank_2~1_combout  = ( \d_mem|data_memory_bank_2~0_combout  & ( (\d_mem|write_en_delay_2~q  & (!\reg_file|wr_en_temp_2 [1] & ((!\d_mem|always2~1_combout ) # (\d_mem|LessThan2~4_combout )))) ) )

	.dataa(!\d_mem|write_en_delay_2~q ),
	.datab(!\d_mem|LessThan2~4_combout ),
	.datac(!\reg_file|wr_en_temp_2 [1]),
	.datad(!\d_mem|always2~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_2~1 .extended_lut = "off";
defparam \d_mem|data_memory_bank_2~1 .lut_mask = 64'h0000000050105010;
defparam \d_mem|data_memory_bank_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N30
cyclonev_lcell_comb \d_mem|data_memory_bank_0~0 (
// Equation(s):
// \d_mem|data_memory_bank_0~0_combout  = ( \my_alu|out [1] & ( (!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & \d_mem|xfer_size_delay_2 [1]) ) ) # ( !\my_alu|out [1] & ( (!\d_mem|xfer_size_delay_2 [1] & (!\my_alu|out [0])) # (\d_mem|xfer_size_delay_2 [1] & 
// ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ))) ) )

	.dataa(!\my_alu|out [0]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|xfer_size_delay_2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_0~0 .extended_lut = "off";
defparam \d_mem|data_memory_bank_0~0 .lut_mask = 64'hACACACAC0C0C0C0C;
defparam \d_mem|data_memory_bank_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N26
dffeas \d_mem|write_en_delay_2~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_en_delay_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_en_delay_2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_en_delay_2~DUPLICATE .is_wysiwyg = "true";
defparam \d_mem|write_en_delay_2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \d_mem|data_memory_bank_0~1 (
// Equation(s):
// \d_mem|data_memory_bank_0~1_combout  = ( \d_mem|write_en_delay_2~DUPLICATE_q  & ( (!\reg_file|wr_en_temp_2 [1] & (\d_mem|data_memory_bank_0~0_combout  & ((!\d_mem|always2~1_combout ) # (\d_mem|LessThan2~4_combout )))) ) )

	.dataa(!\reg_file|wr_en_temp_2 [1]),
	.datab(!\d_mem|always2~1_combout ),
	.datac(!\d_mem|data_memory_bank_0~0_combout ),
	.datad(!\d_mem|LessThan2~4_combout ),
	.datae(gnd),
	.dataf(!\d_mem|write_en_delay_2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_0~1 .extended_lut = "off";
defparam \d_mem|data_memory_bank_0~1 .lut_mask = 64'h00000000080A080A;
defparam \d_mem|data_memory_bank_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\d_mem|data_memory_bank_0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\d_mem|write_data_delay_1 [7],\d_mem|write_data_delay_1 [6],\d_mem|write_data_delay_1 [5]}),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DE1_SoC.ram0_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_0_rtl_0|altsyncram_37s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001084E739CE739CE739CE739CE7380C5";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N0
cyclonev_lcell_comb \d_mem|read_data~1 (
// Equation(s):
// \d_mem|read_data~1_combout  = ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q ) # ((!\d_mem|bank_num_delayed[0]~DUPLICATE_q  & 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 )))) ) ) ) # ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( 
// \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (((\d_mem|bank_num_delayed[0]~DUPLICATE_q )))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((!\d_mem|bank_num_delayed[0]~DUPLICATE_q  & 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ))))) ) ) ) # ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (((!\d_mem|bank_num_delayed[0]~DUPLICATE_q )))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((!\d_mem|bank_num_delayed[0]~DUPLICATE_q  & 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) # (\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ))))) ) ) ) # ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7  & ( (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((!\d_mem|bank_num_delayed[0]~DUPLICATE_q  & (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) # 
// (\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ))))) ) ) )

	.dataa(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datac(!\d_mem|bank_num_delayed[0]~DUPLICATE_q ),
	.datad(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|read_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|read_data~1 .extended_lut = "off";
defparam \d_mem|read_data~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \d_mem|read_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N40
dffeas \d_mem|address_delay[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[8] .is_wysiwyg = "true";
defparam \d_mem|address_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N39
cyclonev_lcell_comb \reg_file|register~60 (
// Equation(s):
// \reg_file|register~60_combout  = ( \d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\reg_file|register~52_combout  & (((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\reg_file|register~53_combout ))) # (\reg_file|register~52_combout  & (!\reg_file|register~53_combout  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) ) # ( 
// !\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\reg_file|register~53_combout  & ((!\reg_file|register~52_combout  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\reg_file|register~52_combout  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout ))))) ) )

	.dataa(!\reg_file|register~52_combout ),
	.datab(!\reg_file|register~53_combout ),
	.datac(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~60 .extended_lut = "off";
defparam \reg_file|register~60 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \reg_file|register~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N39
cyclonev_lcell_comb \reg_file|register~61 (
// Equation(s):
// \reg_file|register~61_combout  = ( \d_mem|address_delay [8] & ( \reg_file|register~60_combout  & ( ((\reg_file|register~51_combout  & \d_mem|read_data~1_combout )) # (\reg_file|register~50_combout ) ) ) ) # ( !\d_mem|address_delay [8] & ( 
// \reg_file|register~60_combout  & ( (!\reg_file|register~51_combout  & (\reg_file|register~50_combout )) # (\reg_file|register~51_combout  & (!\reg_file|register~50_combout  & \d_mem|read_data~1_combout )) ) ) ) # ( \d_mem|address_delay [8] & ( 
// !\reg_file|register~60_combout  & ( (\reg_file|register~51_combout  & ((\d_mem|read_data~1_combout ) # (\reg_file|register~50_combout ))) ) ) ) # ( !\d_mem|address_delay [8] & ( !\reg_file|register~60_combout  & ( (\reg_file|register~51_combout  & 
// (!\reg_file|register~50_combout  & \d_mem|read_data~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|register~51_combout ),
	.datac(!\reg_file|register~50_combout ),
	.datad(!\d_mem|read_data~1_combout ),
	.datae(!\d_mem|address_delay [8]),
	.dataf(!\reg_file|register~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~61 .extended_lut = "off";
defparam \reg_file|register~61 .lut_mask = 64'h003003330C3C0F3F;
defparam \reg_file|register~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N48
cyclonev_lcell_comb \my_alu|Mux24~0 (
// Equation(s):
// \my_alu|Mux24~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a7  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q ) # (\my_alu|imm_delay [7]))) ) ) # ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a7  & ( (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \my_alu|imm_delay [7])) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\my_alu|imm_delay [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux24~0 .extended_lut = "off";
defparam \my_alu|Mux24~0 .lut_mask = 64'h040404048C8C8C8C;
defparam \my_alu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N6
cyclonev_lcell_comb \my_alu|out~65 (
// Equation(s):
// \my_alu|out~65_combout  = ( \my_alu|Add4~37_sumout  & ( \my_alu|Mux24~0_combout  & ( ((\my_alu|control_delay [1]) # (\my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|Add3~37_sumout ) ) ) ) # ( !\my_alu|Add4~37_sumout  & ( \my_alu|Mux24~0_combout  & ( 
// (!\my_alu|control_delay [1] & ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|Add3~37_sumout ))) ) ) ) # ( \my_alu|Add4~37_sumout  & ( !\my_alu|Mux24~0_combout  & ( ((\my_alu|Add3~37_sumout  & !\my_alu|control_delay[0]~DUPLICATE_q )) # 
// (\my_alu|control_delay [1]) ) ) ) # ( !\my_alu|Add4~37_sumout  & ( !\my_alu|Mux24~0_combout  & ( (\my_alu|Add3~37_sumout  & (!\my_alu|control_delay[0]~DUPLICATE_q  & !\my_alu|control_delay [1])) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|Add3~37_sumout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|control_delay [1]),
	.datae(!\my_alu|Add4~37_sumout ),
	.dataf(!\my_alu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~65 .extended_lut = "off";
defparam \my_alu|out~65 .lut_mask = 64'h300030FF3F003FFF;
defparam \my_alu|out~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N33
cyclonev_lcell_comb \my_alu|out~66 (
// Equation(s):
// \my_alu|out~66_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_delay 
// [7])))) # (\my_alu|imm_en_delay[1]~DUPLICATE_q ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_1|auto_generated|ram_block1a7 )) 
// # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay [7]))))) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\my_alu|imm_delay [7]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~66 .extended_lut = "off";
defparam \my_alu|out~66 .lut_mask = 64'h084C084CF7B3F7B3;
defparam \my_alu|out~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N6
cyclonev_lcell_comb \my_alu|out~67 (
// Equation(s):
// \my_alu|out~67_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftRight0~20_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~5_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) ) ) ) # ( 
// !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftRight0~20_combout  & ( (\my_alu|ShiftRight0~24_combout ) # (\my_alu|Mux29~0_combout ) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftRight0~20_combout  & ( (!\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~5_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftRight0~20_combout  & ( (!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~24_combout ) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftRight0~24_combout ),
	.datac(!\my_alu|ShiftRight0~7_combout ),
	.datad(!\my_alu|ShiftRight0~5_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~67 .extended_lut = "off";
defparam \my_alu|out~67 .lut_mask = 64'h222205AF777705AF;
defparam \my_alu|out~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N0
cyclonev_lcell_comb \my_alu|out~69 (
// Equation(s):
// \my_alu|out~69_combout  = ( \my_alu|ShiftRight0~6_combout  & ( \my_alu|ShiftRight0~8_combout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~6_combout  & ( 
// \my_alu|ShiftRight0~8_combout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|Mux28~0_combout ) # (\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~6_combout  & ( 
// !\my_alu|ShiftRight0~8_combout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|Mux29~0_combout ) # (\my_alu|Mux28~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~6_combout  & ( 
// !\my_alu|ShiftRight0~8_combout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux28~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 )) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\my_alu|ShiftRight0~6_combout ),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~69 .extended_lut = "off";
defparam \my_alu|out~69 .lut_mask = 64'h0003002300130033;
defparam \my_alu|out~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N51
cyclonev_lcell_comb \my_alu|out~68 (
// Equation(s):
// \my_alu|out~68_combout  = ( \my_alu|ShiftRight0~8_combout  & ( \my_alu|ShiftRight1~3_combout  & ( (!\my_alu|out[30]~10_combout  & (((!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~6_combout )) # (\my_alu|ShiftLeft0~23_combout ))) ) ) ) # ( 
// !\my_alu|ShiftRight0~8_combout  & ( \my_alu|ShiftRight1~3_combout  & ( (!\my_alu|Mux29~0_combout  & (!\my_alu|out[30]~10_combout  & ((\my_alu|ShiftLeft0~23_combout ) # (\my_alu|ShiftRight0~6_combout )))) ) ) ) # ( \my_alu|ShiftRight0~8_combout  & ( 
// !\my_alu|ShiftRight1~3_combout  & ( (!\my_alu|out[30]~10_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~6_combout  & !\my_alu|ShiftLeft0~23_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftLeft0~23_combout ))))) ) ) ) # ( 
// !\my_alu|ShiftRight0~8_combout  & ( !\my_alu|ShiftRight1~3_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~6_combout  & (!\my_alu|ShiftLeft0~23_combout  & !\my_alu|out[30]~10_combout ))) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftRight0~6_combout ),
	.datac(!\my_alu|ShiftLeft0~23_combout ),
	.datad(!\my_alu|out[30]~10_combout ),
	.datae(!\my_alu|ShiftRight0~8_combout ),
	.dataf(!\my_alu|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~68 .extended_lut = "off";
defparam \my_alu|out~68 .lut_mask = 64'h200025002A002F00;
defparam \my_alu|out~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N48
cyclonev_lcell_comb \my_alu|out~70 (
// Equation(s):
// \my_alu|out~70_combout  = ( \my_alu|out~69_combout  & ( \my_alu|out~68_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|out~67_combout  & ((!\my_alu|out[30]~1_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|ShiftLeft0~28_combout )))) ) ) ) # 
// ( !\my_alu|out~69_combout  & ( \my_alu|out~68_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|out~67_combout  & ((!\my_alu|out[30]~1_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|ShiftLeft0~28_combout )))) ) ) ) # ( \my_alu|out~69_combout 
//  & ( !\my_alu|out~68_combout  & ( (!\my_alu|out[30]~8_combout  & (!\my_alu|out~67_combout  & ((!\my_alu|out[30]~1_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|ShiftLeft0~28_combout )))) ) ) ) # ( !\my_alu|out~69_combout  & ( 
// !\my_alu|out~68_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out~67_combout ) # ((\my_alu|out[30]~1_combout )))) # (\my_alu|out[30]~8_combout  & (((!\my_alu|ShiftLeft0~28_combout )))) ) ) )

	.dataa(!\my_alu|out~67_combout ),
	.datab(!\my_alu|out[30]~8_combout ),
	.datac(!\my_alu|ShiftLeft0~28_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|out~69_combout ),
	.dataf(!\my_alu|out~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~70 .extended_lut = "off";
defparam \my_alu|out~70 .lut_mask = 64'hB8FCB830B830B830;
defparam \my_alu|out~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N54
cyclonev_lcell_comb \my_alu|out~71 (
// Equation(s):
// \my_alu|out~71_combout  = ( \my_alu|out~66_combout  & ( \my_alu|out~70_combout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & !\my_alu|control_delay [1]) ) ) ) # ( \my_alu|out~66_combout  & ( !\my_alu|out~70_combout  & ( 
// (!\my_alu|control_delay[0]~DUPLICATE_q ) # (((!\my_alu|control_delay [2]) # (!\my_alu|out[30]~1_combout )) # (\my_alu|control_delay [1])) ) ) ) # ( !\my_alu|out~66_combout  & ( !\my_alu|out~70_combout  & ( ((\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [2]) # (!\my_alu|out[30]~1_combout )))) # (\my_alu|control_delay [1]) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay [2]),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|out~66_combout ),
	.dataf(!\my_alu|out~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~71 .extended_lut = "off";
defparam \my_alu|out~71 .lut_mask = 64'h7773FFFB00008888;
defparam \my_alu|out~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y14_N45
cyclonev_lcell_comb \my_alu|out~64 (
// Equation(s):
// \my_alu|out~64_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( \my_alu|Add2~37_sumout  & ( ((!\my_alu|control_delay [1] & (\my_alu|Add1~37_sumout )) # (\my_alu|control_delay [1] & ((\my_alu|Mux24~0_combout )))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( \my_alu|Add2~37_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add1~37_sumout  & (!\my_alu|control_delay [1]))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1]) # (\my_alu|Mux24~0_combout )))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( !\my_alu|Add2~37_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1] & (\my_alu|Add1~37_sumout )) # (\my_alu|control_delay [1] & ((\my_alu|Mux24~0_combout ))))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|control_delay [1])))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ( !\my_alu|Add2~37_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add1~37_sumout  & (!\my_alu|control_delay [1]))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|control_delay 
// [1] & \my_alu|Mux24~0_combout )))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|Add1~37_sumout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux24~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\my_alu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~64 .extended_lut = "off";
defparam \my_alu|out~64 .lut_mask = 64'h2025252F7075757F;
defparam \my_alu|out~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N18
cyclonev_lcell_comb \my_alu|out~72 (
// Equation(s):
// \my_alu|out~72_combout  = ( \my_alu|out~71_combout  & ( \my_alu|out~64_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~65_combout ))) # (\my_alu|out[30]~5_combout  & 
// ((!\my_alu|out[30]~4_combout ))))) ) ) ) # ( !\my_alu|out~71_combout  & ( \my_alu|out~64_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~65_combout )))) ) ) ) # ( \my_alu|out~71_combout  & ( 
// !\my_alu|out~64_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((\my_alu|out~65_combout ) # (\my_alu|out[30]~5_combout )))) ) ) ) # ( !\my_alu|out~71_combout  & ( !\my_alu|out~64_combout  & ( (!\my_alu|out[30]~5_combout  & 
// (\my_alu|out~65_combout  & (\KEY[3]~input_o  & !\my_alu|out[30]~4_combout ))) ) ) )

	.dataa(!\my_alu|out[30]~5_combout ),
	.datab(!\my_alu|out~65_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\my_alu|out[30]~4_combout ),
	.datae(!\my_alu|out~71_combout ),
	.dataf(!\my_alu|out~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~72 .extended_lut = "off";
defparam \my_alu|out~72 .lut_mask = 64'h02000700020A070A;
defparam \my_alu|out~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y14_N20
dffeas \my_alu|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[7] .is_wysiwyg = "true";
defparam \my_alu|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N19
dffeas \d_mem|address_delay[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[7] .is_wysiwyg = "true";
defparam \d_mem|address_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N45
cyclonev_lcell_comb \reg_file|register~64 (
// Equation(s):
// \reg_file|register~64_combout  = ( \d_mem|bank_num_delayed[0]~DUPLICATE_q  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) ) ) # ( !\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 )) ) )

	.dataa(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datad(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\d_mem|bank_num_delayed[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~64 .extended_lut = "off";
defparam \reg_file|register~64 .lut_mask = 64'h05F505F535353535;
defparam \reg_file|register~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N33
cyclonev_lcell_comb \reg_file|register~65 (
// Equation(s):
// \reg_file|register~65_combout  = ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( \reg_file|register~64_combout  & ( (!\d_mem|always4~6_combout ) # ((\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ) # (\d_mem|read_data~1_combout )) ) ) ) # ( 
// !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( \reg_file|register~64_combout  & ( (\d_mem|always4~6_combout  & ((\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ) # (\d_mem|read_data~1_combout ))) ) ) ) # ( 
// \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( !\reg_file|register~64_combout  & ( (!\d_mem|always4~6_combout ) # ((\d_mem|read_data~1_combout  & !\d_mem|xfer_size_delay_3[0]~DUPLICATE_q )) ) ) ) # ( 
// !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7  & ( !\reg_file|register~64_combout  & ( (\d_mem|always4~6_combout  & (\d_mem|read_data~1_combout  & !\d_mem|xfer_size_delay_3[0]~DUPLICATE_q )) ) ) )

	.dataa(!\d_mem|always4~6_combout ),
	.datab(gnd),
	.datac(!\d_mem|read_data~1_combout ),
	.datad(!\d_mem|xfer_size_delay_3[0]~DUPLICATE_q ),
	.datae(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\reg_file|register~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~65 .extended_lut = "off";
defparam \reg_file|register~65 .lut_mask = 64'h0500AFAA0555AFFF;
defparam \reg_file|register~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \reg_file|register~66 (
// Equation(s):
// \reg_file|register~66_combout  = ( \d_mem|address_delay [7] & ( \reg_file|register~65_combout  & ( !\reg_file|always3~1_combout  ) ) ) # ( !\d_mem|address_delay [7] & ( \reg_file|register~65_combout  & ( (!\reg_file|Equal2~0_combout  & 
// !\reg_file|always3~1_combout ) ) ) ) # ( \d_mem|address_delay [7] & ( !\reg_file|register~65_combout  & ( (\reg_file|Equal2~0_combout  & !\reg_file|always3~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|Equal2~0_combout ),
	.datac(!\reg_file|always3~1_combout ),
	.datad(gnd),
	.datae(!\d_mem|address_delay [7]),
	.dataf(!\reg_file|register~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~66 .extended_lut = "off";
defparam \reg_file|register~66 .lut_mask = 64'h00003030C0C0F0F0;
defparam \reg_file|register~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \my_alu|Mux29~0 (
// Equation(s):
// \my_alu|Mux29~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( \my_alu|imm_en_delay[0]~DUPLICATE_q  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \my_alu|imm_delay [2]) ) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a2 
//  & ( \my_alu|imm_en_delay[0]~DUPLICATE_q  & ( (!\my_alu|imm_en_delay[1]~DUPLICATE_q  & \my_alu|imm_delay [2]) ) ) ) # ( \reg_file|register_rtl_1|auto_generated|ram_block1a2  & ( !\my_alu|imm_en_delay[0]~DUPLICATE_q  & ( 
// !\my_alu|imm_en_delay[1]~DUPLICATE_q  ) ) )

	.dataa(!\my_alu|imm_en_delay[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_alu|imm_delay [2]),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.dataf(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux29~0 .extended_lut = "off";
defparam \my_alu|Mux29~0 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \my_alu|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N48
cyclonev_lcell_comb \my_alu|out~204 (
// Equation(s):
// \my_alu|out~204_combout  = ( \my_alu|Add4~117_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~117_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux29~0_combout )))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~117_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~117_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux29~0_combout ))))) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Add3~117_sumout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~204 .extended_lut = "off";
defparam \my_alu|out~204 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \my_alu|out~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N36
cyclonev_lcell_comb \my_alu|out~203 (
// Equation(s):
// \my_alu|out~203_combout  = ( \my_alu|Add2~117_sumout  & ( \my_alu|Add1~117_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux29~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # (\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|Add2~117_sumout  & ( \my_alu|Add1~117_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\my_alu|Mux29~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # 
// (\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|Add2~117_sumout  & ( !\my_alu|Add1~117_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & (\my_alu|Mux29~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) 
// # (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # (\my_alu|Mux29~0_combout )))) ) ) ) # ( !\my_alu|Add2~117_sumout  & ( !\my_alu|Add1~117_sumout  & ( 
// (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Mux29~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) 
// # (\my_alu|Mux29~0_combout ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\my_alu|Add2~117_sumout ),
	.dataf(!\my_alu|Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~203 .extended_lut = "off";
defparam \my_alu|out~203 .lut_mask = 64'h01134557899BCDDF;
defparam \my_alu|out~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N54
cyclonev_lcell_comb \my_alu|ShiftLeft0~41 (
// Equation(s):
// \my_alu|ShiftLeft0~41_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\my_alu|ShiftRight1~1_combout  & ( (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 
// ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) # (\my_alu|Mux30~0_combout  & (((!\my_alu|Mux31~0_combout )))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// !\my_alu|ShiftRight1~1_combout  & ( (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) # (\my_alu|Mux31~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) ) ) )

	.dataa(!\my_alu|Mux30~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\my_alu|Mux31~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\my_alu|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~41 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~41 .lut_mask = 64'h02A252F200000000;
defparam \my_alu|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N42
cyclonev_lcell_comb \my_alu|ShiftRight1~12 (
// Equation(s):
// \my_alu|ShiftRight1~12_combout  = ( \my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight1~4_combout  & ( ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~10_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~11_combout ))) # 
// (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight1~4_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~10_combout ))) # (\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~11_combout )))) # (\my_alu|Mux28~0_combout  & (\my_alu|Mux29~0_combout )) ) ) ) # ( \my_alu|ShiftRight0~12_combout  & ( !\my_alu|ShiftRight1~4_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~10_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~11_combout )))) # (\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout )) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( !\my_alu|ShiftRight1~4_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~10_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~11_combout )))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~11_combout ),
	.datad(!\my_alu|ShiftRight0~10_combout ),
	.datae(!\my_alu|ShiftRight0~12_combout ),
	.dataf(!\my_alu|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~12 .extended_lut = "off";
defparam \my_alu|ShiftRight1~12 .lut_mask = 64'h028A46CE139B57DF;
defparam \my_alu|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N45
cyclonev_lcell_comb \my_alu|ShiftRight0~33 (
// Equation(s):
// \my_alu|ShiftRight0~33_combout  = ( \my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight0~13_combout  & ( ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~10_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~11_combout )))) # 
// (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( \my_alu|ShiftRight0~13_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~10_combout )) # (\my_alu|Mux29~0_combout  & 
// ((\my_alu|ShiftRight0~11_combout ))))) # (\my_alu|Mux28~0_combout  & (\my_alu|Mux29~0_combout )) ) ) ) # ( \my_alu|ShiftRight0~12_combout  & ( !\my_alu|ShiftRight0~13_combout  & ( (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~10_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~11_combout ))))) # (\my_alu|Mux28~0_combout  & (!\my_alu|Mux29~0_combout )) ) ) ) # ( !\my_alu|ShiftRight0~12_combout  & ( !\my_alu|ShiftRight0~13_combout  & ( 
// (!\my_alu|Mux28~0_combout  & ((!\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~10_combout )) # (\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~11_combout ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~10_combout ),
	.datad(!\my_alu|ShiftRight0~11_combout ),
	.datae(!\my_alu|ShiftRight0~12_combout ),
	.dataf(!\my_alu|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~33 .extended_lut = "off";
defparam \my_alu|ShiftRight0~33 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_alu|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N18
cyclonev_lcell_comb \my_alu|out~205 (
// Equation(s):
// \my_alu|out~205_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))) # (\my_alu|Mux30~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a4  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a3 ))) # 
// (\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  & ( !\my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # 
// (\my_alu|Mux30~0_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a4  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\my_alu|Mux30~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~205 .extended_lut = "off";
defparam \my_alu|out~205 .lut_mask = 64'h2222777705AF05AF;
defparam \my_alu|out~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N42
cyclonev_lcell_comb \my_alu|out~206 (
// Equation(s):
// \my_alu|out~206_combout  = ( \my_alu|ShiftRight0~9_combout  & ( \my_alu|out~205_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout ) # ((\my_alu|ShiftRight0~21_combout )))) # (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftRight0~25_combout 
// )) # (\my_alu|Mux28~0_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( \my_alu|out~205_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout ) # ((\my_alu|ShiftRight0~21_combout )))) # (\my_alu|Mux29~0_combout  & 
// (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~25_combout ))) ) ) ) # ( \my_alu|ShiftRight0~9_combout  & ( !\my_alu|out~205_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~21_combout )))) # 
// (\my_alu|Mux29~0_combout  & (((\my_alu|ShiftRight0~25_combout )) # (\my_alu|Mux28~0_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~9_combout  & ( !\my_alu|out~205_combout  & ( (!\my_alu|Mux29~0_combout  & (\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight0~21_combout )))) # (\my_alu|Mux29~0_combout  & (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~25_combout ))) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftRight0~25_combout ),
	.datad(!\my_alu|ShiftRight0~21_combout ),
	.datae(!\my_alu|ShiftRight0~9_combout ),
	.dataf(!\my_alu|out~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~206 .extended_lut = "off";
defparam \my_alu|out~206 .lut_mask = 64'h042615378CAE9DBF;
defparam \my_alu|out~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N33
cyclonev_lcell_comb \my_alu|out~207 (
// Equation(s):
// \my_alu|out~207_combout  = ( \my_alu|out~206_combout  & ( (!\my_alu|out[30]~1_combout ) # ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~12_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~33_combout )))) ) ) # ( 
// !\my_alu|out~206_combout  & ( (\my_alu|out[30]~1_combout  & ((!\my_alu|out[30]~10_combout  & (\my_alu|ShiftRight1~12_combout )) # (\my_alu|out[30]~10_combout  & ((\my_alu|ShiftRight0~33_combout ))))) ) )

	.dataa(!\my_alu|out[30]~1_combout ),
	.datab(!\my_alu|out[30]~10_combout ),
	.datac(!\my_alu|ShiftRight1~12_combout ),
	.datad(!\my_alu|ShiftRight0~33_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~207 .extended_lut = "off";
defparam \my_alu|out~207 .lut_mask = 64'h04150415AEBFAEBF;
defparam \my_alu|out~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N42
cyclonev_lcell_comb \my_alu|out~208 (
// Equation(s):
// \my_alu|out~208_combout  = ( \my_alu|out~207_combout  & ( \my_alu|Mux29~0_combout  & ( (!\my_alu|out[9]~7_combout  & (((!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~41_combout )))) # (\my_alu|out[9]~7_combout  & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( !\my_alu|out~207_combout  & ( \my_alu|Mux29~0_combout  & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|ShiftLeft0~41_combout  & \my_alu|out[30]~8_combout 
// )))) # (\my_alu|out[9]~7_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( \my_alu|out~207_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\my_alu|out[9]~7_combout  & 
// (((!\my_alu|out[30]~8_combout ) # (\my_alu|ShiftLeft0~41_combout )))) # (\my_alu|out[9]~7_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ((!\my_alu|out[30]~8_combout )))) ) ) ) # ( !\my_alu|out~207_combout  & ( 
// !\my_alu|Mux29~0_combout  & ( (!\my_alu|out[9]~7_combout  & (((\my_alu|ShiftLeft0~41_combout  & \my_alu|out[30]~8_combout )))) # (\my_alu|out[9]~7_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a2  & ((!\my_alu|out[30]~8_combout )))) ) ) )

	.dataa(!\my_alu|out[9]~7_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\my_alu|ShiftLeft0~41_combout ),
	.datad(!\my_alu|out[30]~8_combout ),
	.datae(!\my_alu|out~207_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~208 .extended_lut = "off";
defparam \my_alu|out~208 .lut_mask = 64'h110ABB0A440AEE0A;
defparam \my_alu|out~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N18
cyclonev_lcell_comb \my_alu|out~209 (
// Equation(s):
// \my_alu|out~209_combout  = ( \my_alu|out~203_combout  & ( \my_alu|out~208_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~204_combout ))) # (\my_alu|out[30]~5_combout  & 
// ((!\my_alu|out[30]~4_combout ))))) ) ) ) # ( !\my_alu|out~203_combout  & ( \my_alu|out~208_combout  & ( (!\my_alu|out[30]~4_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~5_combout ) # (\my_alu|out~204_combout )))) ) ) ) # ( \my_alu|out~203_combout  & ( 
// !\my_alu|out~208_combout  & ( (!\my_alu|out[30]~5_combout  & (\KEY[3]~input_o  & ((\my_alu|out[30]~4_combout ) # (\my_alu|out~204_combout )))) ) ) ) # ( !\my_alu|out~203_combout  & ( !\my_alu|out~208_combout  & ( (\my_alu|out~204_combout  & 
// (!\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \KEY[3]~input_o ))) ) ) )

	.dataa(!\my_alu|out~204_combout ),
	.datab(!\my_alu|out[30]~5_combout ),
	.datac(!\my_alu|out[30]~4_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\my_alu|out~203_combout ),
	.dataf(!\my_alu|out~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~209 .extended_lut = "off";
defparam \my_alu|out~209 .lut_mask = 64'h0040004C0070007C;
defparam \my_alu|out~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N20
dffeas \my_alu|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[2] .is_wysiwyg = "true";
defparam \my_alu|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N35
dffeas \d_mem|address_delay[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[6] .is_wysiwyg = "true";
defparam \d_mem|address_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N48
cyclonev_lcell_comb \reg_file|register~62 (
// Equation(s):
// \reg_file|register~62_combout  = ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6  & ( ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q ) # ((!\d_mem|always4~6_combout ) # 
// (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ))) # (\reg_file|register~1_combout ) ) ) ) # ( !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6  & ( 
// ((!\d_mem|always4~6_combout ) # ((\d_mem|bank_num_delayed[1]~DUPLICATE_q  & \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ))) # (\reg_file|register~1_combout ) ) ) ) # ( \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( 
// !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~1_combout  & (\d_mem|always4~6_combout  & ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q ) # (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( 
// !\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6  & ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6  & ( (!\reg_file|register~1_combout  & (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|always4~6_combout  & 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ))) ) ) )

	.dataa(!\reg_file|register~1_combout ),
	.datab(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datac(!\d_mem|always4~6_combout ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~62 .extended_lut = "off";
defparam \reg_file|register~62 .lut_mask = 64'h0002080AF5F7FDFF;
defparam \reg_file|register~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N33
cyclonev_lcell_comb \reg_file|register~63 (
// Equation(s):
// \reg_file|register~63_combout  = ( \reg_file|register~62_combout  & ( (!\reg_file|register~3_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6  & (\reg_file|register~4_combout ))) # (\reg_file|register~3_combout  & 
// (((!\reg_file|register~4_combout ) # (\d_mem|address_delay [6])))) ) ) # ( !\reg_file|register~62_combout  & ( (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 )) # 
// (\reg_file|register~3_combout  & ((\d_mem|address_delay [6]))))) ) )

	.dataa(!\reg_file|register~3_combout ),
	.datab(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\reg_file|register~4_combout ),
	.datad(!\d_mem|address_delay [6]),
	.datae(gnd),
	.dataf(!\reg_file|register~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~63 .extended_lut = "off";
defparam \reg_file|register~63 .lut_mask = 64'h0207020752575257;
defparam \reg_file|register~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N11
dffeas \d_mem|write_data_delay_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[13] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N35
dffeas \d_mem|write_data_delay_1[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a29 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[29] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N33
cyclonev_lcell_comb \d_mem|data_memory_bank_3~8 (
// Equation(s):
// \d_mem|data_memory_bank_3~8_combout  = ( \d_mem|write_data_delay_1 [5] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [29])))) # (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\d_mem|write_data_delay_1 
// [13])))) ) ) # ( !\d_mem|write_data_delay_1 [5] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [29])))) # (\d_mem|always2~2_combout  & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [13]))) ) )

	.dataa(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datab(!\d_mem|always2~2_combout ),
	.datac(!\d_mem|write_data_delay_1 [13]),
	.datad(!\d_mem|write_data_delay_1 [29]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~8 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~8 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \d_mem|data_memory_bank_3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N0
cyclonev_lcell_comb \reg_file|register~67 (
// Equation(s):
// \reg_file|register~67_combout  = ( \d_mem|always4~6_combout  & ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\reg_file|register~1_combout  & (((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout ) 
// # (\d_mem|bank_num_delayed[1]~DUPLICATE_q )))) # (\reg_file|register~1_combout  & (\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout )) ) ) ) # ( !\d_mem|always4~6_combout  & ( 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout  ) ) ) # ( \d_mem|always4~6_combout  & ( 
// !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\reg_file|register~1_combout  & (((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # 
// (\reg_file|register~1_combout  & (\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout )) ) ) ) # ( !\d_mem|always4~6_combout  & ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout  ) ) )

	.dataa(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datac(!\reg_file|register~1_combout ),
	.datad(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\d_mem|always4~6_combout ),
	.dataf(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~67 .extended_lut = "off";
defparam \reg_file|register~67 .lut_mask = 64'h555505C5555535F5;
defparam \reg_file|register~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N13
dffeas \d_mem|address_delay[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[5] .is_wysiwyg = "true";
defparam \d_mem|address_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N57
cyclonev_lcell_comb \reg_file|register~68 (
// Equation(s):
// \reg_file|register~68_combout  = ( \d_mem|address_delay [5] & ( (!\reg_file|register~3_combout  & (\reg_file|register~4_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\reg_file|register~3_combout  & 
// (((\reg_file|register~67_combout )) # (\reg_file|register~4_combout ))) ) ) # ( !\d_mem|address_delay [5] & ( (!\reg_file|register~3_combout  & (\reg_file|register~4_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ))) 
// # (\reg_file|register~3_combout  & (!\reg_file|register~4_combout  & ((\reg_file|register~67_combout )))) ) )

	.dataa(!\reg_file|register~3_combout ),
	.datab(!\reg_file|register~4_combout ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\reg_file|register~67_combout ),
	.datae(gnd),
	.dataf(!\d_mem|address_delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~68 .extended_lut = "off";
defparam \reg_file|register~68 .lut_mask = 64'h0246024613571357;
defparam \reg_file|register~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N52
dffeas \pc_top|p_mux|address_from_jalr_temp[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N13
dffeas \pc_top|p_mux|address_from_increment_temp_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N51
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[17]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[17]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[17]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N53
dffeas \pc_top|p_mux|address_from_increment_temp_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y8_N28
dffeas \pc_top|p_mux|address_from_increment_temp_3[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N50
dffeas \pc_top|p_mux|address_from_branch_temp_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N22
dffeas \pc_top|p_mux|address_from_branch_temp_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[17] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N18
cyclonev_lcell_comb \pc_top|my_pc|address_out~15 (
// Equation(s):
// \pc_top|my_pc|address_out~15_combout  = ( \pc_top|p_mux|address_from_increment_temp_3 [17] & ( \pc_top|p_mux|address_from_branch_temp_2 [17] & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q ) # ((!\my_alu|take_branch~q ) # 
// (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) # (\pc_top|p_mux|address_from_jalr_temp [17]) ) ) ) # ( !\pc_top|p_mux|address_from_increment_temp_3 [17] & ( \pc_top|p_mux|address_from_branch_temp_2 [17] & ( (\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|address_from_jalr_temp [17] & \pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_increment_temp_3 [17] & ( !\pc_top|p_mux|address_from_branch_temp_2 [17] & ( 
// (!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|address_from_jalr_temp [17])))) ) ) ) # ( !\pc_top|p_mux|address_from_increment_temp_3 [17] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [17] & ( (\pc_top|p_mux|address_from_jalr_temp [17] & (\pc_top|p_mux|jalr_branch_temp_2~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & \my_alu|take_branch~q ))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_jalr_temp [17]),
	.datab(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datac(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|address_from_increment_temp_3 [17]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~15 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~15 .lut_mask = 64'h0010FFD0001FFFDF;
defparam \pc_top|my_pc|address_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N20
dffeas \pc_top|my_pc|address_out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[17] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N3
cyclonev_lcell_comb \my_alu|pc_delay_1[17]~feeder (
// Equation(s):
// \my_alu|pc_delay_1[17]~feeder_combout  = ( \pc_top|my_pc|address_out [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|pc_delay_1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|pc_delay_1[17]~feeder .extended_lut = "off";
defparam \my_alu|pc_delay_1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_alu|pc_delay_1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N5
dffeas \my_alu|pc_delay_1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|pc_delay_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[17] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N56
dffeas \my_alu|pc_delay_2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[17] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N18
cyclonev_lcell_comb \my_alu|out~91 (
// Equation(s):
// \my_alu|out~91_combout  = ( \my_alu|control_delay [1] & ( \my_alu|Add4~53_sumout  ) ) # ( !\my_alu|control_delay [1] & ( \my_alu|Add4~53_sumout  & ( (!\my_alu|control_delay [0] & (\my_alu|Add3~53_sumout )) # (\my_alu|control_delay [0] & 
// ((\my_alu|Mux14~0_combout ))) ) ) ) # ( !\my_alu|control_delay [1] & ( !\my_alu|Add4~53_sumout  & ( (!\my_alu|control_delay [0] & (\my_alu|Add3~53_sumout )) # (\my_alu|control_delay [0] & ((\my_alu|Mux14~0_combout ))) ) ) )

	.dataa(!\my_alu|Add3~53_sumout ),
	.datab(!\my_alu|control_delay [0]),
	.datac(!\my_alu|Mux14~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|control_delay [1]),
	.dataf(!\my_alu|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~91 .extended_lut = "off";
defparam \my_alu|out~91 .lut_mask = 64'h474700004747FFFF;
defparam \my_alu|out~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N12
cyclonev_lcell_comb \my_alu|ShiftLeft0~33 (
// Equation(s):
// \my_alu|ShiftLeft0~33_combout  = ( !\my_alu|ShiftRight1~1_combout  & ( (!\my_alu|Mux30~0_combout  & ((!\my_alu|Mux31~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a1 ))) # (\my_alu|Mux31~0_combout  & 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftLeft0~33 .extended_lut = "off";
defparam \my_alu|ShiftLeft0~33 .lut_mask = 64'h3050305000000000;
defparam \my_alu|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N54
cyclonev_lcell_comb \my_alu|out~94 (
// Equation(s):
// \my_alu|out~94_combout  = ( \my_alu|ShiftLeft0~19_combout  & ( \my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~17_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~18_combout ))) ) ) ) # ( 
// !\my_alu|ShiftLeft0~19_combout  & ( \my_alu|Mux29~0_combout  & ( (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~17_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~18_combout ))) ) ) ) # ( \my_alu|ShiftLeft0~19_combout  & ( 
// !\my_alu|Mux29~0_combout  & ( (\my_alu|Mux28~0_combout ) # (\my_alu|ShiftLeft0~32_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~19_combout  & ( !\my_alu|Mux29~0_combout  & ( (\my_alu|ShiftLeft0~32_combout  & !\my_alu|Mux28~0_combout ) ) ) )

	.dataa(!\my_alu|ShiftLeft0~32_combout ),
	.datab(!\my_alu|ShiftLeft0~17_combout ),
	.datac(!\my_alu|ShiftLeft0~18_combout ),
	.datad(!\my_alu|Mux28~0_combout ),
	.datae(!\my_alu|ShiftLeft0~19_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~94 .extended_lut = "off";
defparam \my_alu|out~94 .lut_mask = 64'h550055FF330F330F;
defparam \my_alu|out~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \my_alu|out~93 (
// Equation(s):
// \my_alu|out~93_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a17  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [1] & (((\my_alu|imm_en_delay [0] & !\my_alu|imm_delay[11]~DUPLICATE_q )))) # 
// (\my_alu|imm_en_delay [1] & ((!\my_alu|imm_U_J_delay [5]) # ((\my_alu|imm_en_delay [0])))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a17  & ( \reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [1] & 
// (((!\my_alu|imm_en_delay [0]) # (\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & (\my_alu|imm_U_J_delay [5] & (!\my_alu|imm_en_delay [0]))) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a17  & ( 
// !\reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay [0]) # (!\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] & ((!\my_alu|imm_U_J_delay [5]) # ((\my_alu|imm_en_delay [0])))) 
// ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a17  & ( !\reg_file|register_rtl_1|auto_generated|ram_block1a17  & ( (!\my_alu|imm_en_delay [1] & (((\my_alu|imm_en_delay [0] & \my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1] 
// & (\my_alu|imm_U_J_delay [5] & (!\my_alu|imm_en_delay [0]))) ) ) )

	.dataa(!\my_alu|imm_en_delay [1]),
	.datab(!\my_alu|imm_U_J_delay [5]),
	.datac(!\my_alu|imm_en_delay [0]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~93 .extended_lut = "off";
defparam \my_alu|out~93 .lut_mask = 64'h101AEFE5B0BA4F45;
defparam \my_alu|out~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \my_alu|ShiftRight0~31 (
// Equation(s):
// \my_alu|ShiftRight0~31_combout  = ( \my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~16_combout ))) # (\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight0~18_combout ))) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) # (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight0~16_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~18_combout )))) ) ) ) # ( \my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) # 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~16_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~18_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( 
// (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight0~16_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~18_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~18_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|ShiftRight0~16_combout ),
	.datae(!\my_alu|ShiftRight0~17_combout ),
	.dataf(!\my_alu|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~31 .extended_lut = "off";
defparam \my_alu|ShiftRight0~31 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \my_alu|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \my_alu|ShiftRight1~10 (
// Equation(s):
// \my_alu|ShiftRight1~10_combout  = ( \my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux29~0_combout ) # ((!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~16_combout )) # (\my_alu|Mux28~0_combout  & 
// ((\my_alu|ShiftRight1~6_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( \my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout )) # (\my_alu|ShiftRight0~16_combout ))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|Mux29~0_combout  & \my_alu|ShiftRight1~6_combout )))) ) ) ) # ( \my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~16_combout  & (\my_alu|Mux29~0_combout ))) # 
// (\my_alu|Mux28~0_combout  & (((!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftRight1~6_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~17_combout  & ( !\my_alu|ShiftRight0~15_combout  & ( (\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftRight0~16_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftRight1~6_combout ))))) ) ) )

	.dataa(!\my_alu|Mux28~0_combout ),
	.datab(!\my_alu|ShiftRight0~16_combout ),
	.datac(!\my_alu|Mux29~0_combout ),
	.datad(!\my_alu|ShiftRight1~6_combout ),
	.datae(!\my_alu|ShiftRight0~17_combout ),
	.dataf(!\my_alu|ShiftRight0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~10 .extended_lut = "off";
defparam \my_alu|ShiftRight1~10 .lut_mask = 64'h02075257A2A7F2F7;
defparam \my_alu|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N24
cyclonev_lcell_comb \my_alu|out~92 (
// Equation(s):
// \my_alu|out~92_combout  = ( \my_alu|ShiftRight0~31_combout  & ( \my_alu|ShiftRight1~10_combout  & ( (!\my_alu|out[30]~1_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~31_combout  & ( 
// \my_alu|ShiftRight1~10_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|out[30]~1_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// (\my_alu|out[30]~1_combout ))) ) ) ) # ( \my_alu|ShiftRight0~31_combout  & ( !\my_alu|ShiftRight1~10_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|out[30]~1_combout ) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\my_alu|ShiftRight0~31_combout  & ( !\my_alu|ShiftRight1~10_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & \my_alu|out[30]~1_combout ) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(!\my_alu|ShiftRight0~31_combout ),
	.dataf(!\my_alu|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~92 .extended_lut = "off";
defparam \my_alu|out~92 .lut_mask = 64'h000F050FFA0FFF0F;
defparam \my_alu|out~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N36
cyclonev_lcell_comb \my_alu|out~96 (
// Equation(s):
// \my_alu|out~96_combout  = ( \my_alu|out~93_combout  & ( \my_alu|out~92_combout  & ( (!\my_alu|out[30]~8_combout ) # ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~94_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|ShiftLeft0~33_combout ))) ) ) ) # ( 
// !\my_alu|out~93_combout  & ( \my_alu|out~92_combout  & ( (!\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout ) # (\my_alu|out~94_combout )))) # (\my_alu|out[30]~95_combout  & (\my_alu|ShiftLeft0~33_combout  & (\my_alu|out[30]~8_combout ))) ) ) ) 
// # ( \my_alu|out~93_combout  & ( !\my_alu|out~92_combout  & ( (!\my_alu|out[30]~95_combout  & (((\my_alu|out[30]~8_combout  & \my_alu|out~94_combout )))) # (\my_alu|out[30]~95_combout  & (((!\my_alu|out[30]~8_combout )) # (\my_alu|ShiftLeft0~33_combout ))) 
// ) ) ) # ( !\my_alu|out~93_combout  & ( !\my_alu|out~92_combout  & ( (\my_alu|out[30]~8_combout  & ((!\my_alu|out[30]~95_combout  & ((\my_alu|out~94_combout ))) # (\my_alu|out[30]~95_combout  & (\my_alu|ShiftLeft0~33_combout )))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~33_combout ),
	.datab(!\my_alu|out[30]~95_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~94_combout ),
	.datae(!\my_alu|out~93_combout ),
	.dataf(!\my_alu|out~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~96 .extended_lut = "off";
defparam \my_alu|out~96 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \my_alu|out~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N42
cyclonev_lcell_comb \my_alu|out~97 (
// Equation(s):
// \my_alu|out~97_combout  = ( \my_alu|Add1~53_sumout  & ( \my_alu|Add2~53_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a17  & \my_alu|Mux14~0_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux14~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a17 )))) ) ) ) # ( !\my_alu|Add1~53_sumout  & ( \my_alu|Add2~53_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a17  & \my_alu|Mux14~0_combout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux14~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a17 )))) ) ) ) # ( \my_alu|Add1~53_sumout  & ( !\my_alu|Add2~53_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1]) # 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a17  & \my_alu|Mux14~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\my_alu|Mux14~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a17 )))) ) ) ) 
// # ( !\my_alu|Add1~53_sumout  & ( !\my_alu|Add2~53_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a17  & \my_alu|Mux14~0_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux14~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a17 ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\my_alu|Mux14~0_combout ),
	.datae(!\my_alu|Add1~53_sumout ),
	.dataf(!\my_alu|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~97 .extended_lut = "off";
defparam \my_alu|out~97 .lut_mask = 64'h0113899B4557CDDF;
defparam \my_alu|out~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N12
cyclonev_lcell_comb \my_alu|out~98 (
// Equation(s):
// \my_alu|out~98_combout  = ( \my_alu|out~96_combout  & ( \my_alu|out~97_combout  & ( (!\my_alu|control_delay [4]) # (\my_alu|out~91_combout ) ) ) ) # ( !\my_alu|out~96_combout  & ( \my_alu|out~97_combout  & ( (!\my_alu|control_delay [4] & 
// (!\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & ((\my_alu|out~91_combout ))) ) ) ) # ( \my_alu|out~96_combout  & ( !\my_alu|out~97_combout  & ( (!\my_alu|control_delay [4] & (\my_alu|control_delay [2])) # (\my_alu|control_delay [4] & 
// ((\my_alu|out~91_combout ))) ) ) ) # ( !\my_alu|out~96_combout  & ( !\my_alu|out~97_combout  & ( (\my_alu|control_delay [4] & \my_alu|out~91_combout ) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|out~91_combout ),
	.datae(!\my_alu|out~96_combout ),
	.dataf(!\my_alu|out~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~98 .extended_lut = "off";
defparam \my_alu|out~98 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \my_alu|out~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N14
dffeas \my_alu|out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[17] .is_wysiwyg = "true";
defparam \my_alu|out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N9
cyclonev_lcell_comb \d_mem|always2~0 (
// Equation(s):
// \d_mem|always2~0_combout  = ( !\my_alu|out [31] & ( (!\my_alu|out [29] & (!\my_alu|out [30] & ((!\my_alu|out [17]) # (!\my_alu|out [16])))) ) )

	.dataa(!\my_alu|out [17]),
	.datab(!\my_alu|out [16]),
	.datac(!\my_alu|out [29]),
	.datad(!\my_alu|out [30]),
	.datae(gnd),
	.dataf(!\my_alu|out [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always2~0 .extended_lut = "off";
defparam \d_mem|always2~0 .lut_mask = 64'hE000E00000000000;
defparam \d_mem|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \d_mem|LessThan2~1 (
// Equation(s):
// \d_mem|LessThan2~1_combout  = ( \my_alu|out [4] & ( \my_alu|out [8] & ( (\my_alu|out [9] & (\my_alu|out [7] & (\my_alu|out [6] & \my_alu|out [5]))) ) ) )

	.dataa(!\my_alu|out [9]),
	.datab(!\my_alu|out [7]),
	.datac(!\my_alu|out [6]),
	.datad(!\my_alu|out [5]),
	.datae(!\my_alu|out [4]),
	.dataf(!\my_alu|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~1 .extended_lut = "off";
defparam \d_mem|LessThan2~1 .lut_mask = 64'h0000000000000001;
defparam \d_mem|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N30
cyclonev_lcell_comb \d_mem|LessThan2~0 (
// Equation(s):
// \d_mem|LessThan2~0_combout  = ( \my_alu|out [10] & ( \my_alu|out [11] & ( (\my_alu|out [13] & (\my_alu|out [14] & (\my_alu|out [12] & \my_alu|out [15]))) ) ) )

	.dataa(!\my_alu|out [13]),
	.datab(!\my_alu|out [14]),
	.datac(!\my_alu|out [12]),
	.datad(!\my_alu|out [15]),
	.datae(!\my_alu|out [10]),
	.dataf(!\my_alu|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~0 .extended_lut = "off";
defparam \d_mem|LessThan2~0 .lut_mask = 64'h0000000000000001;
defparam \d_mem|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \d_mem|LessThan2~6 (
// Equation(s):
// \d_mem|LessThan2~6_combout  = ( \d_mem|LessThan2~0_combout  & ( (\my_alu|out [17] & ((\d_mem|LessThan2~1_combout ) # (\my_alu|out [16]))) ) ) # ( !\d_mem|LessThan2~0_combout  & ( (\my_alu|out [17] & \my_alu|out [16]) ) )

	.dataa(!\my_alu|out [17]),
	.datab(!\my_alu|out [16]),
	.datac(!\d_mem|LessThan2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~6 .extended_lut = "off";
defparam \d_mem|LessThan2~6 .lut_mask = 64'h1111111115151515;
defparam \d_mem|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N27
cyclonev_lcell_comb \d_mem|always2~2 (
// Equation(s):
// \d_mem|always2~2_combout  = ( \d_mem|LessThan2~2_combout  & ( \d_mem|LessThan2~6_combout  & ( (!\d_mem|xfer_size_delay_2 [1] & (\d_mem|write_en_delay_2~q  & ((!\d_mem|always2~0_combout ) # (!\d_mem|LessThan2~3_combout )))) ) ) ) # ( 
// !\d_mem|LessThan2~2_combout  & ( \d_mem|LessThan2~6_combout  & ( (!\d_mem|xfer_size_delay_2 [1] & \d_mem|write_en_delay_2~q ) ) ) ) # ( \d_mem|LessThan2~2_combout  & ( !\d_mem|LessThan2~6_combout  & ( (!\d_mem|xfer_size_delay_2 [1] & 
// \d_mem|write_en_delay_2~q ) ) ) ) # ( !\d_mem|LessThan2~2_combout  & ( !\d_mem|LessThan2~6_combout  & ( (!\d_mem|xfer_size_delay_2 [1] & \d_mem|write_en_delay_2~q ) ) ) )

	.dataa(!\d_mem|xfer_size_delay_2 [1]),
	.datab(!\d_mem|write_en_delay_2~q ),
	.datac(!\d_mem|always2~0_combout ),
	.datad(!\d_mem|LessThan2~3_combout ),
	.datae(!\d_mem|LessThan2~2_combout ),
	.dataf(!\d_mem|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always2~2 .extended_lut = "off";
defparam \d_mem|always2~2 .lut_mask = 64'h2222222222222220;
defparam \d_mem|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N20
dffeas \d_mem|write_data_delay_1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|register_rtl_1|auto_generated|ram_block1a24 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_data_delay_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_data_delay_1[24] .is_wysiwyg = "true";
defparam \d_mem|write_data_delay_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N18
cyclonev_lcell_comb \d_mem|data_memory_bank_3~2 (
// Equation(s):
// \d_mem|data_memory_bank_3~2_combout  = ( \d_mem|write_data_delay_1 [0] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [24])))) # (\d_mem|always2~2_combout  & ((!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) # ((\d_mem|write_data_delay_1 
// [8])))) ) ) # ( !\d_mem|write_data_delay_1 [0] & ( (!\d_mem|always2~2_combout  & (((\d_mem|write_data_delay_1 [24])))) # (\d_mem|always2~2_combout  & (\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  & (\d_mem|write_data_delay_1 [8]))) ) )

	.dataa(!\d_mem|always2~2_combout ),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(!\d_mem|write_data_delay_1 [8]),
	.datad(!\d_mem|write_data_delay_1 [24]),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~2 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~2 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \d_mem|data_memory_bank_3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N56
dffeas \d_mem|address_delay[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[4] .is_wysiwyg = "true";
defparam \d_mem|address_delay[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\d_mem|data_memory_bank_0~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d_mem|write_data_delay_1 [4],\d_mem|write_data_delay_1 [3],\d_mem|write_data_delay_1 [2],\d_mem|write_data_delay_1 [1],\d_mem|write_data_delay_1 [0]}),
	.portaaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\my_alu|out [12],\my_alu|out [11],\my_alu|out [10],\my_alu|out [9],\my_alu|out [8],\my_alu|out [7],\my_alu|out [6],\my_alu|out [5],\my_alu|out [4],\my_alu|out [3],\my_alu|out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram0_data_memory_8ae84398.hdl.mif";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:d_mem|altsyncram:data_memory_bank_0_rtl_0|altsyncram_37s1:auto_generated|ALTSYNCRAM";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102F108422084210842108421084400C";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \reg_file|register~12 (
// Equation(s):
// \reg_file|register~12_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4  & ( (((!\d_mem|always4~6_combout ) # 
// (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 )) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q )) # (\reg_file|register~1_combout ) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( 
// \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4  & ( ((!\d_mem|always4~6_combout ) # ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 ))) # (\reg_file|register~1_combout ) ) ) ) # ( 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4  & ( (!\reg_file|register~1_combout  & (\d_mem|always4~6_combout  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 
// ) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q )))) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4  & ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4  & ( (!\reg_file|register~1_combout  & 
// (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|always4~6_combout  & \d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\reg_file|register~1_combout ),
	.datab(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datac(!\d_mem|always4~6_combout ),
	.datad(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~12 .extended_lut = "off";
defparam \reg_file|register~12 .lut_mask = 64'h0008020AF5FDF7FF;
defparam \reg_file|register~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \reg_file|register~13 (
// Equation(s):
// \reg_file|register~13_combout  = ( \reg_file|register~12_combout  & ( (!\reg_file|register~3_combout  & (\reg_file|register~4_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ))) # (\reg_file|register~3_combout  & 
// ((!\reg_file|register~4_combout ) # ((\d_mem|address_delay [4])))) ) ) # ( !\reg_file|register~12_combout  & ( (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 )) # 
// (\reg_file|register~3_combout  & ((\d_mem|address_delay [4]))))) ) )

	.dataa(!\reg_file|register~3_combout ),
	.datab(!\reg_file|register~4_combout ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\d_mem|address_delay [4]),
	.datae(gnd),
	.dataf(!\reg_file|register~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~13 .extended_lut = "off";
defparam \reg_file|register~13 .lut_mask = 64'h0213021346574657;
defparam \reg_file|register~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N39
cyclonev_lcell_comb \my_alu|Mux2~0 (
// Equation(s):
// \my_alu|Mux2~0_combout  = ( \reg_file|register_rtl_1|auto_generated|ram_block1a29  & ( (!\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q )) # (\my_alu|imm_delay[11]~DUPLICATE_q ))) # (\my_alu|imm_en_delay [1] & 
// (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [17])))) ) ) # ( !\reg_file|register_rtl_1|auto_generated|ram_block1a29  & ( (!\my_alu|imm_en_delay [1] & (\my_alu|imm_delay[11]~DUPLICATE_q  & (\my_alu|imm_en_delay[0]~DUPLICATE_q ))) # 
// (\my_alu|imm_en_delay [1] & (((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & \my_alu|imm_U_J_delay [17])))) ) )

	.dataa(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datab(!\my_alu|imm_en_delay [1]),
	.datac(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datad(!\my_alu|imm_U_J_delay [17]),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_1|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux2~0 .extended_lut = "off";
defparam \my_alu|Mux2~0 .lut_mask = 64'h04340434C4F4C4F4;
defparam \my_alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N51
cyclonev_lcell_comb \my_alu|LessThan1~16 (
// Equation(s):
// \my_alu|LessThan1~16_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( \my_alu|Mux0~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) # ((\my_alu|Mux2~0_combout  & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a29  & \my_alu|Mux1~0_combout ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( \my_alu|Mux0~0_combout  & ( ((!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) # 
// ((\my_alu|Mux2~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a29 ))) # (\my_alu|Mux1~0_combout ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( !\my_alu|Mux0~0_combout  & ( (\my_alu|Mux2~0_combout  & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a29  & (\my_alu|Mux1~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  & ( !\my_alu|Mux0~0_combout  & ( 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a31  & (((\my_alu|Mux2~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a29 )) # (\my_alu|Mux1~0_combout ))) ) ) )

	.dataa(!\my_alu|Mux2~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\my_alu|Mux1~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\my_alu|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~16 .extended_lut = "off";
defparam \my_alu|LessThan1~16 .lut_mask = 64'h4F000400FF4FFF04;
defparam \my_alu|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N15
cyclonev_lcell_comb \my_alu|Mux64~5 (
// Equation(s):
// \my_alu|Mux64~5_combout  = ( \my_alu|control_delay [1] & ( (\my_alu|control_delay [2] & (!\my_alu|control_delay [4] & \my_alu|control_delay [3])) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(!\my_alu|control_delay [4]),
	.datac(!\my_alu|control_delay [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|control_delay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~5 .extended_lut = "off";
defparam \my_alu|Mux64~5 .lut_mask = 64'h0000000004040404;
defparam \my_alu|Mux64~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N0
cyclonev_lcell_comb \my_alu|Mux32~1 (
// Equation(s):
// \my_alu|Mux32~1_combout  = ( \my_alu|Mux26~0_combout  & ( (!\my_alu|out~66_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a5  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a6  $ (\my_alu|Mux25~0_combout )))) ) ) # ( 
// !\my_alu|Mux26~0_combout  & ( (!\my_alu|out~66_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a5  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a6  $ (\my_alu|Mux25~0_combout )))) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\my_alu|Mux25~0_combout ),
	.datac(!\my_alu|out~66_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\my_alu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~1 .extended_lut = "off";
defparam \my_alu|Mux32~1 .lut_mask = 64'h9000900000900090;
defparam \my_alu|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \my_alu|LessThan1~3 (
// Equation(s):
// \my_alu|LessThan1~3_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux26~0_combout  & ( (!\my_alu|Mux24~0_combout  & (\my_alu|Mux25~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a7  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a5 ))) # (\my_alu|Mux24~0_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) # ((\my_alu|Mux25~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( \my_alu|Mux26~0_combout  & ( (!\my_alu|Mux24~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a7  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ) # 
// (\my_alu|Mux25~0_combout )))) # (\my_alu|Mux24~0_combout  & (((!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a5 )) # (\my_alu|Mux25~0_combout ))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( !\my_alu|Mux26~0_combout  & ( (\my_alu|Mux24~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  & ( 
// !\my_alu|Mux26~0_combout  & ( (!\my_alu|Mux24~0_combout  & (\my_alu|Mux25~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a7 )) # (\my_alu|Mux24~0_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ) # 
// (\my_alu|Mux25~0_combout ))) ) ) )

	.dataa(!\my_alu|Mux24~0_combout ),
	.datab(!\my_alu|Mux25~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\my_alu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~3 .extended_lut = "off";
defparam \my_alu|LessThan1~3 .lut_mask = 64'h71715050F5717150;
defparam \my_alu|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N9
cyclonev_lcell_comb \my_alu|LessThan1~1 (
// Equation(s):
// \my_alu|LessThan1~1_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\my_alu|Mux30~0_combout  & \my_alu|Mux31~0_combout )) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( ((!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & \my_alu|Mux31~0_combout )) # (\my_alu|Mux30~0_combout ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!\my_alu|Mux30~0_combout ),
	.datad(!\my_alu|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~1 .extended_lut = "off";
defparam \my_alu|LessThan1~1 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \my_alu|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N54
cyclonev_lcell_comb \my_alu|LessThan1~2 (
// Equation(s):
// \my_alu|LessThan1~2_combout  = ( \my_alu|LessThan1~1_combout  & ( \my_alu|Mux29~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ) # (\my_alu|Mux28~0_combout ) ) ) ) # ( !\my_alu|LessThan1~1_combout  & ( \my_alu|Mux29~0_combout  & ( 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # (\my_alu|Mux28~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & (\my_alu|Mux28~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( \my_alu|LessThan1~1_combout  & ( !\my_alu|Mux29~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) # 
// (\my_alu|Mux28~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & (\my_alu|Mux28~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\my_alu|LessThan1~1_combout  & ( !\my_alu|Mux29~0_combout  & ( 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a3  & \my_alu|Mux28~0_combout ) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(!\my_alu|LessThan1~1_combout ),
	.dataf(!\my_alu|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~2 .extended_lut = "off";
defparam \my_alu|LessThan1~2 .lut_mask = 64'h2222B2B2B2B2BBBB;
defparam \my_alu|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N18
cyclonev_lcell_comb \my_alu|LessThan1~4 (
// Equation(s):
// \my_alu|LessThan1~4_combout  = ( \my_alu|LessThan1~2_combout  & ( (!\my_alu|LessThan1~3_combout  & ((!\my_alu|Mux32~1_combout ) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a4  & !\my_alu|out[30]~1_combout )))) ) ) # ( 
// !\my_alu|LessThan1~2_combout  & ( (!\my_alu|LessThan1~3_combout  & ((!\my_alu|Mux32~1_combout ) # ((!\my_alu|out[30]~1_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a4 )))) ) )

	.dataa(!\my_alu|Mux32~1_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\my_alu|LessThan1~3_combout ),
	.datad(!\my_alu|out[30]~1_combout ),
	.datae(gnd),
	.dataf(!\my_alu|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~4 .extended_lut = "off";
defparam \my_alu|LessThan1~4 .lut_mask = 64'hF0B0F0B0B0A0B0A0;
defparam \my_alu|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \my_alu|LessThan1~6 (
// Equation(s):
// \my_alu|LessThan1~6_combout  = ( \my_alu|Mux19~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (((\my_alu|Mux18~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13 )) # (\my_alu|Mux17~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (\my_alu|Mux17~0_combout  & (\my_alu|Mux18~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13 ))) ) ) ) # ( !\my_alu|Mux19~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (((\my_alu|Mux18~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13 )) # (\my_alu|Mux17~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (\my_alu|Mux17~0_combout  & (\my_alu|Mux18~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13 ))) ) ) ) # ( \my_alu|Mux19~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a14  & 
// (((!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ) # (\my_alu|Mux18~0_combout )) # (\my_alu|Mux17~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (\my_alu|Mux17~0_combout  & 
// ((!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ) # (\my_alu|Mux18~0_combout )))) ) ) ) # ( !\my_alu|Mux19~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a12  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a14  & 
// (((\my_alu|Mux18~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a13 )) # (\my_alu|Mux17~0_combout ))) # (\reg_file|register_rtl_0|auto_generated|ram_block1a14  & (\my_alu|Mux17~0_combout  & (\my_alu|Mux18~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\my_alu|Mux17~0_combout ),
	.datac(!\my_alu|Mux18~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\my_alu|Mux19~0_combout ),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~6 .extended_lut = "off";
defparam \my_alu|LessThan1~6 .lut_mask = 64'h2B22BB2B2B222B22;
defparam \my_alu|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N0
cyclonev_lcell_comb \my_alu|LessThan1~0 (
// Equation(s):
// \my_alu|LessThan1~0_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( !\my_alu|out~17_combout  & ( (\my_alu|Mux18~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a12  $ (\my_alu|Mux19~0_combout ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a13  & ( !\my_alu|out~17_combout  & ( (!\my_alu|Mux18~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a12  $ (\my_alu|Mux19~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\my_alu|Mux19~0_combout ),
	.datad(!\my_alu|Mux18~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\my_alu|out~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~0 .extended_lut = "off";
defparam \my_alu|LessThan1~0 .lut_mask = 64'hC30000C300000000;
defparam \my_alu|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \my_alu|LessThan1~18 (
// Equation(s):
// \my_alu|LessThan1~18_combout  = ( \my_alu|Mux21~0_combout  & ( \my_alu|Mux20~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ) ) ) ) # ( !\my_alu|Mux21~0_combout  & ( 
// \my_alu|Mux20~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( \my_alu|Mux21~0_combout  & ( !\my_alu|Mux20~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a11  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a10 ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\my_alu|Mux21~0_combout ),
	.dataf(!\my_alu|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~18 .extended_lut = "off";
defparam \my_alu|LessThan1~18 .lut_mask = 64'h0000CC00CCCCFFCC;
defparam \my_alu|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \my_alu|LessThan1~17 (
// Equation(s):
// \my_alu|LessThan1~17_combout  = ( !\my_alu|out~33_combout  & ( !\my_alu|out~42_combout  & ( (!\my_alu|Mux22~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a8  & (\my_alu|Mux23~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a9 ))) # (\my_alu|Mux22~0_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a8  & \my_alu|Mux23~0_combout )))) ) ) )

	.dataa(!\my_alu|Mux22~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\my_alu|Mux23~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\my_alu|out~33_combout ),
	.dataf(!\my_alu|out~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~17 .extended_lut = "off";
defparam \my_alu|LessThan1~17 .lut_mask = 64'h5D04000000000000;
defparam \my_alu|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N24
cyclonev_lcell_comb \my_alu|LessThan1~7 (
// Equation(s):
// \my_alu|LessThan1~7_combout  = ( \my_alu|LessThan1~17_combout  & ( (!\my_alu|LessThan1~6_combout  & !\my_alu|LessThan1~0_combout ) ) ) # ( !\my_alu|LessThan1~17_combout  & ( (!\my_alu|LessThan1~6_combout  & ((!\my_alu|LessThan1~0_combout ) # 
// (!\my_alu|LessThan1~18_combout ))) ) )

	.dataa(!\my_alu|LessThan1~6_combout ),
	.datab(gnd),
	.datac(!\my_alu|LessThan1~0_combout ),
	.datad(!\my_alu|LessThan1~18_combout ),
	.datae(gnd),
	.dataf(!\my_alu|LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~7 .extended_lut = "off";
defparam \my_alu|LessThan1~7 .lut_mask = 64'hAAA0AAA0A0A0A0A0;
defparam \my_alu|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \my_alu|LessThan1~20 (
// Equation(s):
// \my_alu|LessThan1~20_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( (\my_alu|Mux14~0_combout  & (\my_alu|Mux13~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a17 )) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( ((\my_alu|Mux14~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a17 )) # (\my_alu|Mux13~0_combout ) ) )

	.dataa(!\my_alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\my_alu|Mux13~0_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~20 .extended_lut = "off";
defparam \my_alu|LessThan1~20 .lut_mask = 64'h5F0F5F0F05000500;
defparam \my_alu|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N3
cyclonev_lcell_comb \my_alu|LessThan1~5 (
// Equation(s):
// \my_alu|LessThan1~5_combout  = ( !\my_alu|out~126_combout  & ( (!\my_alu|out~119_combout  & !\my_alu|out~133_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|out~119_combout ),
	.datad(!\my_alu|out~133_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~5 .extended_lut = "off";
defparam \my_alu|LessThan1~5 .lut_mask = 64'hF000F00000000000;
defparam \my_alu|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N36
cyclonev_lcell_comb \my_alu|LessThan1~9 (
// Equation(s):
// \my_alu|LessThan1~9_combout  = ( \my_alu|Mux10~0_combout  & ( \my_alu|Mux11~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # ((\my_alu|Mux12~0_combout  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a19 ))) ) ) ) # ( !\my_alu|Mux10~0_combout  & ( \my_alu|Mux11~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a21  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) # 
// ((\my_alu|Mux12~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( \my_alu|Mux10~0_combout  & ( !\my_alu|Mux11~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) # ((\my_alu|Mux12~0_combout  & 
// (!\reg_file|register_rtl_0|auto_generated|ram_block1a19  & !\reg_file|register_rtl_0|auto_generated|ram_block1a20 ))) ) ) ) # ( !\my_alu|Mux10~0_combout  & ( !\my_alu|Mux11~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a21  & 
// (\my_alu|Mux12~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a19  & !\reg_file|register_rtl_0|auto_generated|ram_block1a20 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\my_alu|Mux12~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\my_alu|Mux10~0_combout ),
	.dataf(!\my_alu|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~9 .extended_lut = "off";
defparam \my_alu|LessThan1~9 .lut_mask = 64'h2000BAAAAA20FFBA;
defparam \my_alu|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N24
cyclonev_lcell_comb \my_alu|out~140 (
// Equation(s):
// \my_alu|out~140_combout  = ( \my_alu|imm_U_J_delay [6] & ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (!\reg_file|register_rtl_1|auto_generated|ram_block1a18  & (!\my_alu|imm_en_delay [1]))) # 
// (\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((!\my_alu|imm_delay[11]~DUPLICATE_q ) # (\my_alu|imm_en_delay [1])))) ) ) ) # ( !\my_alu|imm_U_J_delay [6] & ( \reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (!\reg_file|register_rtl_1|auto_generated|ram_block1a18 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((!\my_alu|imm_delay[11]~DUPLICATE_q )))) # (\my_alu|imm_en_delay [1]) ) ) ) # ( \my_alu|imm_U_J_delay [6] & ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( (!\my_alu|imm_en_delay[0]~DUPLICATE_q  & (((\my_alu|imm_en_delay [1])) # (\reg_file|register_rtl_1|auto_generated|ram_block1a18 ))) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (((!\my_alu|imm_en_delay [1] & \my_alu|imm_delay[11]~DUPLICATE_q )))) ) ) ) # ( !\my_alu|imm_U_J_delay [6] & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a18  & ( (!\my_alu|imm_en_delay [1] & ((!\my_alu|imm_en_delay[0]~DUPLICATE_q  & 
// (\reg_file|register_rtl_1|auto_generated|ram_block1a18 )) # (\my_alu|imm_en_delay[0]~DUPLICATE_q  & ((\my_alu|imm_delay[11]~DUPLICATE_q ))))) ) ) )

	.dataa(!\my_alu|imm_en_delay[0]~DUPLICATE_q ),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a18 ),
	.datac(!\my_alu|imm_en_delay [1]),
	.datad(!\my_alu|imm_delay[11]~DUPLICATE_q ),
	.datae(!\my_alu|imm_U_J_delay [6]),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~140 .extended_lut = "off";
defparam \my_alu|out~140 .lut_mask = 64'h20702A7ADF8FD585;
defparam \my_alu|out~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \my_alu|LessThan1~19 (
// Equation(s):
// \my_alu|LessThan1~19_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux15~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  & (!\my_alu|out~140_combout  & (\my_alu|Mux16~0_combout  & 
// !\my_alu|out~93_combout ))) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( \my_alu|Mux15~0_combout  & ( (!\my_alu|out~140_combout  & !\my_alu|out~93_combout ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a16  & ( 
// !\my_alu|Mux15~0_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  & (!\my_alu|out~140_combout  & (\my_alu|Mux16~0_combout  & !\my_alu|out~93_combout ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\my_alu|out~140_combout ),
	.datac(!\my_alu|Mux16~0_combout ),
	.datad(!\my_alu|out~93_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\my_alu|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~19 .extended_lut = "off";
defparam \my_alu|LessThan1~19 .lut_mask = 64'h08000000CC000800;
defparam \my_alu|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N30
cyclonev_lcell_comb \my_alu|LessThan1~10 (
// Equation(s):
// \my_alu|LessThan1~10_combout  = ( \my_alu|LessThan1~19_combout  & ( (!\my_alu|LessThan1~5_combout  & !\my_alu|LessThan1~9_combout ) ) ) # ( !\my_alu|LessThan1~19_combout  & ( (!\my_alu|LessThan1~9_combout  & ((!\my_alu|LessThan1~20_combout ) # 
// (!\my_alu|LessThan1~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\my_alu|LessThan1~20_combout ),
	.datac(!\my_alu|LessThan1~5_combout ),
	.datad(!\my_alu|LessThan1~9_combout ),
	.datae(gnd),
	.dataf(!\my_alu|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~10 .extended_lut = "off";
defparam \my_alu|LessThan1~10 .lut_mask = 64'hFC00FC00F000F000;
defparam \my_alu|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N36
cyclonev_lcell_comb \my_alu|Mux32~0 (
// Equation(s):
// \my_alu|Mux32~0_combout  = ( !\my_alu|out~51_combout  & ( !\my_alu|out~42_combout  & ( (\my_alu|LessThan1~0_combout  & (!\my_alu|out~33_combout  & (!\my_alu|Mux23~0_combout  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a8 )))) ) ) )

	.dataa(!\my_alu|LessThan1~0_combout ),
	.datab(!\my_alu|Mux23~0_combout ),
	.datac(!\my_alu|out~33_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\my_alu|out~51_combout ),
	.dataf(!\my_alu|out~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~0 .extended_lut = "off";
defparam \my_alu|Mux32~0 .lut_mask = 64'h4010000000000000;
defparam \my_alu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N42
cyclonev_lcell_comb \my_alu|Mux32~2 (
// Equation(s):
// \my_alu|Mux32~2_combout  = ( \my_alu|LessThan1~5_combout  & ( !\my_alu|out~2_combout  & ( (!\my_alu|out~93_combout  & (!\my_alu|out~140_combout  & (!\my_alu|Mux16~0_combout  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a15 )))) ) ) )

	.dataa(!\my_alu|Mux16~0_combout ),
	.datab(!\my_alu|out~93_combout ),
	.datac(!\my_alu|out~140_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\my_alu|LessThan1~5_combout ),
	.dataf(!\my_alu|out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~2 .extended_lut = "off";
defparam \my_alu|Mux32~2 .lut_mask = 64'h0000804000000000;
defparam \my_alu|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N0
cyclonev_lcell_comb \my_alu|LessThan1~11 (
// Equation(s):
// \my_alu|LessThan1~11_combout  = ( \my_alu|Mux32~0_combout  & ( \my_alu|Mux32~2_combout  & ( (\my_alu|Mux32~4_combout  & ((!\my_alu|LessThan1~4_combout ) # ((!\my_alu|LessThan1~7_combout ) # (!\my_alu|LessThan1~10_combout )))) ) ) ) # ( 
// !\my_alu|Mux32~0_combout  & ( \my_alu|Mux32~2_combout  & ( (\my_alu|Mux32~4_combout  & ((!\my_alu|LessThan1~7_combout ) # (!\my_alu|LessThan1~10_combout ))) ) ) ) # ( \my_alu|Mux32~0_combout  & ( !\my_alu|Mux32~2_combout  & ( (\my_alu|Mux32~4_combout  & 
// !\my_alu|LessThan1~10_combout ) ) ) ) # ( !\my_alu|Mux32~0_combout  & ( !\my_alu|Mux32~2_combout  & ( (\my_alu|Mux32~4_combout  & !\my_alu|LessThan1~10_combout ) ) ) )

	.dataa(!\my_alu|LessThan1~4_combout ),
	.datab(!\my_alu|LessThan1~7_combout ),
	.datac(!\my_alu|Mux32~4_combout ),
	.datad(!\my_alu|LessThan1~10_combout ),
	.datae(!\my_alu|Mux32~0_combout ),
	.dataf(!\my_alu|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~11 .extended_lut = "off";
defparam \my_alu|LessThan1~11 .lut_mask = 64'h0F000F000F0C0F0E;
defparam \my_alu|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N48
cyclonev_lcell_comb \my_alu|LessThan1~12 (
// Equation(s):
// \my_alu|LessThan1~12_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux4~0_combout  & ( (!\my_alu|Mux3~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a28  & 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a27 )) # (\my_alu|Mux3~0_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( \my_alu|Mux4~0_combout  & ( (!\my_alu|Mux3~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a28  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ) # 
// (\my_alu|Mux5~0_combout )))) # (\my_alu|Mux3~0_combout  & ((!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ) # (\my_alu|Mux5~0_combout )))) ) ) ) # ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( !\my_alu|Mux4~0_combout  & ( (\my_alu|Mux3~0_combout  & !\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  & ( 
// !\my_alu|Mux4~0_combout  & ( (!\my_alu|Mux3~0_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a28  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a27  & \my_alu|Mux5~0_combout ))) # (\my_alu|Mux3~0_combout  & 
// ((!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) # ((!\reg_file|register_rtl_0|auto_generated|ram_block1a27  & \my_alu|Mux5~0_combout )))) ) ) )

	.dataa(!\my_alu|Mux3~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\my_alu|Mux5~0_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\my_alu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~12 .extended_lut = "off";
defparam \my_alu|LessThan1~12 .lut_mask = 64'h44D44444D4DDD4D4;
defparam \my_alu|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N0
cyclonev_lcell_comb \my_alu|LessThan1~8 (
// Equation(s):
// \my_alu|LessThan1~8_combout  = ( !\my_alu|out~161_combout  & ( (!\my_alu|out~168_combout  & (!\my_alu|out~104_combout  & !\my_alu|out~175_combout )) ) )

	.dataa(gnd),
	.datab(!\my_alu|out~168_combout ),
	.datac(!\my_alu|out~104_combout ),
	.datad(!\my_alu|out~175_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~8 .extended_lut = "off";
defparam \my_alu|LessThan1~8 .lut_mask = 64'hC000C00000000000;
defparam \my_alu|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N3
cyclonev_lcell_comb \my_alu|LessThan1~13 (
// Equation(s):
// \my_alu|LessThan1~13_combout  = ( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  & ( (!\my_alu|out~104_combout  & (!\my_alu|out~168_combout  & (\my_alu|Mux6~0_combout  & !\my_alu|out~175_combout ))) ) )

	.dataa(!\my_alu|out~104_combout ),
	.datab(!\my_alu|out~168_combout ),
	.datac(!\my_alu|Mux6~0_combout ),
	.datad(!\my_alu|out~175_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~13 .extended_lut = "off";
defparam \my_alu|LessThan1~13 .lut_mask = 64'h0800080000000000;
defparam \my_alu|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N6
cyclonev_lcell_comb \my_alu|LessThan1~14 (
// Equation(s):
// \my_alu|LessThan1~14_combout  = ( \my_alu|LessThan1~8_combout  & ( !\my_alu|LessThan1~13_combout  & ( (!\my_alu|LessThan1~12_combout  & ((!\my_alu|Mux7~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a24 ))) ) ) ) # ( 
// !\my_alu|LessThan1~8_combout  & ( !\my_alu|LessThan1~13_combout  & ( !\my_alu|LessThan1~12_combout  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\my_alu|Mux7~0_combout ),
	.datac(!\my_alu|LessThan1~12_combout ),
	.datad(gnd),
	.datae(!\my_alu|LessThan1~8_combout ),
	.dataf(!\my_alu|LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~14 .extended_lut = "off";
defparam \my_alu|LessThan1~14 .lut_mask = 64'hF0F0D0D000000000;
defparam \my_alu|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N30
cyclonev_lcell_comb \my_alu|Mux32~3 (
// Equation(s):
// \my_alu|Mux32~3_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a24  & ( !\my_alu|out~104_combout  & ( (\my_alu|Mux7~0_combout  & (!\my_alu|out~168_combout  & (!\my_alu|out~175_combout  & !\my_alu|out~161_combout ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a24  & ( !\my_alu|out~104_combout  & ( (!\my_alu|Mux7~0_combout  & (!\my_alu|out~168_combout  & (!\my_alu|out~175_combout  & !\my_alu|out~161_combout ))) ) ) )

	.dataa(!\my_alu|Mux7~0_combout ),
	.datab(!\my_alu|out~168_combout ),
	.datac(!\my_alu|out~175_combout ),
	.datad(!\my_alu|out~161_combout ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\my_alu|out~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~3 .extended_lut = "off";
defparam \my_alu|Mux32~3 .lut_mask = 64'h8000400000000000;
defparam \my_alu|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N6
cyclonev_lcell_comb \my_alu|LessThan1~15 (
// Equation(s):
// \my_alu|LessThan1~15_combout  = ( \my_alu|LessThan1~14_combout  & ( \my_alu|Mux32~3_combout  & ( (!\my_alu|Mux8~0_combout  & (((!\my_alu|Mux9~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a23 )) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a22 ))) # (\my_alu|Mux8~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a23  & ((!\my_alu|Mux9~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( 
// \my_alu|LessThan1~14_combout  & ( !\my_alu|Mux32~3_combout  ) )

	.dataa(!\my_alu|Mux8~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\my_alu|Mux9~0_combout ),
	.datae(!\my_alu|LessThan1~14_combout ),
	.dataf(!\my_alu|Mux32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|LessThan1~15 .extended_lut = "off";
defparam \my_alu|LessThan1~15 .lut_mask = 64'h0000FFFF0000AF2B;
defparam \my_alu|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N36
cyclonev_lcell_comb \my_alu|Mux64~8 (
// Equation(s):
// \my_alu|Mux64~8_combout  = ( \my_alu|LessThan1~15_combout  & ( (\my_alu|Mux64~5_combout  & (((!\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|LessThan1~11_combout )) # (\my_alu|LessThan1~16_combout ))) ) ) # ( !\my_alu|LessThan1~15_combout  & ( 
// \my_alu|Mux64~5_combout  ) )

	.dataa(!\my_alu|LessThan1~16_combout ),
	.datab(!\my_alu|Mux64~5_combout ),
	.datac(!\my_alu|LessThan1~11_combout ),
	.datad(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_alu|LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~8 .extended_lut = "off";
defparam \my_alu|Mux64~8 .lut_mask = 64'h3333333333133313;
defparam \my_alu|Mux64~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \my_alu|Mux32~5 (
// Equation(s):
// \my_alu|Mux32~5_combout  = ( !\my_alu|out~182_combout  & ( !\my_alu|out~190_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a31  $ (\my_alu|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\my_alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|out~182_combout ),
	.dataf(!\my_alu|out~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~5 .extended_lut = "off";
defparam \my_alu|Mux32~5 .lut_mask = 64'hC3C3000000000000;
defparam \my_alu|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N33
cyclonev_lcell_comb \my_alu|Mux64~4 (
// Equation(s):
// \my_alu|Mux64~4_combout  = ( \my_alu|Mux31~0_combout  & ( \my_alu|Add4~121_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|control_delay [1]) # (\pc_top|p_mux|address_from_branch_temp_1 [0]))) # (\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( \my_alu|Add4~121_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|control_delay [1]) # (\pc_top|p_mux|address_from_branch_temp_1 [0]))) ) ) ) # ( 
// \my_alu|Mux31~0_combout  & ( !\my_alu|Add4~121_sumout  & ( (!\my_alu|control_delay [1] & ((\pc_top|p_mux|address_from_branch_temp_1 [0]) # (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|Mux31~0_combout  & ( !\my_alu|Add4~121_sumout  & ( 
// (!\my_alu|control_delay[0]~DUPLICATE_q  & (\pc_top|p_mux|address_from_branch_temp_1 [0] & !\my_alu|control_delay [1])) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_branch_temp_1 [0]),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(!\my_alu|Mux31~0_combout ),
	.dataf(!\my_alu|Add4~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~4 .extended_lut = "off";
defparam \my_alu|Mux64~4 .lut_mask = 64'h202070702A2A7A7A;
defparam \my_alu|Mux64~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N54
cyclonev_lcell_comb \my_alu|ShiftRight0~37 (
// Equation(s):
// \my_alu|ShiftRight0~37_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( \my_alu|Mux31~0_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a1 ) # (\my_alu|Mux30~0_combout ) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( \my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( 
// !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|Mux30~0_combout  & ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a3  & ( !\my_alu|Mux31~0_combout  & ( (!\my_alu|Mux30~0_combout  & (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\my_alu|Mux30~0_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~37 .extended_lut = "off";
defparam \my_alu|ShiftRight0~37 .lut_mask = 64'h447744770C0C3F3F;
defparam \my_alu|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N51
cyclonev_lcell_comb \my_alu|ShiftRight0~38 (
// Equation(s):
// \my_alu|ShiftRight0~38_combout  = ( \my_alu|ShiftRight0~23_combout  & ( \my_alu|Mux28~0_combout  & ( (!\my_alu|Mux29~0_combout ) # (\my_alu|ShiftRight0~19_combout ) ) ) ) # ( !\my_alu|ShiftRight0~23_combout  & ( \my_alu|Mux28~0_combout  & ( 
// (\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~19_combout ) ) ) ) # ( \my_alu|ShiftRight0~23_combout  & ( !\my_alu|Mux28~0_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~37_combout ))) # (\my_alu|Mux29~0_combout  & 
// (\my_alu|ShiftRight0~29_combout )) ) ) ) # ( !\my_alu|ShiftRight0~23_combout  & ( !\my_alu|Mux28~0_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~37_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~29_combout )) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\my_alu|ShiftRight0~29_combout ),
	.datac(!\my_alu|ShiftRight0~37_combout ),
	.datad(!\my_alu|ShiftRight0~19_combout ),
	.datae(!\my_alu|ShiftRight0~23_combout ),
	.dataf(!\my_alu|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight0~38 .extended_lut = "off";
defparam \my_alu|ShiftRight0~38 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \my_alu|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N18
cyclonev_lcell_comb \my_alu|ShiftRight1~18 (
// Equation(s):
// \my_alu|ShiftRight1~18_combout  = ( \my_alu|ShiftRight0~4_combout  & ( \my_alu|ShiftRight0~38_combout  ) ) # ( !\my_alu|ShiftRight0~4_combout  & ( \my_alu|ShiftRight0~38_combout  & ( !\my_alu|out[30]~1_combout  ) ) ) # ( \my_alu|ShiftRight0~4_combout  & ( 
// !\my_alu|ShiftRight0~38_combout  & ( \my_alu|out[30]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|out[30]~1_combout ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~4_combout ),
	.dataf(!\my_alu|ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|ShiftRight1~18 .extended_lut = "off";
defparam \my_alu|ShiftRight1~18 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \my_alu|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N45
cyclonev_lcell_comb \my_alu|Mux64~1 (
// Equation(s):
// \my_alu|Mux64~1_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \my_alu|Mux31~0_combout  ) ) # ( !\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \my_alu|Mux31~0_combout  & ( 
// \my_alu|control_delay[0]~DUPLICATE_q  ) ) ) # ( \reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\my_alu|Mux31~0_combout  & ( \my_alu|control_delay[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~1 .extended_lut = "off";
defparam \my_alu|Mux64~1 .lut_mask = 64'h00000F0F0F0FFFFF;
defparam \my_alu|Mux64~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N0
cyclonev_lcell_comb \my_alu|Mux64~2 (
// Equation(s):
// \my_alu|Mux64~2_combout  = ( \my_alu|ShiftRight1~1_combout  & ( \my_alu|Add1~121_sumout  & ( !\my_alu|control_delay[0]~DUPLICATE_q  ) ) ) # ( !\my_alu|ShiftRight1~1_combout  & ( \my_alu|Add1~121_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// ((!\my_alu|out[30]~1_combout  & \my_alu|ShiftLeft0~0_combout )) ) ) ) # ( !\my_alu|ShiftRight1~1_combout  & ( !\my_alu|Add1~121_sumout  & ( (!\my_alu|out[30]~1_combout  & (\my_alu|ShiftLeft0~0_combout  & \my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\my_alu|out[30]~1_combout ),
	.datab(!\my_alu|ShiftLeft0~0_combout ),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight1~1_combout ),
	.dataf(!\my_alu|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~2 .extended_lut = "off";
defparam \my_alu|Mux64~2 .lut_mask = 64'h02020000F2F2F0F0;
defparam \my_alu|Mux64~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \my_alu|Mux64~0 (
// Equation(s):
// \my_alu|Mux64~0_combout  = ( \my_alu|control_delay[0]~DUPLICATE_q  & ( \my_alu|Add2~121_sumout  ) ) # ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( \my_alu|Add2~121_sumout  & ( \my_alu|Add1~121_sumout  ) ) ) # ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( 
// !\my_alu|Add2~121_sumout  & ( \my_alu|Add1~121_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_alu|Add1~121_sumout ),
	.datae(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.dataf(!\my_alu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~0 .extended_lut = "off";
defparam \my_alu|Mux64~0 .lut_mask = 64'h00FF000000FFFFFF;
defparam \my_alu|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N48
cyclonev_lcell_comb \my_alu|Mux64~3 (
// Equation(s):
// \my_alu|Mux64~3_combout  = ( \my_alu|Mux64~2_combout  & ( \my_alu|Mux64~0_combout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay [2] & ((\my_alu|Mux64~1_combout ))) # (\my_alu|control_delay [2] & (\my_alu|ShiftRight1~18_combout ))) ) ) ) # ( 
// !\my_alu|Mux64~2_combout  & ( \my_alu|Mux64~0_combout  & ( (!\my_alu|control_delay [2] & ((!\my_alu|control_delay [1]) # ((\my_alu|Mux64~1_combout )))) # (\my_alu|control_delay [2] & (\my_alu|control_delay [1] & (\my_alu|ShiftRight1~18_combout ))) ) ) ) # 
// ( \my_alu|Mux64~2_combout  & ( !\my_alu|Mux64~0_combout  & ( (!\my_alu|control_delay [2] & (\my_alu|control_delay [1] & ((\my_alu|Mux64~1_combout )))) # (\my_alu|control_delay [2] & ((!\my_alu|control_delay [1]) # ((\my_alu|ShiftRight1~18_combout )))) ) ) 
// ) # ( !\my_alu|Mux64~2_combout  & ( !\my_alu|Mux64~0_combout  & ( (\my_alu|control_delay [1] & ((!\my_alu|control_delay [2] & ((\my_alu|Mux64~1_combout ))) # (\my_alu|control_delay [2] & (\my_alu|ShiftRight1~18_combout )))) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|ShiftRight1~18_combout ),
	.datad(!\my_alu|Mux64~1_combout ),
	.datae(!\my_alu|Mux64~2_combout ),
	.dataf(!\my_alu|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~3 .extended_lut = "off";
defparam \my_alu|Mux64~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \my_alu|Mux64~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N9
cyclonev_lcell_comb \my_alu|Mux64~7 (
// Equation(s):
// \my_alu|Mux64~7_combout  = ( \my_alu|Mux64~4_combout  & ( \my_alu|Mux64~3_combout  & ( (!\my_alu|control_delay [3] & ((!\my_alu|control_delay [4]) # (!\my_alu|control_delay [2]))) ) ) ) # ( !\my_alu|Mux64~4_combout  & ( \my_alu|Mux64~3_combout  & ( 
// (!\my_alu|control_delay [4] & !\my_alu|control_delay [3]) ) ) ) # ( \my_alu|Mux64~4_combout  & ( !\my_alu|Mux64~3_combout  & ( (\my_alu|control_delay [4] & (!\my_alu|control_delay [3] & !\my_alu|control_delay [2])) ) ) )

	.dataa(!\my_alu|control_delay [4]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [3]),
	.datad(!\my_alu|control_delay [2]),
	.datae(!\my_alu|Mux64~4_combout ),
	.dataf(!\my_alu|Mux64~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~7 .extended_lut = "off";
defparam \my_alu|Mux64~7 .lut_mask = 64'h00005000A0A0F0A0;
defparam \my_alu|Mux64~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \my_alu|Add0~122 (
// Equation(s):
// \my_alu|Add0~122_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ) ) + ( !VCC ) + ( !VCC ))
// \my_alu|Add0~123  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~122_cout ),
	.shareout(\my_alu|Add0~123 ));
// synopsys translate_off
defparam \my_alu|Add0~122 .extended_lut = "off";
defparam \my_alu|Add0~122 .lut_mask = 64'h0000FF0F00000FF0;
defparam \my_alu|Add0~122 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N3
cyclonev_lcell_comb \my_alu|Add0~118 (
// Equation(s):
// \my_alu|Add0~118_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a1  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a1 ) ) + ( \my_alu|Add0~123  ) + ( \my_alu|Add0~122_cout  ))
// \my_alu|Add0~119  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a1  & \reg_file|register_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~122_cout ),
	.sharein(\my_alu|Add0~123 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~118_cout ),
	.shareout(\my_alu|Add0~119 ));
// synopsys translate_off
defparam \my_alu|Add0~118 .extended_lut = "off";
defparam \my_alu|Add0~118 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~118 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \my_alu|Add0~114 (
// Equation(s):
// \my_alu|Add0~114_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a2  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a2 ) ) + ( \my_alu|Add0~119  ) + ( \my_alu|Add0~118_cout  ))
// \my_alu|Add0~115  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a2  & \reg_file|register_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~118_cout ),
	.sharein(\my_alu|Add0~119 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~114_cout ),
	.shareout(\my_alu|Add0~115 ));
// synopsys translate_off
defparam \my_alu|Add0~114 .extended_lut = "off";
defparam \my_alu|Add0~114 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~114 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \my_alu|Add0~110 (
// Equation(s):
// \my_alu|Add0~110_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a3  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a3 ) ) + ( \my_alu|Add0~115  ) + ( \my_alu|Add0~114_cout  ))
// \my_alu|Add0~111  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a3  & !\reg_file|register_rtl_1|auto_generated|ram_block1a3 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~114_cout ),
	.sharein(\my_alu|Add0~115 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~110_cout ),
	.shareout(\my_alu|Add0~111 ));
// synopsys translate_off
defparam \my_alu|Add0~110 .extended_lut = "off";
defparam \my_alu|Add0~110 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~110 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \my_alu|Add0~106 (
// Equation(s):
// \my_alu|Add0~106_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a4  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a4 ) ) + ( \my_alu|Add0~111  ) + ( \my_alu|Add0~110_cout  ))
// \my_alu|Add0~107  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a4  & \reg_file|register_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~110_cout ),
	.sharein(\my_alu|Add0~111 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~106_cout ),
	.shareout(\my_alu|Add0~107 ));
// synopsys translate_off
defparam \my_alu|Add0~106 .extended_lut = "off";
defparam \my_alu|Add0~106 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~106 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \my_alu|Add0~102 (
// Equation(s):
// \my_alu|Add0~102_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a5  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a5 ) ) + ( \my_alu|Add0~107  ) + ( \my_alu|Add0~106_cout  ))
// \my_alu|Add0~103  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a5  & \reg_file|register_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~106_cout ),
	.sharein(\my_alu|Add0~107 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~102_cout ),
	.shareout(\my_alu|Add0~103 ));
// synopsys translate_off
defparam \my_alu|Add0~102 .extended_lut = "off";
defparam \my_alu|Add0~102 .lut_mask = 64'h000000AA0000AA55;
defparam \my_alu|Add0~102 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \my_alu|Add0~98 (
// Equation(s):
// \my_alu|Add0~98_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a6  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a6 ) ) + ( \my_alu|Add0~103  ) + ( \my_alu|Add0~102_cout  ))
// \my_alu|Add0~99  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a6  & !\reg_file|register_rtl_1|auto_generated|ram_block1a6 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~102_cout ),
	.sharein(\my_alu|Add0~103 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~98_cout ),
	.shareout(\my_alu|Add0~99 ));
// synopsys translate_off
defparam \my_alu|Add0~98 .extended_lut = "off";
defparam \my_alu|Add0~98 .lut_mask = 64'h000033000000CC33;
defparam \my_alu|Add0~98 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N21
cyclonev_lcell_comb \my_alu|Add0~94 (
// Equation(s):
// \my_alu|Add0~94_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a7  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a7 ) ) + ( \my_alu|Add0~99  ) + ( \my_alu|Add0~98_cout  ))
// \my_alu|Add0~95  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a7  & !\reg_file|register_rtl_1|auto_generated|ram_block1a7 ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~98_cout ),
	.sharein(\my_alu|Add0~99 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~94_cout ),
	.shareout(\my_alu|Add0~95 ));
// synopsys translate_off
defparam \my_alu|Add0~94 .extended_lut = "off";
defparam \my_alu|Add0~94 .lut_mask = 64'h000050500000A5A5;
defparam \my_alu|Add0~94 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \my_alu|Add0~90 (
// Equation(s):
// \my_alu|Add0~90_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a8  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a8 ) ) + ( \my_alu|Add0~95  ) + ( \my_alu|Add0~94_cout  ))
// \my_alu|Add0~91  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a8  & \reg_file|register_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~94_cout ),
	.sharein(\my_alu|Add0~95 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~90_cout ),
	.shareout(\my_alu|Add0~91 ));
// synopsys translate_off
defparam \my_alu|Add0~90 .extended_lut = "off";
defparam \my_alu|Add0~90 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~90 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \my_alu|Add0~86 (
// Equation(s):
// \my_alu|Add0~86_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a9  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a9 ) ) + ( \my_alu|Add0~91  ) + ( \my_alu|Add0~90_cout  ))
// \my_alu|Add0~87  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a9  & !\reg_file|register_rtl_1|auto_generated|ram_block1a9 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~90_cout ),
	.sharein(\my_alu|Add0~91 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~86_cout ),
	.shareout(\my_alu|Add0~87 ));
// synopsys translate_off
defparam \my_alu|Add0~86 .extended_lut = "off";
defparam \my_alu|Add0~86 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~86 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \my_alu|Add0~82 (
// Equation(s):
// \my_alu|Add0~82_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a10  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a10 ) ) + ( \my_alu|Add0~87  ) + ( \my_alu|Add0~86_cout  ))
// \my_alu|Add0~83  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a10  & \reg_file|register_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a10 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~86_cout ),
	.sharein(\my_alu|Add0~87 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~82_cout ),
	.shareout(\my_alu|Add0~83 ));
// synopsys translate_off
defparam \my_alu|Add0~82 .extended_lut = "off";
defparam \my_alu|Add0~82 .lut_mask = 64'h00000C0C0000C3C3;
defparam \my_alu|Add0~82 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \my_alu|Add0~78 (
// Equation(s):
// \my_alu|Add0~78_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a11  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a11 ) ) + ( \my_alu|Add0~83  ) + ( \my_alu|Add0~82_cout  ))
// \my_alu|Add0~79  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a11  & !\reg_file|register_rtl_1|auto_generated|ram_block1a11 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~82_cout ),
	.sharein(\my_alu|Add0~83 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~78_cout ),
	.shareout(\my_alu|Add0~79 ));
// synopsys translate_off
defparam \my_alu|Add0~78 .extended_lut = "off";
defparam \my_alu|Add0~78 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~78 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \my_alu|Add0~74 (
// Equation(s):
// \my_alu|Add0~74_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a12  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a12 ) ) + ( \my_alu|Add0~79  ) + ( \my_alu|Add0~78_cout  ))
// \my_alu|Add0~75  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a12  & !\reg_file|register_rtl_1|auto_generated|ram_block1a12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~78_cout ),
	.sharein(\my_alu|Add0~79 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~74_cout ),
	.shareout(\my_alu|Add0~75 ));
// synopsys translate_off
defparam \my_alu|Add0~74 .extended_lut = "off";
defparam \my_alu|Add0~74 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~74 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N39
cyclonev_lcell_comb \my_alu|Add0~70 (
// Equation(s):
// \my_alu|Add0~70_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a13  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a13 ) ) + ( \my_alu|Add0~75  ) + ( \my_alu|Add0~74_cout  ))
// \my_alu|Add0~71  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a13  & !\reg_file|register_rtl_1|auto_generated|ram_block1a13 ))

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~74_cout ),
	.sharein(\my_alu|Add0~75 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~70_cout ),
	.shareout(\my_alu|Add0~71 ));
// synopsys translate_off
defparam \my_alu|Add0~70 .extended_lut = "off";
defparam \my_alu|Add0~70 .lut_mask = 64'h000055000000AA55;
defparam \my_alu|Add0~70 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \my_alu|Add0~66 (
// Equation(s):
// \my_alu|Add0~66_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a14  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a14 ) ) + ( \my_alu|Add0~71  ) + ( \my_alu|Add0~70_cout  ))
// \my_alu|Add0~67  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a14  & \reg_file|register_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a14 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~70_cout ),
	.sharein(\my_alu|Add0~71 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~66_cout ),
	.shareout(\my_alu|Add0~67 ));
// synopsys translate_off
defparam \my_alu|Add0~66 .extended_lut = "off";
defparam \my_alu|Add0~66 .lut_mask = 64'h00000C0C0000C3C3;
defparam \my_alu|Add0~66 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \my_alu|Add0~62 (
// Equation(s):
// \my_alu|Add0~62_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a15  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a15 ) ) + ( \my_alu|Add0~67  ) + ( \my_alu|Add0~66_cout  ))
// \my_alu|Add0~63  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a15  & \reg_file|register_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~66_cout ),
	.sharein(\my_alu|Add0~67 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~62_cout ),
	.shareout(\my_alu|Add0~63 ));
// synopsys translate_off
defparam \my_alu|Add0~62 .extended_lut = "off";
defparam \my_alu|Add0~62 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~62 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \my_alu|Add0~58 (
// Equation(s):
// \my_alu|Add0~58_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a16  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a16 ) ) + ( \my_alu|Add0~63  ) + ( \my_alu|Add0~62_cout  ))
// \my_alu|Add0~59  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a16  & \reg_file|register_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~62_cout ),
	.sharein(\my_alu|Add0~63 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~58_cout ),
	.shareout(\my_alu|Add0~59 ));
// synopsys translate_off
defparam \my_alu|Add0~58 .extended_lut = "off";
defparam \my_alu|Add0~58 .lut_mask = 64'h00000A0A0000A5A5;
defparam \my_alu|Add0~58 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \my_alu|Add0~54 (
// Equation(s):
// \my_alu|Add0~54_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a17  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a17 ) ) + ( \my_alu|Add0~59  ) + ( \my_alu|Add0~58_cout  ))
// \my_alu|Add0~55  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a17  & !\reg_file|register_rtl_1|auto_generated|ram_block1a17 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~58_cout ),
	.sharein(\my_alu|Add0~59 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~54_cout ),
	.shareout(\my_alu|Add0~55 ));
// synopsys translate_off
defparam \my_alu|Add0~54 .extended_lut = "off";
defparam \my_alu|Add0~54 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~54 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \my_alu|Add0~50 (
// Equation(s):
// \my_alu|Add0~50_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a18  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a18 ) ) + ( \my_alu|Add0~55  ) + ( \my_alu|Add0~54_cout  ))
// \my_alu|Add0~51  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a18  & !\reg_file|register_rtl_1|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~54_cout ),
	.sharein(\my_alu|Add0~55 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~50_cout ),
	.shareout(\my_alu|Add0~51 ));
// synopsys translate_off
defparam \my_alu|Add0~50 .extended_lut = "off";
defparam \my_alu|Add0~50 .lut_mask = 64'h000030300000C3C3;
defparam \my_alu|Add0~50 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N57
cyclonev_lcell_comb \my_alu|Add0~46 (
// Equation(s):
// \my_alu|Add0~46_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a19  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a19 ) ) + ( \my_alu|Add0~51  ) + ( \my_alu|Add0~50_cout  ))
// \my_alu|Add0~47  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a19  & \reg_file|register_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a19 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~50_cout ),
	.sharein(\my_alu|Add0~51 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~46_cout ),
	.shareout(\my_alu|Add0~47 ));
// synopsys translate_off
defparam \my_alu|Add0~46 .extended_lut = "off";
defparam \my_alu|Add0~46 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~46 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \my_alu|Add0~42 (
// Equation(s):
// \my_alu|Add0~42_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a20  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a20 ) ) + ( \my_alu|Add0~47  ) + ( \my_alu|Add0~46_cout  ))
// \my_alu|Add0~43  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a20  & \reg_file|register_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a20 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~46_cout ),
	.sharein(\my_alu|Add0~47 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~42_cout ),
	.shareout(\my_alu|Add0~43 ));
// synopsys translate_off
defparam \my_alu|Add0~42 .extended_lut = "off";
defparam \my_alu|Add0~42 .lut_mask = 64'h00000C0C0000C3C3;
defparam \my_alu|Add0~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \my_alu|Add0~38 (
// Equation(s):
// \my_alu|Add0~38_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a21  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a21 ) ) + ( \my_alu|Add0~43  ) + ( \my_alu|Add0~42_cout  ))
// \my_alu|Add0~39  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a21  & \reg_file|register_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~42_cout ),
	.sharein(\my_alu|Add0~43 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~38_cout ),
	.shareout(\my_alu|Add0~39 ));
// synopsys translate_off
defparam \my_alu|Add0~38 .extended_lut = "off";
defparam \my_alu|Add0~38 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \my_alu|Add0~34 (
// Equation(s):
// \my_alu|Add0~34_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a22  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a22 ) ) + ( \my_alu|Add0~39  ) + ( \my_alu|Add0~38_cout  ))
// \my_alu|Add0~35  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a22  & \reg_file|register_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a22 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~38_cout ),
	.sharein(\my_alu|Add0~39 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~34_cout ),
	.shareout(\my_alu|Add0~35 ));
// synopsys translate_off
defparam \my_alu|Add0~34 .extended_lut = "off";
defparam \my_alu|Add0~34 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \my_alu|Add0~30 (
// Equation(s):
// \my_alu|Add0~30_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a23  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a23 ) ) + ( \my_alu|Add0~35  ) + ( \my_alu|Add0~34_cout  ))
// \my_alu|Add0~31  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a23  & \reg_file|register_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a23 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~34_cout ),
	.sharein(\my_alu|Add0~35 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~30_cout ),
	.shareout(\my_alu|Add0~31 ));
// synopsys translate_off
defparam \my_alu|Add0~30 .extended_lut = "off";
defparam \my_alu|Add0~30 .lut_mask = 64'h00000C0C0000C3C3;
defparam \my_alu|Add0~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \my_alu|Add0~26 (
// Equation(s):
// \my_alu|Add0~26_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a24  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a24 ) ) + ( \my_alu|Add0~31  ) + ( \my_alu|Add0~30_cout  ))
// \my_alu|Add0~27  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a24  & \reg_file|register_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~30_cout ),
	.sharein(\my_alu|Add0~31 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~26_cout ),
	.shareout(\my_alu|Add0~27 ));
// synopsys translate_off
defparam \my_alu|Add0~26 .extended_lut = "off";
defparam \my_alu|Add0~26 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \my_alu|Add0~22 (
// Equation(s):
// \my_alu|Add0~22_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a25  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a25 ) ) + ( \my_alu|Add0~27  ) + ( \my_alu|Add0~26_cout  ))
// \my_alu|Add0~23  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a25  & !\reg_file|register_rtl_1|auto_generated|ram_block1a25 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~26_cout ),
	.sharein(\my_alu|Add0~27 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~22_cout ),
	.shareout(\my_alu|Add0~23 ));
// synopsys translate_off
defparam \my_alu|Add0~22 .extended_lut = "off";
defparam \my_alu|Add0~22 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \my_alu|Add0~18 (
// Equation(s):
// \my_alu|Add0~18_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a26  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a26 ) ) + ( \my_alu|Add0~23  ) + ( \my_alu|Add0~22_cout  ))
// \my_alu|Add0~19  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a26  & !\reg_file|register_rtl_1|auto_generated|ram_block1a26 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~22_cout ),
	.sharein(\my_alu|Add0~23 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~18_cout ),
	.shareout(\my_alu|Add0~19 ));
// synopsys translate_off
defparam \my_alu|Add0~18 .extended_lut = "off";
defparam \my_alu|Add0~18 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N21
cyclonev_lcell_comb \my_alu|Add0~14 (
// Equation(s):
// \my_alu|Add0~14_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a27  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a27 ) ) + ( \my_alu|Add0~19  ) + ( \my_alu|Add0~18_cout  ))
// \my_alu|Add0~15  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a27  & \reg_file|register_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~18_cout ),
	.sharein(\my_alu|Add0~19 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~14_cout ),
	.shareout(\my_alu|Add0~15 ));
// synopsys translate_off
defparam \my_alu|Add0~14 .extended_lut = "off";
defparam \my_alu|Add0~14 .lut_mask = 64'h00000A0A0000A5A5;
defparam \my_alu|Add0~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \my_alu|Add0~10 (
// Equation(s):
// \my_alu|Add0~10_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a28  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a28 ) ) + ( \my_alu|Add0~15  ) + ( \my_alu|Add0~14_cout  ))
// \my_alu|Add0~11  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a28  & \reg_file|register_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(!\reg_file|register_rtl_1|auto_generated|ram_block1a28 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~14_cout ),
	.sharein(\my_alu|Add0~15 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~10_cout ),
	.shareout(\my_alu|Add0~11 ));
// synopsys translate_off
defparam \my_alu|Add0~10 .extended_lut = "off";
defparam \my_alu|Add0~10 .lut_mask = 64'h00000C0C0000C3C3;
defparam \my_alu|Add0~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N27
cyclonev_lcell_comb \my_alu|Add0~6 (
// Equation(s):
// \my_alu|Add0~6_cout  = CARRY(( !\reg_file|register_rtl_1|auto_generated|ram_block1a29  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a29 ) ) + ( \my_alu|Add0~11  ) + ( \my_alu|Add0~10_cout  ))
// \my_alu|Add0~7  = SHARE((!\reg_file|register_rtl_1|auto_generated|ram_block1a29  & \reg_file|register_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_1|auto_generated|ram_block1a29 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~10_cout ),
	.sharein(\my_alu|Add0~11 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~6_cout ),
	.shareout(\my_alu|Add0~7 ));
// synopsys translate_off
defparam \my_alu|Add0~6 .extended_lut = "off";
defparam \my_alu|Add0~6 .lut_mask = 64'h000000F00000F00F;
defparam \my_alu|Add0~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \my_alu|Add0~2 (
// Equation(s):
// \my_alu|Add0~2_cout  = CARRY(( !\reg_file|register_rtl_0|auto_generated|ram_block1a30  $ (\reg_file|register_rtl_1|auto_generated|ram_block1a30 ) ) + ( \my_alu|Add0~7  ) + ( \my_alu|Add0~6_cout  ))
// \my_alu|Add0~3  = SHARE((\reg_file|register_rtl_0|auto_generated|ram_block1a30  & !\reg_file|register_rtl_1|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\reg_file|register_rtl_1|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~6_cout ),
	.sharein(\my_alu|Add0~7 ),
	.combout(),
	.sumout(),
	.cout(\my_alu|Add0~2_cout ),
	.shareout(\my_alu|Add0~3 ));
// synopsys translate_off
defparam \my_alu|Add0~2 .extended_lut = "off";
defparam \my_alu|Add0~2 .lut_mask = 64'h00000F000000F00F;
defparam \my_alu|Add0~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \my_alu|less_than_temp[31]~1 (
// Equation(s):
// \my_alu|less_than_temp[31]~1_sumout  = SUM(( !\reg_file|register_rtl_1|auto_generated|ram_block1a31  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) + ( \my_alu|Add0~3  ) + ( \my_alu|Add0~2_cout  ))

	.dataa(!\reg_file|register_rtl_1|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_alu|Add0~2_cout ),
	.sharein(\my_alu|Add0~3 ),
	.combout(),
	.sumout(\my_alu|less_than_temp[31]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|less_than_temp[31]~1 .extended_lut = "off";
defparam \my_alu|less_than_temp[31]~1 .lut_mask = 64'h000000000000AA55;
defparam \my_alu|less_than_temp[31]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N24
cyclonev_lcell_comb \my_alu|Mux64~6 (
// Equation(s):
// \my_alu|Mux64~6_combout  = ( \my_alu|Mux64~7_combout  & ( \my_alu|less_than_temp[31]~1_sumout  ) ) # ( !\my_alu|Mux64~7_combout  & ( \my_alu|less_than_temp[31]~1_sumout  & ( (\my_alu|Mux64~8_combout  & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # 
// ((\my_alu|Mux32~5_combout ) # (\my_alu|LessThan1~16_combout )))) ) ) ) # ( \my_alu|Mux64~7_combout  & ( !\my_alu|less_than_temp[31]~1_sumout  ) ) # ( !\my_alu|Mux64~7_combout  & ( !\my_alu|less_than_temp[31]~1_sumout  & ( (\my_alu|Mux64~8_combout  & 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux32~5_combout ) # (\my_alu|LessThan1~16_combout )))) ) ) )

	.dataa(!\my_alu|Mux64~8_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|LessThan1~16_combout ),
	.datad(!\my_alu|Mux32~5_combout ),
	.datae(!\my_alu|Mux64~7_combout ),
	.dataf(!\my_alu|less_than_temp[31]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux64~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux64~6 .extended_lut = "off";
defparam \my_alu|Mux64~6 .lut_mask = 64'h0111FFFF4555FFFF;
defparam \my_alu|Mux64~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N26
dffeas \my_alu|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|Mux64~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[0] .is_wysiwyg = "true";
defparam \my_alu|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N17
dffeas \d_mem|bank_num_delayed[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|bank_num_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|bank_num_delayed[0] .is_wysiwyg = "true";
defparam \d_mem|bank_num_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N44
dffeas \d_mem|bank_num_delayed[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|bank_num_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|bank_num_delayed[1] .is_wysiwyg = "true";
defparam \d_mem|bank_num_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N51
cyclonev_lcell_comb \reg_file|register~1 (
// Equation(s):
// \reg_file|register~1_combout  = ( \d_mem|xfer_size_delay_3 [0] & ( (!\d_mem|bank_num_delayed [0] & !\d_mem|bank_num_delayed [1]) ) ) # ( !\d_mem|xfer_size_delay_3 [0] & ( !\d_mem|bank_num_delayed [0] $ (\d_mem|bank_num_delayed [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_mem|bank_num_delayed [0]),
	.datad(!\d_mem|bank_num_delayed [1]),
	.datae(gnd),
	.dataf(!\d_mem|xfer_size_delay_3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~1 .extended_lut = "off";
defparam \reg_file|register~1 .lut_mask = 64'hF00FF00FF000F000;
defparam \reg_file|register~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N30
cyclonev_lcell_comb \reg_file|register~3 (
// Equation(s):
// \reg_file|register~3_combout  = ( \reg_file|register~1_combout  & ( (!\reg_file|always3~1_combout  & ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q ) # (!\d_mem|always4~6_combout ))) ) ) # ( !\reg_file|register~1_combout  & ( !\reg_file|always3~1_combout  ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\reg_file|always3~1_combout ),
	.datad(!\d_mem|always4~6_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~3 .extended_lut = "off";
defparam \reg_file|register~3 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \reg_file|register~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N47
dffeas \d_mem|address_delay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[3] .is_wysiwyg = "true";
defparam \d_mem|address_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N12
cyclonev_lcell_comb \reg_file|register~10 (
// Equation(s):
// \reg_file|register~10_combout  = ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3  & ( \reg_file|register~1_combout  ) ) # ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3  & ( !\reg_file|register~1_combout  & ( 
// (!\d_mem|always4~6_combout ) # ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 ))) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ))) ) ) 
// ) # ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3  & ( !\reg_file|register~1_combout  & ( (\d_mem|always4~6_combout  & ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 ))) # 
// (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 )))) ) ) )

	.dataa(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datad(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\reg_file|register~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~10 .extended_lut = "off";
defparam \reg_file|register~10 .lut_mask = 64'h0131CDFD0000FFFF;
defparam \reg_file|register~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N45
cyclonev_lcell_comb \reg_file|register~11 (
// Equation(s):
// \reg_file|register~11_combout  = ( \reg_file|register~10_combout  & ( (!\reg_file|register~4_combout  & (\reg_file|register~3_combout )) # (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 )) # (\reg_file|register~3_combout  & ((\d_mem|address_delay [3]))))) ) ) # ( !\reg_file|register~10_combout  & ( (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 )) # (\reg_file|register~3_combout  & ((\d_mem|address_delay [3]))))) ) )

	.dataa(!\reg_file|register~4_combout ),
	.datab(!\reg_file|register~3_combout ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\d_mem|address_delay [3]),
	.datae(gnd),
	.dataf(!\reg_file|register~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~11 .extended_lut = "off";
defparam \reg_file|register~11 .lut_mask = 64'h0415041526372637;
defparam \reg_file|register~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N37
dffeas \pc_top|p_mux|address_from_jalr_temp[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N57
cyclonev_lcell_comb \pc_top|p_adder|Add0~53 (
// Equation(s):
// \pc_top|p_adder|Add0~53_sumout  = SUM(( \pc_top|my_pc|address_out [12] ) + ( GND ) + ( \pc_top|p_adder|Add0~34  ))
// \pc_top|p_adder|Add0~54  = CARRY(( \pc_top|my_pc|address_out [12] ) + ( GND ) + ( \pc_top|p_adder|Add0~34  ))

	.dataa(!\pc_top|my_pc|address_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~53_sumout ),
	.cout(\pc_top|p_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~53 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_top|p_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N59
dffeas \pc_top|p_mux|address_from_increment_temp_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N17
dffeas \pc_top|p_mux|address_from_increment_temp_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N14
dffeas \pc_top|p_mux|address_from_increment_temp_3[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N34
dffeas \pc_top|p_mux|address_from_branch_temp_1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[12]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[12]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[12]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N7
dffeas \pc_top|p_mux|address_from_branch_temp_2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[12] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N3
cyclonev_lcell_comb \pc_top|my_pc|address_out~14 (
// Equation(s):
// \pc_top|my_pc|address_out~14_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [12] & ( \my_alu|take_branch~q  & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [12]))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// (\pc_top|p_mux|address_from_jalr_temp [12]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [12] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [12]))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_jalr_temp [12])))) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [12] & ( 
// !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [12] ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [12] & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [12] ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_jalr_temp [12]),
	.datac(!\pc_top|p_mux|address_from_increment_temp_3 [12]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [12]),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~14 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~14 .lut_mask = 64'h0F0F0F0F0A225F77;
defparam \pc_top|my_pc|address_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N5
dffeas \pc_top|my_pc|address_out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[12] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N0
cyclonev_lcell_comb \pc_top|p_adder|Add0~49 (
// Equation(s):
// \pc_top|p_adder|Add0~49_sumout  = SUM(( \pc_top|my_pc|address_out [13] ) + ( GND ) + ( \pc_top|p_adder|Add0~54  ))
// \pc_top|p_adder|Add0~50  = CARRY(( \pc_top|my_pc|address_out [13] ) + ( GND ) + ( \pc_top|p_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~49_sumout ),
	.cout(\pc_top|p_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~49 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N2
dffeas \pc_top|p_mux|address_from_increment_temp_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N58
dffeas \pc_top|p_mux|address_from_increment_temp_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N27
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_3[13]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_3[13]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_2 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_3[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[13]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_3[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_3[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N28
dffeas \pc_top|p_mux|address_from_increment_temp_3[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N40
dffeas \pc_top|p_mux|address_from_jalr_temp[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N37
dffeas \pc_top|p_mux|address_from_branch_temp_1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N24
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[13]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[13]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[13]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N25
dffeas \pc_top|p_mux|address_from_branch_temp_2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[13] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N3
cyclonev_lcell_comb \pc_top|my_pc|address_out~13 (
// Equation(s):
// \pc_top|my_pc|address_out~13_combout  = ( \my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [13] & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [13])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// ((\pc_top|p_mux|address_from_jalr_temp [13])))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [13] & ( \pc_top|p_mux|address_from_increment_temp_3 [13] ) ) ) # ( 
// \my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [13] & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [13])) # 
// (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [13]))))) ) ) ) # ( !\my_alu|take_branch~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [13] & ( \pc_top|p_mux|address_from_increment_temp_3 [13] ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [13]),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [13]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\my_alu|take_branch~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~13 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~13 .lut_mask = 64'h3333220A3333775F;
defparam \pc_top|my_pc|address_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N5
dffeas \pc_top|my_pc|address_out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[13] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N3
cyclonev_lcell_comb \pc_top|p_adder|Add0~45 (
// Equation(s):
// \pc_top|p_adder|Add0~45_sumout  = SUM(( \pc_top|my_pc|address_out [14] ) + ( GND ) + ( \pc_top|p_adder|Add0~50  ))
// \pc_top|p_adder|Add0~46  = CARRY(( \pc_top|my_pc|address_out [14] ) + ( GND ) + ( \pc_top|p_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_top|my_pc|address_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_top|p_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_top|p_adder|Add0~45_sumout ),
	.cout(\pc_top|p_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_adder|Add0~45 .extended_lut = "off";
defparam \pc_top|p_adder|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_top|p_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N4
dffeas \pc_top|p_mux|address_from_increment_temp_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N45
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[14]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[14]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[14]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N47
dffeas \pc_top|p_mux|address_from_increment_temp_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N44
dffeas \pc_top|p_mux|address_from_increment_temp_3[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N43
dffeas \pc_top|p_mux|address_from_jalr_temp[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N40
dffeas \pc_top|p_mux|address_from_branch_temp_1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N52
dffeas \pc_top|p_mux|address_from_branch_temp_2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[14] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \pc_top|my_pc|address_out~12 (
// Equation(s):
// \pc_top|my_pc|address_out~12_combout  = ( \pc_top|p_mux|address_from_jalr_temp [14] & ( \pc_top|p_mux|address_from_branch_temp_2 [14] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [14]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [14] & ( \pc_top|p_mux|address_from_branch_temp_2 [14] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [14])))) # 
// (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [14] & !\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [14] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [14] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [14])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # 
// (\pc_top|p_mux|address_from_increment_temp_3 [14])))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [14] & ( !\pc_top|p_mux|address_from_branch_temp_2 [14] & ( (\pc_top|p_mux|address_from_increment_temp_3 [14] & ((!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [14]),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\my_alu|take_branch~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [14]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~12 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~12 .lut_mask = 64'h3320332A3375337F;
defparam \pc_top|my_pc|address_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N50
dffeas \pc_top|my_pc|address_out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[14] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N8
dffeas \pc_top|p_mux|address_from_increment_temp_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N53
dffeas \pc_top|p_mux|address_from_increment_temp_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N50
dffeas \pc_top|p_mux|address_from_increment_temp_3[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N47
dffeas \pc_top|p_mux|address_from_jalr_temp[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N44
dffeas \pc_top|p_mux|address_from_branch_temp_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N22
dffeas \pc_top|p_mux|address_from_branch_temp_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[15] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \pc_top|my_pc|address_out~11 (
// Equation(s):
// \pc_top|my_pc|address_out~11_combout  = ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [15] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [15])) # (\my_alu|take_branch~q  & 
// (((\pc_top|p_mux|address_from_jalr_temp [15]) # (\pc_top|p_mux|control_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( \pc_top|p_mux|address_from_branch_temp_2 [15] & ( ((\pc_top|p_mux|control_branch_temp_2~q  & 
// \my_alu|take_branch~q )) # (\pc_top|p_mux|address_from_increment_temp_3 [15]) ) ) ) # ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [15] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 
// [15])) # (\my_alu|take_branch~q  & (((!\pc_top|p_mux|control_branch_temp_2~q  & \pc_top|p_mux|address_from_jalr_temp [15])))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( !\pc_top|p_mux|address_from_branch_temp_2 [15] & ( 
// (\pc_top|p_mux|address_from_increment_temp_3 [15] & ((!\pc_top|p_mux|control_branch_temp_2~q ) # (!\my_alu|take_branch~q ))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [15]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~q ),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|address_from_jalr_temp [15]),
	.datae(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~11 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~11 .lut_mask = 64'h5454505C5757535F;
defparam \pc_top|my_pc|address_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N20
dffeas \pc_top|my_pc|address_out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[15] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N31
dffeas \my_alu|pc_delay_1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[15] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N34
dffeas \my_alu|pc_delay_2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_2[15] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N9
cyclonev_lcell_comb \my_alu|out~6 (
// Equation(s):
// \my_alu|out~6_combout  = ( \my_alu|Add3~5_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # ((\my_alu|Mux16~0_combout )))) # (\my_alu|control_delay [1] & (((\my_alu|Add4~5_sumout )))) ) ) # ( !\my_alu|Add3~5_sumout  & ( 
// (!\my_alu|control_delay [1] & (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux16~0_combout )))) # (\my_alu|control_delay [1] & (((\my_alu|Add4~5_sumout )))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Add4~5_sumout ),
	.datad(!\my_alu|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~6 .extended_lut = "off";
defparam \my_alu|out~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \my_alu|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \my_alu|out~9 (
// Equation(s):
// \my_alu|out~9_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|ShiftRight0~8_combout  & ( (\my_alu|ShiftRight0~6_combout ) # (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|Mux28~0_combout  & ( \my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux29~0_combout  
// & ((\my_alu|ShiftRight0~5_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) ) ) ) # ( \my_alu|Mux28~0_combout  & ( !\my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux29~0_combout  & \my_alu|ShiftRight0~6_combout ) ) ) ) # ( 
// !\my_alu|Mux28~0_combout  & ( !\my_alu|ShiftRight0~8_combout  & ( (!\my_alu|Mux29~0_combout  & ((\my_alu|ShiftRight0~5_combout ))) # (\my_alu|Mux29~0_combout  & (\my_alu|ShiftRight0~7_combout )) ) ) )

	.dataa(!\my_alu|ShiftRight0~7_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|ShiftRight0~6_combout ),
	.datad(!\my_alu|ShiftRight0~5_combout ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~9 .extended_lut = "off";
defparam \my_alu|out~9 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \my_alu|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \my_alu|out~11 (
// Equation(s):
// \my_alu|out~11_combout  = ( \my_alu|out[30]~10_combout  & ( (!\my_alu|out~9_combout  & !\my_alu|out[30]~1_combout ) ) ) # ( !\my_alu|out[30]~10_combout  & ( (!\my_alu|out[30]~1_combout  & (((!\my_alu|out~9_combout )))) # (\my_alu|out[30]~1_combout  & 
// (((!\my_alu|ShiftRight1~3_combout )) # (\my_alu|ShiftRight1~1_combout ))) ) )

	.dataa(!\my_alu|ShiftRight1~1_combout ),
	.datab(!\my_alu|out~9_combout ),
	.datac(!\my_alu|out[30]~1_combout ),
	.datad(!\my_alu|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out[30]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~11 .extended_lut = "off";
defparam \my_alu|out~11 .lut_mask = 64'hCFC5CFC5C0C0C0C0;
defparam \my_alu|out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N54
cyclonev_lcell_comb \my_alu|out~12 (
// Equation(s):
// \my_alu|out~12_combout  = ( \my_alu|out~11_combout  & ( \my_alu|ShiftLeft0~11_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out[9]~7_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  $ (!\my_alu|Mux16~0_combout )))) # 
// (\my_alu|out[30]~8_combout  & (!\my_alu|out[9]~7_combout )) ) ) ) # ( !\my_alu|out~11_combout  & ( \my_alu|ShiftLeft0~11_combout  & ( (!\my_alu|out[9]~7_combout ) # ((!\my_alu|out[30]~8_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  $ 
// (!\my_alu|Mux16~0_combout )))) ) ) ) # ( \my_alu|out~11_combout  & ( !\my_alu|ShiftLeft0~11_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out[9]~7_combout  & (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  $ (!\my_alu|Mux16~0_combout )))) 
// ) ) ) # ( !\my_alu|out~11_combout  & ( !\my_alu|ShiftLeft0~11_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[9]~7_combout ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a15  $ (!\my_alu|Mux16~0_combout )))) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|out[9]~7_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\my_alu|Mux16~0_combout ),
	.datae(!\my_alu|out~11_combout ),
	.dataf(!\my_alu|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~12 .extended_lut = "off";
defparam \my_alu|out~12 .lut_mask = 64'h8AA80220CEEC4664;
defparam \my_alu|out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N48
cyclonev_lcell_comb \my_alu|out~3 (
// Equation(s):
// \my_alu|out~3_combout  = ( \my_alu|Mux16~0_combout  & ( \my_alu|Add1~5_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])) # (\reg_file|register_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~5_sumout ) # (\my_alu|control_delay [1])))) ) ) ) # ( !\my_alu|Mux16~0_combout  & ( \my_alu|Add1~5_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~5_sumout ))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( \my_alu|Mux16~0_combout  & ( !\my_alu|Add1~5_sumout  & 
// ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a15  & (\my_alu|control_delay [1]))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~5_sumout ) # (\my_alu|control_delay [1])))) ) ) ) # ( 
// !\my_alu|Mux16~0_combout  & ( !\my_alu|Add1~5_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~5_sumout ))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a15 )))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Add2~5_sumout ),
	.datae(!\my_alu|Mux16~0_combout ),
	.dataf(!\my_alu|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~3 .extended_lut = "off";
defparam \my_alu|out~3 .lut_mask = 64'h01310737C1F1C7F7;
defparam \my_alu|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N12
cyclonev_lcell_comb \my_alu|out~13 (
// Equation(s):
// \my_alu|out~13_combout  = ( \my_alu|out~12_combout  & ( \my_alu|out~3_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~4_combout  & ((\my_alu|out~6_combout ) # (\my_alu|out[30]~5_combout ))) # (\my_alu|out[30]~4_combout  & (!\my_alu|out[30]~5_combout 
// )))) ) ) ) # ( !\my_alu|out~12_combout  & ( \my_alu|out~3_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~5_combout  & ((\my_alu|out~6_combout ) # (\my_alu|out[30]~4_combout )))) ) ) ) # ( \my_alu|out~12_combout  & ( !\my_alu|out~3_combout  & ( 
// (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((\my_alu|out~6_combout ) # (\my_alu|out[30]~5_combout )))) ) ) ) # ( !\my_alu|out~12_combout  & ( !\my_alu|out~3_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & 
// (!\my_alu|out[30]~5_combout  & \my_alu|out~6_combout ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\my_alu|out[30]~4_combout ),
	.datac(!\my_alu|out[30]~5_combout ),
	.datad(!\my_alu|out~6_combout ),
	.datae(!\my_alu|out~12_combout ),
	.dataf(!\my_alu|out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~13 .extended_lut = "off";
defparam \my_alu|out~13 .lut_mask = 64'h0040044410501454;
defparam \my_alu|out~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N14
dffeas \my_alu|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[15] .is_wysiwyg = "true";
defparam \my_alu|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N22
dffeas \d_mem|address_delay[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[15] .is_wysiwyg = "true";
defparam \d_mem|address_delay[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N18
cyclonev_lcell_comb \d_mem|always4~4 (
// Equation(s):
// \d_mem|always4~4_combout  = ( \d_mem|address_delay [11] & ( \d_mem|address_delay [14] & ( (\d_mem|address_delay [15] & (\d_mem|address_delay [12] & (\d_mem|address_delay [10] & \d_mem|address_delay [13]))) ) ) )

	.dataa(!\d_mem|address_delay [15]),
	.datab(!\d_mem|address_delay [12]),
	.datac(!\d_mem|address_delay [10]),
	.datad(!\d_mem|address_delay [13]),
	.datae(!\d_mem|address_delay [11]),
	.dataf(!\d_mem|address_delay [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~4 .extended_lut = "off";
defparam \d_mem|always4~4 .lut_mask = 64'h0000000000000001;
defparam \d_mem|always4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \d_mem|always4~0 (
// Equation(s):
// \d_mem|always4~0_combout  = ( !\d_mem|address_delay [29] & ( !\d_mem|address_delay [31] & ( (!\d_mem|address_delay [28] & !\d_mem|address_delay [30]) ) ) )

	.dataa(gnd),
	.datab(!\d_mem|address_delay [28]),
	.datac(!\d_mem|address_delay [30]),
	.datad(gnd),
	.datae(!\d_mem|address_delay [29]),
	.dataf(!\d_mem|address_delay [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~0 .extended_lut = "off";
defparam \d_mem|always4~0 .lut_mask = 64'hC0C0000000000000;
defparam \d_mem|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N24
cyclonev_lcell_comb \d_mem|always4~1 (
// Equation(s):
// \d_mem|always4~1_combout  = ( !\d_mem|address_delay [27] & ( !\d_mem|address_delay [26] & ( (!\d_mem|address_delay [24] & (!\d_mem|address_delay [23] & (!\d_mem|address_delay [22] & !\d_mem|address_delay [25]))) ) ) )

	.dataa(!\d_mem|address_delay [24]),
	.datab(!\d_mem|address_delay [23]),
	.datac(!\d_mem|address_delay [22]),
	.datad(!\d_mem|address_delay [25]),
	.datae(!\d_mem|address_delay [27]),
	.dataf(!\d_mem|address_delay [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~1 .extended_lut = "off";
defparam \d_mem|always4~1 .lut_mask = 64'h8000000000000000;
defparam \d_mem|always4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N54
cyclonev_lcell_comb \d_mem|always4~2 (
// Equation(s):
// \d_mem|always4~2_combout  = ( !\d_mem|address_delay [21] & ( \d_mem|address_delay [17] & ( (!\d_mem|address_delay [20] & (!\d_mem|address_delay [16] & (!\d_mem|address_delay [19] & !\d_mem|address_delay [18]))) ) ) )

	.dataa(!\d_mem|address_delay [20]),
	.datab(!\d_mem|address_delay [16]),
	.datac(!\d_mem|address_delay [19]),
	.datad(!\d_mem|address_delay [18]),
	.datae(!\d_mem|address_delay [21]),
	.dataf(!\d_mem|address_delay [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~2 .extended_lut = "off";
defparam \d_mem|always4~2 .lut_mask = 64'h0000000080000000;
defparam \d_mem|always4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N12
cyclonev_lcell_comb \d_mem|always4~3 (
// Equation(s):
// \d_mem|always4~3_combout  = ( \d_mem|address_delay [5] & ( \d_mem|address_delay [6] & ( (\d_mem|address_delay [4] & (\d_mem|address_delay [7] & (\d_mem|address_delay [8] & \d_mem|address_delay [9]))) ) ) )

	.dataa(!\d_mem|address_delay [4]),
	.datab(!\d_mem|address_delay [7]),
	.datac(!\d_mem|address_delay [8]),
	.datad(!\d_mem|address_delay [9]),
	.datae(!\d_mem|address_delay [5]),
	.dataf(!\d_mem|address_delay [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~3 .extended_lut = "off";
defparam \d_mem|always4~3 .lut_mask = 64'h0000000000000001;
defparam \d_mem|always4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N48
cyclonev_lcell_comb \d_mem|always4~6 (
// Equation(s):
// \d_mem|always4~6_combout  = ( \d_mem|always4~2_combout  & ( \d_mem|always4~3_combout  & ( (\d_mem|always4~5_combout  & ((!\d_mem|always4~4_combout ) # ((!\d_mem|always4~0_combout ) # (!\d_mem|always4~1_combout )))) ) ) ) # ( !\d_mem|always4~2_combout  & ( 
// \d_mem|always4~3_combout  & ( \d_mem|always4~5_combout  ) ) ) # ( \d_mem|always4~2_combout  & ( !\d_mem|always4~3_combout  & ( \d_mem|always4~5_combout  ) ) ) # ( !\d_mem|always4~2_combout  & ( !\d_mem|always4~3_combout  & ( \d_mem|always4~5_combout  ) ) 
// )

	.dataa(!\d_mem|always4~5_combout ),
	.datab(!\d_mem|always4~4_combout ),
	.datac(!\d_mem|always4~0_combout ),
	.datad(!\d_mem|always4~1_combout ),
	.datae(!\d_mem|always4~2_combout ),
	.dataf(!\d_mem|always4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always4~6 .extended_lut = "off";
defparam \d_mem|always4~6 .lut_mask = 64'h5555555555555554;
defparam \d_mem|always4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N3
cyclonev_lcell_comb \reg_file|register~4 (
// Equation(s):
// \reg_file|register~4_combout  = ( !\reg_file|always3~1_combout  & ( ((\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|always4~6_combout  & \reg_file|register~1_combout ))) # (\reg_file|Equal2~0_combout ) ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\reg_file|register~1_combout ),
	.datad(!\reg_file|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~4 .extended_lut = "off";
defparam \reg_file|register~4 .lut_mask = 64'h01FF01FF00000000;
defparam \reg_file|register~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N44
dffeas \d_mem|address_delay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|address_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|address_delay[2] .is_wysiwyg = "true";
defparam \d_mem|address_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N24
cyclonev_lcell_comb \reg_file|register~8 (
// Equation(s):
// \reg_file|register~8_combout  = ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2  & ( \reg_file|register~1_combout  ) ) # ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2  & ( !\reg_file|register~1_combout  & ( 
// (!\d_mem|always4~6_combout ) # ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 )) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 )))) ) ) 
// ) # ( !\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2  & ( !\reg_file|register~1_combout  & ( (\d_mem|always4~6_combout  & ((!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 )) # 
// (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ))))) ) ) )

	.dataa(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datad(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\reg_file|register~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~8 .extended_lut = "off";
defparam \reg_file|register~8 .lut_mask = 64'h1013DCDF0000FFFF;
defparam \reg_file|register~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N42
cyclonev_lcell_comb \reg_file|register~9 (
// Equation(s):
// \reg_file|register~9_combout  = ( \reg_file|register~8_combout  & ( (!\reg_file|register~4_combout  & (\reg_file|register~3_combout )) # (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 )) # (\reg_file|register~3_combout  & ((\d_mem|address_delay [2]))))) ) ) # ( !\reg_file|register~8_combout  & ( (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & 
// (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 )) # (\reg_file|register~3_combout  & ((\d_mem|address_delay [2]))))) ) )

	.dataa(!\reg_file|register~4_combout ),
	.datab(!\reg_file|register~3_combout ),
	.datac(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\d_mem|address_delay [2]),
	.datae(gnd),
	.dataf(!\reg_file|register~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~9 .extended_lut = "off";
defparam \reg_file|register~9 .lut_mask = 64'h0415041526372637;
defparam \reg_file|register~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N4
dffeas \pc_top|p_mux|address_from_jalr_temp[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[1] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N31
dffeas \pc_top|p_mux|address_from_branch_temp_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[1] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N28
dffeas \pc_top|p_mux|address_from_branch_temp_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[1] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \pc_top|my_pc|address_out~30 (
// Equation(s):
// \pc_top|my_pc|address_out~30_combout  = ( \pc_top|p_mux|address_from_jalr_temp [1] & ( \pc_top|p_mux|address_from_branch_temp_2 [1] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [1]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [1] & ( \pc_top|p_mux|address_from_branch_temp_2 [1] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [1])))) # 
// (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [1] & !\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [1] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [1] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [1])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # 
// (\pc_top|p_mux|address_from_increment_temp_3 [1])))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [1] & ( !\pc_top|p_mux|address_from_branch_temp_2 [1] & ( (\pc_top|p_mux|address_from_increment_temp_3 [1] & ((!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\my_alu|take_branch~q ),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\pc_top|p_mux|address_from_increment_temp_3 [1]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [1]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~30 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~30 .lut_mask = 64'h0E0A0E4E1F1B1F5F;
defparam \pc_top|my_pc|address_out~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N1
dffeas \pc_top|my_pc|address_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[1] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N59
dffeas \my_alu|pc_delay_1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|pc_delay_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|pc_delay_1[1] .is_wysiwyg = "true";
defparam \my_alu|pc_delay_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N56
dffeas \pc_top|p_mux|address_from_increment_temp_2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|pc_delay_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[1] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y14_N42
cyclonev_lcell_comb \my_alu|out~197 (
// Equation(s):
// \my_alu|out~197_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Add4~125_sumout  & ( ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\my_alu|control_delay [1])) # (\pc_top|p_mux|address_from_increment_temp_2 [1]) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( 
// \my_alu|Add4~125_sumout  & ( ((\pc_top|p_mux|address_from_increment_temp_2 [1] & !\my_alu|control_delay[0]~DUPLICATE_q )) # (\my_alu|control_delay [1]) ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Add4~125_sumout  & ( (!\my_alu|control_delay [1] & 
// ((\my_alu|control_delay[0]~DUPLICATE_q ) # (\pc_top|p_mux|address_from_increment_temp_2 [1]))) ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Add4~125_sumout  & ( (\pc_top|p_mux|address_from_increment_temp_2 [1] & (!\my_alu|control_delay [1] & 
// !\my_alu|control_delay[0]~DUPLICATE_q )) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_2 [1]),
	.datab(!\my_alu|control_delay [1]),
	.datac(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Add4~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~197 .extended_lut = "off";
defparam \my_alu|out~197 .lut_mask = 64'h40404C4C73737F7F;
defparam \my_alu|out~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N0
cyclonev_lcell_comb \my_alu|out~196 (
// Equation(s):
// \my_alu|out~196_combout  = ( \my_alu|Add2~125_sumout  & ( \my_alu|Add1~125_sumout  & ( (!\my_alu|control_delay [1]) # ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a1  & \my_alu|Mux30~0_combout )) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux30~0_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( !\my_alu|Add2~125_sumout  & ( \my_alu|Add1~125_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & 
// ((!\my_alu|control_delay [1]) # ((\reg_file|register_rtl_0|auto_generated|ram_block1a1  & \my_alu|Mux30~0_combout )))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|control_delay [1] & ((\my_alu|Mux30~0_combout ) # 
// (\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( \my_alu|Add2~125_sumout  & ( !\my_alu|Add1~125_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a1  & (\my_alu|control_delay [1] & 
// \my_alu|Mux30~0_combout ))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1]) # (\my_alu|Mux30~0_combout )) # (\reg_file|register_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\my_alu|Add2~125_sumout  & ( 
// !\my_alu|Add1~125_sumout  & ( (\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a1  & \my_alu|Mux30~0_combout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux30~0_combout 
// ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a1 ))))) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Mux30~0_combout ),
	.datae(!\my_alu|Add2~125_sumout ),
	.dataf(!\my_alu|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~196 .extended_lut = "off";
defparam \my_alu|out~196 .lut_mask = 64'h01075157A1A7F1F7;
defparam \my_alu|out~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N36
cyclonev_lcell_comb \my_alu|out~198 (
// Equation(s):
// \my_alu|out~198_combout  = ( \my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a4  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( \my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a2  ) ) ) # ( \my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a3  ) ) ) # ( !\my_alu|Mux30~0_combout  & ( !\my_alu|Mux31~0_combout  & ( 
// \reg_file|register_rtl_0|auto_generated|ram_block1a1  ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\my_alu|Mux30~0_combout ),
	.dataf(!\my_alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~198 .extended_lut = "off";
defparam \my_alu|out~198 .lut_mask = 64'h555500FF33330F0F;
defparam \my_alu|out~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \my_alu|out~199 (
// Equation(s):
// \my_alu|out~199_combout  = ( \my_alu|ShiftRight0~14_combout  & ( \my_alu|ShiftRight0~27_combout  & ( ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~198_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~22_combout ))) # (\my_alu|Mux29~0_combout ) 
// ) ) ) # ( !\my_alu|ShiftRight0~14_combout  & ( \my_alu|ShiftRight0~27_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~198_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~22_combout )))) # 
// (\my_alu|Mux29~0_combout  & (((!\my_alu|Mux28~0_combout )))) ) ) ) # ( \my_alu|ShiftRight0~14_combout  & ( !\my_alu|ShiftRight0~27_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~198_combout ))) # 
// (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~22_combout )))) # (\my_alu|Mux29~0_combout  & (((\my_alu|Mux28~0_combout )))) ) ) ) # ( !\my_alu|ShiftRight0~14_combout  & ( !\my_alu|ShiftRight0~27_combout  & ( (!\my_alu|Mux29~0_combout  & 
// ((!\my_alu|Mux28~0_combout  & ((\my_alu|out~198_combout ))) # (\my_alu|Mux28~0_combout  & (\my_alu|ShiftRight0~22_combout )))) ) ) )

	.dataa(!\my_alu|ShiftRight0~22_combout ),
	.datab(!\my_alu|Mux29~0_combout ),
	.datac(!\my_alu|Mux28~0_combout ),
	.datad(!\my_alu|out~198_combout ),
	.datae(!\my_alu|ShiftRight0~14_combout ),
	.dataf(!\my_alu|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~199 .extended_lut = "off";
defparam \my_alu|out~199 .lut_mask = 64'h04C407C734F437F7;
defparam \my_alu|out~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N54
cyclonev_lcell_comb \my_alu|out~200 (
// Equation(s):
// \my_alu|out~200_combout  = ( \my_alu|out~199_combout  & ( \my_alu|ShiftRight1~10_combout  & ( (!\my_alu|out[30]~10_combout ) # ((!\my_alu|out[30]~1_combout ) # (\my_alu|ShiftRight0~31_combout )) ) ) ) # ( !\my_alu|out~199_combout  & ( 
// \my_alu|ShiftRight1~10_combout  & ( (\my_alu|out[30]~1_combout  & ((!\my_alu|out[30]~10_combout ) # (\my_alu|ShiftRight0~31_combout ))) ) ) ) # ( \my_alu|out~199_combout  & ( !\my_alu|ShiftRight1~10_combout  & ( (!\my_alu|out[30]~1_combout ) # 
// ((\my_alu|out[30]~10_combout  & \my_alu|ShiftRight0~31_combout )) ) ) ) # ( !\my_alu|out~199_combout  & ( !\my_alu|ShiftRight1~10_combout  & ( (\my_alu|out[30]~10_combout  & (\my_alu|out[30]~1_combout  & \my_alu|ShiftRight0~31_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~10_combout ),
	.datac(!\my_alu|out[30]~1_combout ),
	.datad(!\my_alu|ShiftRight0~31_combout ),
	.datae(!\my_alu|out~199_combout ),
	.dataf(!\my_alu|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~200 .extended_lut = "off";
defparam \my_alu|out~200 .lut_mask = 64'h0003F0F30C0FFCFF;
defparam \my_alu|out~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N30
cyclonev_lcell_comb \my_alu|out~201 (
// Equation(s):
// \my_alu|out~201_combout  = ( \my_alu|ShiftLeft0~33_combout  & ( \my_alu|out~200_combout  & ( (!\my_alu|out[9]~7_combout ) # ((!\my_alu|out[30]~8_combout  & (!\my_alu|Mux30~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( 
// !\my_alu|ShiftLeft0~33_combout  & ( \my_alu|out~200_combout  & ( (!\my_alu|out[30]~8_combout  & ((!\my_alu|out[9]~7_combout ) # (!\my_alu|Mux30~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) ) ) ) # ( 
// \my_alu|ShiftLeft0~33_combout  & ( !\my_alu|out~200_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out[9]~7_combout  & (!\my_alu|Mux30~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a1 )))) # (\my_alu|out[30]~8_combout  & 
// (((!\my_alu|out[9]~7_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~33_combout  & ( !\my_alu|out~200_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out[9]~7_combout  & (!\my_alu|Mux30~0_combout  $ (!\reg_file|register_rtl_0|auto_generated|ram_block1a1 
// )))) ) ) )

	.dataa(!\my_alu|out[30]~8_combout ),
	.datab(!\my_alu|Mux30~0_combout ),
	.datac(!\my_alu|out[9]~7_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\my_alu|ShiftLeft0~33_combout ),
	.dataf(!\my_alu|out~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~201 .extended_lut = "off";
defparam \my_alu|out~201 .lut_mask = 64'h02085258A2A8F2F8;
defparam \my_alu|out~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \my_alu|out~202 (
// Equation(s):
// \my_alu|out~202_combout  = ( \my_alu|out~196_combout  & ( \my_alu|out~201_combout  & ( (\KEY[3]~input_o  & ((!\my_alu|out[30]~5_combout  & ((\my_alu|out~197_combout ) # (\my_alu|out[30]~4_combout ))) # (\my_alu|out[30]~5_combout  & 
// (!\my_alu|out[30]~4_combout )))) ) ) ) # ( !\my_alu|out~196_combout  & ( \my_alu|out~201_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~4_combout  & ((\my_alu|out~197_combout ) # (\my_alu|out[30]~5_combout )))) ) ) ) # ( \my_alu|out~196_combout  & ( 
// !\my_alu|out~201_combout  & ( (\KEY[3]~input_o  & (!\my_alu|out[30]~5_combout  & ((\my_alu|out~197_combout ) # (\my_alu|out[30]~4_combout )))) ) ) ) # ( !\my_alu|out~196_combout  & ( !\my_alu|out~201_combout  & ( (\KEY[3]~input_o  & 
// (!\my_alu|out[30]~5_combout  & (!\my_alu|out[30]~4_combout  & \my_alu|out~197_combout ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\my_alu|out[30]~5_combout ),
	.datac(!\my_alu|out[30]~4_combout ),
	.datad(!\my_alu|out~197_combout ),
	.datae(!\my_alu|out~196_combout ),
	.dataf(!\my_alu|out~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~202 .extended_lut = "off";
defparam \my_alu|out~202 .lut_mask = 64'h0040044410501454;
defparam \my_alu|out~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N26
dffeas \my_alu|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[1] .is_wysiwyg = "true";
defparam \my_alu|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N43
dffeas \d_mem|bank_num_delayed[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_alu|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|bank_num_delayed[1]~DUPLICATE .is_wysiwyg = "true";
defparam \d_mem|bank_num_delayed[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N6
cyclonev_lcell_comb \reg_file|register~6 (
// Equation(s):
// \reg_file|register~6_combout  = ( \d_mem|always4~6_combout  & ( \reg_file|register~1_combout  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1  ) ) ) # ( !\d_mem|always4~6_combout  & ( \reg_file|register~1_combout  & ( 
// \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1  ) ) ) # ( \d_mem|always4~6_combout  & ( !\reg_file|register~1_combout  & ( (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & (\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 )) # 
// (\d_mem|bank_num_delayed[1]~DUPLICATE_q  & ((\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( !\d_mem|always4~6_combout  & ( !\reg_file|register~1_combout  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1  ) ) )

	.dataa(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datad(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\d_mem|always4~6_combout ),
	.dataf(!\reg_file|register~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~6 .extended_lut = "off";
defparam \reg_file|register~6 .lut_mask = 64'h00FF535300FF00FF;
defparam \reg_file|register~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N33
cyclonev_lcell_comb \reg_file|register~7 (
// Equation(s):
// \reg_file|register~7_combout  = ( \reg_file|register~6_combout  & ( (!\reg_file|register~3_combout  & (((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1  & \reg_file|register~4_combout )))) # (\reg_file|register~3_combout  & 
// (((!\reg_file|register~4_combout )) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q ))) ) ) # ( !\reg_file|register~6_combout  & ( (\reg_file|register~4_combout  & ((!\reg_file|register~3_combout  & ((\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 
// ))) # (\reg_file|register~3_combout  & (\d_mem|bank_num_delayed[1]~DUPLICATE_q )))) ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\reg_file|register~3_combout ),
	.datad(!\reg_file|register~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|register~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~7 .extended_lut = "off";
defparam \reg_file|register~7 .lut_mask = 64'h003500350F350F35;
defparam \reg_file|register~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N35
dffeas \pc_top|p_mux|address_from_jalr_temp[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N31
dffeas \pc_top|p_mux|address_from_branch_temp_1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[11]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[11]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[11]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \pc_top|p_mux|address_from_branch_temp_2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[11] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \pc_top|my_pc|address_out~9 (
// Equation(s):
// \pc_top|my_pc|address_out~9_combout  = ( \pc_top|p_mux|address_from_jalr_temp [11] & ( \pc_top|p_mux|address_from_branch_temp_2 [11] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [11]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [11] & ( \pc_top|p_mux|address_from_branch_temp_2 [11] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [11])))) # 
// (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [11] & !\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [11] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [11] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [11])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # 
// (\pc_top|p_mux|address_from_increment_temp_3 [11])))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [11] & ( !\pc_top|p_mux|address_from_branch_temp_2 [11] & ( (\pc_top|p_mux|address_from_increment_temp_3 [11] & ((!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [11]),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [11]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~9 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~9 .lut_mask = 64'h3230323A3735373F;
defparam \pc_top|my_pc|address_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N59
dffeas \pc_top|my_pc|address_out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[11] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \reg_file|wr_reg_temp_1[0]~feeder (
// Equation(s):
// \reg_file|wr_reg_temp_1[0]~feeder_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|wr_reg_temp_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[0]~feeder .extended_lut = "off";
defparam \reg_file|wr_reg_temp_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|wr_reg_temp_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N13
dffeas \reg_file|wr_reg_temp_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\reg_file|wr_reg_temp_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_1[0] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N46
dffeas \reg_file|wr_reg_temp_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_2[0] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y12_N49
dffeas \reg_file|wr_reg_temp_3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_reg_temp_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_reg_temp_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_reg_temp_3[0] .is_wysiwyg = "true";
defparam \reg_file|wr_reg_temp_3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N31
dffeas \pc_top|p_mux|address_from_jalr_temp[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N52
dffeas \pc_top|p_mux|address_from_increment_temp_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[10]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[10]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[10]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N56
dffeas \pc_top|p_mux|address_from_increment_temp_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N20
dffeas \pc_top|p_mux|address_from_increment_temp_3[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N58
dffeas \pc_top|p_mux|address_from_branch_temp_1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \pc_top|p_mux|address_from_branch_temp_2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[10] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N3
cyclonev_lcell_comb \pc_top|my_pc|address_out~8 (
// Equation(s):
// \pc_top|my_pc|address_out~8_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [10] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (\pc_top|p_mux|address_from_increment_temp_3 [10]) # (\my_alu|take_branch~q ) ) ) ) # ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [10] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & \pc_top|p_mux|address_from_increment_temp_3 [10]) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [10] & ( 
// !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\pc_top|p_mux|jalr_branch_temp_2~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [10])))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((!\my_alu|take_branch~q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [10]))) # (\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_jalr_temp [10])))) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [10] & ( !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( 
// (!\pc_top|p_mux|jalr_branch_temp_2~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [10])))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((!\my_alu|take_branch~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [10]))) # (\my_alu|take_branch~q  & 
// (\pc_top|p_mux|address_from_jalr_temp [10])))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\my_alu|take_branch~q ),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [10]),
	.datad(!\pc_top|p_mux|address_from_increment_temp_3 [10]),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [10]),
	.dataf(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~8 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~8 .lut_mask = 64'h01EF01EF00CC33FF;
defparam \pc_top|my_pc|address_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \pc_top|my_pc|address_out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[10] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \control|Mux3~0 (
// Equation(s):
// \control|Mux3~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  ) ) ) # ( \control|inst_tp|WideOr0~0_combout  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout 
//  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\control|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux3~0 .extended_lut = "off";
defparam \control|Mux3~0 .lut_mask = 64'h55550F0F555500FF;
defparam \control|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N41
dffeas \my_alu|imm_delay[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[9] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N28
dffeas \pc_top|p_mux|address_from_jalr_temp[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N55
dffeas \pc_top|p_mux|address_from_branch_temp_1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N22
dffeas \pc_top|p_mux|address_from_branch_temp_2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[9] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \pc_top|my_pc|address_out~7 (
// Equation(s):
// \pc_top|my_pc|address_out~7_combout  = ( \pc_top|p_mux|address_from_jalr_temp [9] & ( \pc_top|p_mux|address_from_branch_temp_2 [9] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) # (\pc_top|p_mux|jalr_branch_temp_2~q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [9]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [9] & ( \pc_top|p_mux|address_from_branch_temp_2 [9] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [9])))) # 
// (\my_alu|take_branch~q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q  & \pc_top|p_mux|address_from_increment_temp_3 [9])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [9] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [9] & ( (!\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [9])))) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((\pc_top|p_mux|address_from_increment_temp_3 [9]) # (\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [9] & ( !\pc_top|p_mux|address_from_branch_temp_2 [9] & ( (\pc_top|p_mux|address_from_increment_temp_3 [9] & 
// ((!\my_alu|take_branch~q ) # ((!\pc_top|p_mux|jalr_branch_temp_2~q  & !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q )))) ) ) )

	.dataa(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [9]),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [9]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~7 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~7 .lut_mask = 64'h32303730323F373F;
defparam \pc_top|my_pc|address_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N14
dffeas \pc_top|my_pc|address_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[9] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N33
cyclonev_lcell_comb \control|Mux4~0 (
// Equation(s):
// \control|Mux4~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  ) ) ) # ( \control|inst_tp|WideOr0~0_combout  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout 
//  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29  ) ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\control|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux4~0 .extended_lut = "off";
defparam \control|Mux4~0 .lut_mask = 64'h33330F0F333300FF;
defparam \control|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N35
dffeas \my_alu|imm_delay[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[8] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N25
dffeas \pc_top|p_mux|address_from_jalr_temp[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N52
dffeas \pc_top|p_mux|address_from_branch_temp_1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N59
dffeas \pc_top|p_mux|address_from_branch_temp_2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[8] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \pc_top|my_pc|address_out~6 (
// Equation(s):
// \pc_top|my_pc|address_out~6_combout  = ( \pc_top|p_mux|address_from_jalr_temp [8] & ( \pc_top|p_mux|address_from_branch_temp_2 [8] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [8]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [8] & ( \pc_top|p_mux|address_from_branch_temp_2 [8] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [8])) # 
// (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [8] & !\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [8] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [8] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [8])) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # 
// (\pc_top|p_mux|address_from_increment_temp_3 [8])))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [8] & ( !\pc_top|p_mux|address_from_branch_temp_2 [8] & ( (\pc_top|p_mux|address_from_increment_temp_3 [8] & ((!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [8]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [8]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~6 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~6 .lut_mask = 64'h5450545C5753575F;
defparam \pc_top|my_pc|address_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N32
dffeas \pc_top|my_pc|address_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[8] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N36
cyclonev_lcell_comb \control|Decoder4~0 (
// Equation(s):
// \control|Decoder4~0_combout  = ( \control|WideOr19~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\control|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder4~0 .extended_lut = "off";
defparam \control|Decoder4~0 .lut_mask = 64'h0000000000FF00FF;
defparam \control|Decoder4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \control|Decoder4~3 (
// Equation(s):
// \control|Decoder4~3_combout  = ( \control|Decoder4~0_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|Decoder4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder4~3 .extended_lut = "off";
defparam \control|Decoder4~3 .lut_mask = 64'h0000000000100010;
defparam \control|Decoder4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N31
dffeas \pc_top|p_mux|jalr_branch_temp_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Decoder4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|jalr_branch_temp_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|jalr_branch_temp_1 .is_wysiwyg = "true";
defparam \pc_top|p_mux|jalr_branch_temp_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N39
cyclonev_lcell_comb \pc_top|p_mux|jalr_branch_temp_2~feeder (
// Equation(s):
// \pc_top|p_mux|jalr_branch_temp_2~feeder_combout  = ( \pc_top|p_mux|jalr_branch_temp_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|jalr_branch_temp_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|jalr_branch_temp_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|jalr_branch_temp_2~feeder .extended_lut = "off";
defparam \pc_top|p_mux|jalr_branch_temp_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|jalr_branch_temp_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N40
dffeas \pc_top|p_mux|jalr_branch_temp_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|jalr_branch_temp_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|jalr_branch_temp_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|jalr_branch_temp_2 .is_wysiwyg = "true";
defparam \pc_top|p_mux|jalr_branch_temp_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N22
dffeas \pc_top|p_mux|address_from_jalr_temp[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N49
dffeas \pc_top|p_mux|address_from_branch_temp_1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N23
dffeas \pc_top|p_mux|address_from_branch_temp_2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[7] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \pc_top|my_pc|address_out~5 (
// Equation(s):
// \pc_top|my_pc|address_out~5_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [7] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (\pc_top|p_mux|address_from_increment_temp_3 [7]) # (\my_alu|take_branch~q ) ) ) ) # ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [7] & ( \pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & \pc_top|p_mux|address_from_increment_temp_3 [7]) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [7] & ( 
// !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [7])) # (\my_alu|take_branch~q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [7])) # 
// (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [7]))))) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [7] & ( !\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ( (!\my_alu|take_branch~q  & 
// (\pc_top|p_mux|address_from_increment_temp_3 [7])) # (\my_alu|take_branch~q  & ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [7])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp 
// [7]))))) ) ) )

	.dataa(!\my_alu|take_branch~q ),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [7]),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\pc_top|p_mux|address_from_jalr_temp [7]),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [7]),
	.dataf(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~5 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~5 .lut_mask = 64'h3237323722227777;
defparam \pc_top|my_pc|address_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N26
dffeas \pc_top|my_pc|address_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[7] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \control|Selector36~0 (
// Equation(s):
// \control|Selector36~0_combout  = ( \control|Equal5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & 
// ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) # (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ))) ) ) ) # ( !\control|Equal5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( \control|Equal5~0_combout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) # 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 )))) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) # 
// ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 )))) ) ) ) # ( !\control|Equal5~0_combout  & ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & ((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ))) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\control|Equal5~0_combout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector36~0 .extended_lut = "off";
defparam \control|Selector36~0 .lut_mask = 64'h22AA32FB8888C8C8;
defparam \control|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N51
cyclonev_lcell_comb \control|Selector36~1 (
// Equation(s):
// \control|Selector36~1_combout  = ( \control|Selector36~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )) # 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ))) ) ) # ( !\control|Selector36~0_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13  & \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\control|Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector36~1 .extended_lut = "off";
defparam \control|Selector36~1 .lut_mask = 64'h0004000422262226;
defparam \control|Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N52
dffeas \my_alu|control_delay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|control_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|control_delay[2] .is_wysiwyg = "true";
defparam \my_alu|control_delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N12
cyclonev_lcell_comb \my_alu|out~141 (
// Equation(s):
// \my_alu|out~141_combout  = ( \my_alu|ShiftLeft0~13_combout  & ( \my_alu|ShiftLeft0~12_combout  & ( ((!\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~37_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout )))) # 
// (\my_alu|Mux29~0_combout ) ) ) ) # ( !\my_alu|ShiftLeft0~13_combout  & ( \my_alu|ShiftLeft0~12_combout  & ( (!\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout )) # (\my_alu|ShiftLeft0~37_combout ))) # (\my_alu|Mux28~0_combout  & 
// (((\my_alu|ShiftLeft0~14_combout  & !\my_alu|Mux29~0_combout )))) ) ) ) # ( \my_alu|ShiftLeft0~13_combout  & ( !\my_alu|ShiftLeft0~12_combout  & ( (!\my_alu|Mux28~0_combout  & (\my_alu|ShiftLeft0~37_combout  & ((!\my_alu|Mux29~0_combout )))) # 
// (\my_alu|Mux28~0_combout  & (((\my_alu|Mux29~0_combout ) # (\my_alu|ShiftLeft0~14_combout )))) ) ) ) # ( !\my_alu|ShiftLeft0~13_combout  & ( !\my_alu|ShiftLeft0~12_combout  & ( (!\my_alu|Mux29~0_combout  & ((!\my_alu|Mux28~0_combout  & 
// (\my_alu|ShiftLeft0~37_combout )) # (\my_alu|Mux28~0_combout  & ((\my_alu|ShiftLeft0~14_combout ))))) ) ) )

	.dataa(!\my_alu|ShiftLeft0~37_combout ),
	.datab(!\my_alu|Mux28~0_combout ),
	.datac(!\my_alu|ShiftLeft0~14_combout ),
	.datad(!\my_alu|Mux29~0_combout ),
	.datae(!\my_alu|ShiftLeft0~13_combout ),
	.dataf(!\my_alu|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~141 .extended_lut = "off";
defparam \my_alu|out~141 .lut_mask = 64'h4700473347CC47FF;
defparam \my_alu|out~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N30
cyclonev_lcell_comb \my_alu|out~139 (
// Equation(s):
// \my_alu|out~139_combout  = ( \my_alu|ShiftRight0~33_combout  & ( \my_alu|ShiftRight1~12_combout  & ( (!\my_alu|out[30]~1_combout ) # (\reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\my_alu|ShiftRight0~33_combout  & ( 
// \my_alu|ShiftRight1~12_combout  & ( (!\my_alu|out[30]~1_combout  & ((!\my_alu|control_delay[0]~DUPLICATE_q ) # (!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) # (\my_alu|out[30]~1_combout  & 
// ((\reg_file|register_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \my_alu|ShiftRight0~33_combout  & ( !\my_alu|ShiftRight1~12_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a31  & ((\my_alu|out[30]~1_combout ) # 
// (\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( !\my_alu|ShiftRight0~33_combout  & ( !\my_alu|ShiftRight1~12_combout  & ( (\my_alu|out[30]~1_combout  & \reg_file|register_rtl_0|auto_generated|ram_block1a31 ) ) ) )

	.dataa(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(!\my_alu|ShiftRight0~33_combout ),
	.dataf(!\my_alu|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~139 .extended_lut = "off";
defparam \my_alu|out~139 .lut_mask = 64'h03030707CBCBCFCF;
defparam \my_alu|out~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N0
cyclonev_lcell_comb \my_alu|out~142 (
// Equation(s):
// \my_alu|out~142_combout  = ( \my_alu|out[30]~95_combout  & ( \my_alu|out~139_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out~140_combout )) # (\my_alu|out[30]~8_combout  & ((\my_alu|ShiftLeft0~41_combout ))) ) ) ) # ( !\my_alu|out[30]~95_combout  
// & ( \my_alu|out~139_combout  & ( (!\my_alu|out[30]~8_combout ) # (\my_alu|out~141_combout ) ) ) ) # ( \my_alu|out[30]~95_combout  & ( !\my_alu|out~139_combout  & ( (!\my_alu|out[30]~8_combout  & (\my_alu|out~140_combout )) # (\my_alu|out[30]~8_combout  & 
// ((\my_alu|ShiftLeft0~41_combout ))) ) ) ) # ( !\my_alu|out[30]~95_combout  & ( !\my_alu|out~139_combout  & ( (\my_alu|out[30]~8_combout  & \my_alu|out~141_combout ) ) ) )

	.dataa(!\my_alu|out~140_combout ),
	.datab(!\my_alu|ShiftLeft0~41_combout ),
	.datac(!\my_alu|out[30]~8_combout ),
	.datad(!\my_alu|out~141_combout ),
	.datae(!\my_alu|out[30]~95_combout ),
	.dataf(!\my_alu|out~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~142 .extended_lut = "off";
defparam \my_alu|out~142 .lut_mask = 64'h000F5353F0FF5353;
defparam \my_alu|out~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N57
cyclonev_lcell_comb \my_alu|out~138 (
// Equation(s):
// \my_alu|out~138_combout  = ( \my_alu|Add4~77_sumout  & ( ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~77_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux13~0_combout )))) # (\my_alu|control_delay [1]) ) ) # ( 
// !\my_alu|Add4~77_sumout  & ( (!\my_alu|control_delay [1] & ((!\my_alu|control_delay[0]~DUPLICATE_q  & (\my_alu|Add3~77_sumout )) # (\my_alu|control_delay[0]~DUPLICATE_q  & ((\my_alu|Mux13~0_combout ))))) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Add3~77_sumout ),
	.datad(!\my_alu|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\my_alu|Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~138 .extended_lut = "off";
defparam \my_alu|out~138 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \my_alu|out~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N6
cyclonev_lcell_comb \my_alu|out~143 (
// Equation(s):
// \my_alu|out~143_combout  = ( \my_alu|Mux13~0_combout  & ( \my_alu|Add1~77_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])) # (\reg_file|register_rtl_0|auto_generated|ram_block1a18 ))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~77_sumout ) # (\my_alu|control_delay [1])))) ) ) ) # ( !\my_alu|Mux13~0_combout  & ( \my_alu|Add1~77_sumout  & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (((!\my_alu|control_delay [1])))) # 
// (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~77_sumout ))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( \my_alu|Mux13~0_combout  & ( !\my_alu|Add1~77_sumout  
// & ( (!\my_alu|control_delay[0]~DUPLICATE_q  & (\reg_file|register_rtl_0|auto_generated|ram_block1a18  & (\my_alu|control_delay [1]))) # (\my_alu|control_delay[0]~DUPLICATE_q  & (((\my_alu|Add2~77_sumout ) # (\my_alu|control_delay [1])))) ) ) ) # ( 
// !\my_alu|Mux13~0_combout  & ( !\my_alu|Add1~77_sumout  & ( (\my_alu|control_delay[0]~DUPLICATE_q  & ((!\my_alu|control_delay [1] & ((\my_alu|Add2~77_sumout ))) # (\my_alu|control_delay [1] & (\reg_file|register_rtl_0|auto_generated|ram_block1a18 )))) ) ) 
// )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|control_delay [1]),
	.datad(!\my_alu|Add2~77_sumout ),
	.datae(!\my_alu|Mux13~0_combout ),
	.dataf(!\my_alu|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~143 .extended_lut = "off";
defparam \my_alu|out~143 .lut_mask = 64'h01310737C1F1C7F7;
defparam \my_alu|out~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N48
cyclonev_lcell_comb \my_alu|out~144 (
// Equation(s):
// \my_alu|out~144_combout  = ( \my_alu|out~138_combout  & ( \my_alu|out~143_combout  & ( (!\my_alu|control_delay [2]) # ((\my_alu|control_delay [4]) # (\my_alu|out~142_combout )) ) ) ) # ( !\my_alu|out~138_combout  & ( \my_alu|out~143_combout  & ( 
// (!\my_alu|control_delay [4] & ((!\my_alu|control_delay [2]) # (\my_alu|out~142_combout ))) ) ) ) # ( \my_alu|out~138_combout  & ( !\my_alu|out~143_combout  & ( ((\my_alu|control_delay [2] & \my_alu|out~142_combout )) # (\my_alu|control_delay [4]) ) ) ) # 
// ( !\my_alu|out~138_combout  & ( !\my_alu|out~143_combout  & ( (\my_alu|control_delay [2] & (\my_alu|out~142_combout  & !\my_alu|control_delay [4])) ) ) )

	.dataa(!\my_alu|control_delay [2]),
	.datab(gnd),
	.datac(!\my_alu|out~142_combout ),
	.datad(!\my_alu|control_delay [4]),
	.datae(!\my_alu|out~138_combout ),
	.dataf(!\my_alu|out~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~144 .extended_lut = "off";
defparam \my_alu|out~144 .lut_mask = 64'h050005FFAF00AFFF;
defparam \my_alu|out~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N50
dffeas \my_alu|out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|out~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_alu|out[22]~100_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|out[18] .is_wysiwyg = "true";
defparam \my_alu|out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \d_mem|LessThan2~2 (
// Equation(s):
// \d_mem|LessThan2~2_combout  = ( !\my_alu|out [28] & ( !\my_alu|out [20] & ( (!\my_alu|out [18] & (!\my_alu|out [19] & (!\my_alu|out [21] & !\my_alu|out [22]))) ) ) )

	.dataa(!\my_alu|out [18]),
	.datab(!\my_alu|out [19]),
	.datac(!\my_alu|out [21]),
	.datad(!\my_alu|out [22]),
	.datae(!\my_alu|out [28]),
	.dataf(!\my_alu|out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~2 .extended_lut = "off";
defparam \d_mem|LessThan2~2 .lut_mask = 64'h8000000000000000;
defparam \d_mem|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N54
cyclonev_lcell_comb \d_mem|LessThan2~4 (
// Equation(s):
// \d_mem|LessThan2~4_combout  = ( \d_mem|LessThan2~1_combout  & ( \d_mem|LessThan2~0_combout  & ( (\d_mem|LessThan2~2_combout  & (\d_mem|LessThan2~3_combout  & !\my_alu|out [17])) ) ) ) # ( !\d_mem|LessThan2~1_combout  & ( \d_mem|LessThan2~0_combout  & ( 
// (\d_mem|LessThan2~2_combout  & (\d_mem|LessThan2~3_combout  & ((!\my_alu|out [16]) # (!\my_alu|out [17])))) ) ) ) # ( \d_mem|LessThan2~1_combout  & ( !\d_mem|LessThan2~0_combout  & ( (\d_mem|LessThan2~2_combout  & (\d_mem|LessThan2~3_combout  & 
// ((!\my_alu|out [16]) # (!\my_alu|out [17])))) ) ) ) # ( !\d_mem|LessThan2~1_combout  & ( !\d_mem|LessThan2~0_combout  & ( (\d_mem|LessThan2~2_combout  & (\d_mem|LessThan2~3_combout  & ((!\my_alu|out [16]) # (!\my_alu|out [17])))) ) ) )

	.dataa(!\d_mem|LessThan2~2_combout ),
	.datab(!\my_alu|out [16]),
	.datac(!\d_mem|LessThan2~3_combout ),
	.datad(!\my_alu|out [17]),
	.datae(!\d_mem|LessThan2~1_combout ),
	.dataf(!\d_mem|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~4 .extended_lut = "off";
defparam \d_mem|LessThan2~4 .lut_mask = 64'h0504050405040500;
defparam \d_mem|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N21
cyclonev_lcell_comb \d_mem|data_memory_bank_3~0 (
// Equation(s):
// \d_mem|data_memory_bank_3~0_combout  = ( \my_alu|out [1] & ( !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q  $ (((!\d_mem|xfer_size_delay_2 [1] & !\my_alu|out [0]))) ) ) # ( !\my_alu|out [1] & ( (\d_mem|xfer_size_delay_2 [1] & 
// !\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ) ) )

	.dataa(!\d_mem|xfer_size_delay_2 [1]),
	.datab(!\d_mem|xfer_size_delay_2[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_alu|out [0]),
	.datae(gnd),
	.dataf(!\my_alu|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~0 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~0 .lut_mask = 64'h4444444466CC66CC;
defparam \d_mem|data_memory_bank_3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N39
cyclonev_lcell_comb \d_mem|data_memory_bank_3~1 (
// Equation(s):
// \d_mem|data_memory_bank_3~1_combout  = ( !\reg_file|wr_en_temp_2 [1] & ( (\d_mem|write_en_delay_2~q  & (\d_mem|data_memory_bank_3~0_combout  & ((!\d_mem|always2~1_combout ) # (\d_mem|LessThan2~4_combout )))) ) )

	.dataa(!\d_mem|write_en_delay_2~q ),
	.datab(!\d_mem|LessThan2~4_combout ),
	.datac(!\d_mem|always2~1_combout ),
	.datad(!\d_mem|data_memory_bank_3~0_combout ),
	.datae(gnd),
	.dataf(!\reg_file|wr_en_temp_2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|data_memory_bank_3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|data_memory_bank_3~1 .extended_lut = "off";
defparam \d_mem|data_memory_bank_3~1 .lut_mask = 64'h0051005100000000;
defparam \d_mem|data_memory_bank_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N54
cyclonev_lcell_comb \reg_file|register~2 (
// Equation(s):
// \reg_file|register~2_combout  = ( \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \reg_file|register~1_combout  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) ) # ( 
// !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \reg_file|register~1_combout  & ( \d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) ) # ( 
// \d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\reg_file|register~1_combout  & ( (!\d_mem|always4~6_combout  & (((\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\d_mem|always4~6_combout  & 
// (((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\d_mem|bank_num_delayed[1]~DUPLICATE_q ))) ) ) ) # ( !\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\reg_file|register~1_combout  & ( 
// (!\d_mem|always4~6_combout  & (((\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\d_mem|always4~6_combout  & (!\d_mem|bank_num_delayed[1]~DUPLICATE_q  & 
// ((\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) ) )

	.dataa(!\d_mem|bank_num_delayed[1]~DUPLICATE_q ),
	.datab(!\d_mem|always4~6_combout ),
	.datac(!\d_mem|data_memory_bank_0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\d_mem|data_memory_bank_1_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\d_mem|data_memory_bank_2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\reg_file|register~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~2 .extended_lut = "off";
defparam \reg_file|register~2 .lut_mask = 64'h0C2E1D3F0F0F0F0F;
defparam \reg_file|register~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N48
cyclonev_lcell_comb \reg_file|register~5 (
// Equation(s):
// \reg_file|register~5_combout  = ( \d_mem|bank_num_delayed[0]~DUPLICATE_q  & ( (!\reg_file|register~3_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\reg_file|register~4_combout ))) # (\reg_file|register~3_combout  
// & (((\reg_file|register~2_combout ) # (\reg_file|register~4_combout )))) ) ) # ( !\d_mem|bank_num_delayed[0]~DUPLICATE_q  & ( (!\reg_file|register~3_combout  & (\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// (\reg_file|register~4_combout ))) # (\reg_file|register~3_combout  & (((!\reg_file|register~4_combout  & \reg_file|register~2_combout )))) ) )

	.dataa(!\d_mem|data_memory_bank_3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\reg_file|register~3_combout ),
	.datac(!\reg_file|register~4_combout ),
	.datad(!\reg_file|register~2_combout ),
	.datae(gnd),
	.dataf(!\d_mem|bank_num_delayed[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~5 .extended_lut = "off";
defparam \reg_file|register~5 .lut_mask = 64'h0434043407370737;
defparam \reg_file|register~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N39
cyclonev_lcell_comb \my_alu|out~112 (
// Equation(s):
// \my_alu|out~112_combout  = ( \my_alu|Mux9~0_combout  & ( !\reg_file|register_rtl_0|auto_generated|ram_block1a22  ) ) # ( !\my_alu|Mux9~0_combout  & ( \reg_file|register_rtl_0|auto_generated|ram_block1a22  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|register_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|out~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|out~112 .extended_lut = "off";
defparam \my_alu|out~112 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_alu|out~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N21
cyclonev_lcell_comb \my_alu|Mux32~4 (
// Equation(s):
// \my_alu|Mux32~4_combout  = ( !\my_alu|out~147_combout  & ( (!\my_alu|out~112_combout  & \my_alu|Mux32~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|out~112_combout ),
	.datad(!\my_alu|Mux32~3_combout ),
	.datae(gnd),
	.dataf(!\my_alu|out~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~4 .extended_lut = "off";
defparam \my_alu|Mux32~4 .lut_mask = 64'h00F000F000000000;
defparam \my_alu|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N24
cyclonev_lcell_comb \my_alu|Mux32~7 (
// Equation(s):
// \my_alu|Mux32~7_combout  = ( \reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( \my_alu|Mux30~0_combout  & ( (!\my_alu|control_delay [1] & (!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\my_alu|Mux31~0_combout ))) ) ) ) # ( 
// !\reg_file|register_rtl_0|auto_generated|ram_block1a1  & ( !\my_alu|Mux30~0_combout  & ( (!\my_alu|control_delay [1] & (!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (\my_alu|Mux31~0_combout ))) ) ) )

	.dataa(!\reg_file|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\my_alu|Mux31~0_combout ),
	.datac(!\my_alu|control_delay [1]),
	.datad(gnd),
	.datae(!\reg_file|register_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\my_alu|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~7 .extended_lut = "off";
defparam \my_alu|Mux32~7 .lut_mask = 64'h9090000000009090;
defparam \my_alu|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \my_alu|Mux32~8 (
// Equation(s):
// \my_alu|Mux32~8_combout  = ( \my_alu|Mux28~0_combout  & ( \my_alu|Mux32~7_combout  & ( (\reg_file|register_rtl_0|auto_generated|ram_block1a3  & (!\my_alu|Mux29~0_combout  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) ) ) ) # ( 
// !\my_alu|Mux28~0_combout  & ( \my_alu|Mux32~7_combout  & ( (!\reg_file|register_rtl_0|auto_generated|ram_block1a3  & (!\my_alu|Mux29~0_combout  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a2 ))) ) ) )

	.dataa(!\my_alu|Mux29~0_combout ),
	.datab(!\reg_file|register_rtl_0|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\my_alu|Mux28~0_combout ),
	.dataf(!\my_alu|Mux32~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~8 .extended_lut = "off";
defparam \my_alu|Mux32~8 .lut_mask = 64'h0000000088442211;
defparam \my_alu|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N36
cyclonev_lcell_comb \my_alu|Mux32~9 (
// Equation(s):
// \my_alu|Mux32~9_combout  = ( \my_alu|Mux32~8_combout  & ( \my_alu|Mux32~5_combout  & ( (\my_alu|Mux32~1_combout  & (!\my_alu|out[30]~1_combout  $ (\reg_file|register_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(gnd),
	.datab(!\my_alu|out[30]~1_combout ),
	.datac(!\my_alu|Mux32~1_combout ),
	.datad(!\reg_file|register_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\my_alu|Mux32~8_combout ),
	.dataf(!\my_alu|Mux32~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~9 .extended_lut = "off";
defparam \my_alu|Mux32~9 .lut_mask = 64'h0000000000000C03;
defparam \my_alu|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N51
cyclonev_lcell_comb \my_alu|Mux32~11 (
// Equation(s):
// \my_alu|Mux32~11_combout  = ( \my_alu|Mux32~9_combout  & ( \my_alu|Mux32~2_combout  & ( (!\my_alu|control_delay [2] & ((!\my_alu|Mux32~4_combout ) # (!\my_alu|Mux32~0_combout ))) ) ) ) # ( !\my_alu|Mux32~9_combout  & ( \my_alu|Mux32~2_combout  & ( 
// !\my_alu|control_delay [2] ) ) ) # ( \my_alu|Mux32~9_combout  & ( !\my_alu|Mux32~2_combout  & ( !\my_alu|control_delay [2] ) ) ) # ( !\my_alu|Mux32~9_combout  & ( !\my_alu|Mux32~2_combout  & ( !\my_alu|control_delay [2] ) ) )

	.dataa(!\my_alu|Mux32~4_combout ),
	.datab(!\my_alu|control_delay [2]),
	.datac(!\my_alu|Mux32~0_combout ),
	.datad(gnd),
	.datae(!\my_alu|Mux32~9_combout ),
	.dataf(!\my_alu|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~11 .extended_lut = "off";
defparam \my_alu|Mux32~11 .lut_mask = 64'hCCCCCCCCCCCCC8C8;
defparam \my_alu|Mux32~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N57
cyclonev_lcell_comb \my_alu|Mux32~6 (
// Equation(s):
// \my_alu|Mux32~6_combout  = ( \my_alu|control_delay [2] & ( (!\my_alu|control_delay [1] & (!\my_alu|control_delay [4] & \my_alu|control_delay [3])) ) )

	.dataa(!\my_alu|control_delay [1]),
	.datab(gnd),
	.datac(!\my_alu|control_delay [4]),
	.datad(!\my_alu|control_delay [3]),
	.datae(gnd),
	.dataf(!\my_alu|control_delay [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~6 .extended_lut = "off";
defparam \my_alu|Mux32~6 .lut_mask = 64'h0000000000A000A0;
defparam \my_alu|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N12
cyclonev_lcell_comb \my_alu|Mux32~12 (
// Equation(s):
// \my_alu|Mux32~12_combout  = ( \my_alu|LessThan1~11_combout  & ( \my_alu|LessThan1~15_combout  & ( (\my_alu|Mux32~6_combout  & (!\my_alu|control_delay[0]~DUPLICATE_q  $ (((!\my_alu|LessThan1~16_combout  & !\my_alu|Mux32~5_combout ))))) ) ) ) # ( 
// !\my_alu|LessThan1~11_combout  & ( \my_alu|LessThan1~15_combout  & ( (\my_alu|Mux32~6_combout  & (!\my_alu|LessThan1~16_combout  $ (!\my_alu|control_delay[0]~DUPLICATE_q ))) ) ) ) # ( \my_alu|LessThan1~11_combout  & ( !\my_alu|LessThan1~15_combout  & ( 
// (\my_alu|Mux32~6_combout  & (!\my_alu|control_delay[0]~DUPLICATE_q  $ (((!\my_alu|LessThan1~16_combout  & !\my_alu|Mux32~5_combout ))))) ) ) ) # ( !\my_alu|LessThan1~11_combout  & ( !\my_alu|LessThan1~15_combout  & ( (\my_alu|Mux32~6_combout  & 
// (!\my_alu|control_delay[0]~DUPLICATE_q  $ (((!\my_alu|LessThan1~16_combout  & !\my_alu|Mux32~5_combout ))))) ) ) )

	.dataa(!\my_alu|LessThan1~16_combout ),
	.datab(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.datac(!\my_alu|Mux32~5_combout ),
	.datad(!\my_alu|Mux32~6_combout ),
	.datae(!\my_alu|LessThan1~11_combout ),
	.dataf(!\my_alu|LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~12 .extended_lut = "off";
defparam \my_alu|Mux32~12 .lut_mask = 64'h006C006C0066006C;
defparam \my_alu|Mux32~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N21
cyclonev_lcell_comb \my_alu|Mux32~14 (
// Equation(s):
// \my_alu|Mux32~14_combout  = ( \my_alu|control_delay [1] & ( \my_alu|control_delay [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|control_delay [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_alu|control_delay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~14 .extended_lut = "off";
defparam \my_alu|Mux32~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_alu|Mux32~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N54
cyclonev_lcell_comb \my_alu|Mux32~13 (
// Equation(s):
// \my_alu|Mux32~13_combout  = ( \my_alu|control_delay[0]~DUPLICATE_q  & ( !\my_alu|Mux32~12_combout  & ( ((!\my_alu|Mux32~11_combout ) # (!\my_alu|control_delay [3])) # (\my_alu|control_delay [4]) ) ) ) # ( !\my_alu|control_delay[0]~DUPLICATE_q  & ( 
// !\my_alu|Mux32~12_combout  & ( ((!\my_alu|control_delay [4] & ((!\my_alu|control_delay [3]) # (\my_alu|Mux32~11_combout ))) # (\my_alu|control_delay [4] & ((\my_alu|control_delay [3])))) # (\my_alu|control_delay [2]) ) ) )

	.dataa(!\my_alu|control_delay [4]),
	.datab(!\my_alu|control_delay [2]),
	.datac(!\my_alu|Mux32~11_combout ),
	.datad(!\my_alu|control_delay [3]),
	.datae(!\my_alu|control_delay[0]~DUPLICATE_q ),
	.dataf(!\my_alu|Mux32~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~13 .extended_lut = "off";
defparam \my_alu|Mux32~13 .lut_mask = 64'hBB7FFFF500000000;
defparam \my_alu|Mux32~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N42
cyclonev_lcell_comb \my_alu|Mux32~10 (
// Equation(s):
// \my_alu|Mux32~10_combout  = ( \my_alu|Mux32~13_combout  & ( \my_alu|less_than_temp[31]~1_sumout  & ( (\my_alu|Mux32~11_combout  & (!\my_alu|control_delay [4] & ((\my_alu|Mux32~14_combout ) # (\my_alu|Mux32~12_combout )))) ) ) ) # ( 
// !\my_alu|Mux32~13_combout  & ( \my_alu|less_than_temp[31]~1_sumout  & ( (!\my_alu|Mux32~11_combout ) # (((!\my_alu|Mux32~14_combout ) # (\my_alu|control_delay [4])) # (\my_alu|Mux32~12_combout )) ) ) ) # ( !\my_alu|Mux32~13_combout  & ( 
// !\my_alu|less_than_temp[31]~1_sumout  ) )

	.dataa(!\my_alu|Mux32~11_combout ),
	.datab(!\my_alu|Mux32~12_combout ),
	.datac(!\my_alu|Mux32~14_combout ),
	.datad(!\my_alu|control_delay [4]),
	.datae(!\my_alu|Mux32~13_combout ),
	.dataf(!\my_alu|less_than_temp[31]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_alu|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_alu|Mux32~10 .extended_lut = "off";
defparam \my_alu|Mux32~10 .lut_mask = 64'hFFFF0000FBFF1500;
defparam \my_alu|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N44
dffeas \my_alu|take_branch (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_alu|Mux32~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|take_branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|take_branch .is_wysiwyg = "true";
defparam \my_alu|take_branch .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N20
dffeas \pc_top|p_mux|address_from_jalr_temp[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N46
dffeas \pc_top|p_mux|address_from_branch_temp_1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[6]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[6]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[6]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N55
dffeas \pc_top|p_mux|address_from_branch_temp_2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[6] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N6
cyclonev_lcell_comb \pc_top|my_pc|address_out~4 (
// Equation(s):
// \pc_top|my_pc|address_out~4_combout  = ( \pc_top|p_mux|address_from_jalr_temp [6] & ( \pc_top|p_mux|address_from_branch_temp_2 [6] & ( ((\my_alu|take_branch~q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
// )))) # (\pc_top|p_mux|address_from_increment_temp_3 [6]) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [6] & ( \pc_top|p_mux|address_from_branch_temp_2 [6] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [6])) # 
// (\my_alu|take_branch~q  & (((\pc_top|p_mux|address_from_increment_temp_3 [6] & !\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ))) ) ) ) # ( \pc_top|p_mux|address_from_jalr_temp [6] & ( 
// !\pc_top|p_mux|address_from_branch_temp_2 [6] & ( (!\my_alu|take_branch~q  & (\pc_top|p_mux|address_from_increment_temp_3 [6])) # (\my_alu|take_branch~q  & (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|jalr_branch_temp_2~q ) # 
// (\pc_top|p_mux|address_from_increment_temp_3 [6])))) ) ) ) # ( !\pc_top|p_mux|address_from_jalr_temp [6] & ( !\pc_top|p_mux|address_from_branch_temp_2 [6] & ( (\pc_top|p_mux|address_from_increment_temp_3 [6] & ((!\my_alu|take_branch~q ) # 
// ((!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & !\pc_top|p_mux|jalr_branch_temp_2~q )))) ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [6]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\my_alu|take_branch~q ),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_jalr_temp [6]),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~4 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~4 .lut_mask = 64'h5450545C5753575F;
defparam \pc_top|my_pc|address_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N8
dffeas \pc_top|my_pc|address_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[6] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \control|Mux7~0 (
// Equation(s):
// \control|Mux7~0_combout  = ( \control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout  & ( \control|Mux5~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  ) ) ) # ( \control|inst_tp|WideOr0~0_combout  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25  ) ) ) # ( !\control|inst_tp|WideOr0~0_combout 
//  & ( !\control|Mux5~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\control|inst_tp|WideOr0~0_combout ),
	.dataf(!\control|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux7~0 .extended_lut = "off";
defparam \control|Mux7~0 .lut_mask = 64'h00FF0F0F00FF5555;
defparam \control|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N44
dffeas \my_alu|imm_delay[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[5] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N16
dffeas \pc_top|p_mux|address_from_jalr_temp[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N44
dffeas \pc_top|p_mux|address_from_branch_temp_1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N35
dffeas \pc_top|p_mux|address_from_branch_temp_2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[5] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \pc_top|my_pc|address_out~3 (
// Equation(s):
// \pc_top|my_pc|address_out~3_combout  = ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (\pc_top|p_mux|address_from_jalr_temp [5])) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q 
//  & ((\pc_top|p_mux|address_from_branch_temp_2 [5]))) ) ) ) # ( !\pc_top|p_mux|jalr_branch_temp_2~q  & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (\pc_top|p_mux|address_from_increment_temp_3 [5])) # 
// (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & ((\pc_top|p_mux|address_from_branch_temp_2 [5]))) ) ) ) # ( \pc_top|p_mux|jalr_branch_temp_2~q  & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [5] ) ) ) # ( 
// !\pc_top|p_mux|jalr_branch_temp_2~q  & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [5] ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [5]),
	.datab(!\pc_top|p_mux|address_from_jalr_temp [5]),
	.datac(!\pc_top|p_mux|address_from_branch_temp_2 [5]),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~3 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~3 .lut_mask = 64'h55555555550F330F;
defparam \pc_top|my_pc|address_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N20
dffeas \pc_top|my_pc|address_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|my_pc|address_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[5] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N15
cyclonev_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~0 .extended_lut = "off";
defparam \control|WideOr16~0 .lut_mask = 64'h000000000000F5F5;
defparam \control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \control|WideOr16~1 (
// Equation(s):
// \control|WideOr16~1_combout  = ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & ( \control|WideOr16~0_combout  ) ) # ( !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & ( \control|WideOr16~0_combout  & ( 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ) # (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & ( !\control|WideOr16~0_combout  ) ) # ( 
// !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & ( !\control|WideOr16~0_combout  ) )

	.dataa(gnd),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(gnd),
	.datae(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~1 .extended_lut = "off";
defparam \control|WideOr16~1 .lut_mask = 64'hFFFFFFFF3F3FFFFF;
defparam \control|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N25
dffeas \reg_file|wr_en_temp_1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|WideOr16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_en_temp_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_en_temp_1[0] .is_wysiwyg = "true";
defparam \reg_file|wr_en_temp_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N49
dffeas \reg_file|wr_en_temp_2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_en_temp_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_en_temp_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_en_temp_2[0] .is_wysiwyg = "true";
defparam \reg_file|wr_en_temp_2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N16
dffeas \reg_file|wr_en_temp_3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|wr_en_temp_2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|wr_en_temp_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|wr_en_temp_3[0] .is_wysiwyg = "true";
defparam \reg_file|wr_en_temp_3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N27
cyclonev_lcell_comb \reg_file|register~0 (
// Equation(s):
// \reg_file|register~0_combout  = ( \d_mem|read_en_delay_3~q  & ( (!\reg_file|wr_en_temp_3 [0] & \KEY[3]~input_o ) ) ) # ( !\d_mem|read_en_delay_3~q  & ( (\reg_file|wr_en_temp_3 [0] & \KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|wr_en_temp_3 [0]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\d_mem|read_en_delay_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|register~0 .extended_lut = "off";
defparam \reg_file|register~0 .lut_mask = 64'h000F000F00F000F0;
defparam \reg_file|register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N13
dffeas \pc_top|p_mux|address_from_jalr_temp[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N40
dffeas \pc_top|p_mux|address_from_branch_temp_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N48
cyclonev_lcell_comb \pc_top|p_mux|address_from_branch_temp_2[4]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_branch_temp_2[4]~feeder_combout  = ( \pc_top|p_mux|address_from_branch_temp_1 [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_branch_temp_1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_branch_temp_2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[4]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_branch_temp_2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_branch_temp_2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N49
dffeas \pc_top|p_mux|address_from_branch_temp_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_branch_temp_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N35
dffeas \pc_top|p_mux|address_from_increment_temp_1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N22
dffeas \pc_top|p_mux|address_from_increment_temp_2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N47
dffeas \pc_top|p_mux|address_from_increment_temp_3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[4] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N45
cyclonev_lcell_comb \pc_top|my_pc|address_out~2 (
// Equation(s):
// \pc_top|my_pc|address_out~2_combout  = ( \pc_top|p_mux|address_from_increment_temp_3 [4] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (((!\pc_top|p_mux|jalr_branch_temp_2~q )) # (\pc_top|p_mux|address_from_jalr_temp 
// [4]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (((\pc_top|p_mux|address_from_branch_temp_2 [4])))) ) ) ) # ( !\pc_top|p_mux|address_from_increment_temp_3 [4] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// (\pc_top|p_mux|address_from_jalr_temp [4] & ((\pc_top|p_mux|jalr_branch_temp_2~q )))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & (((\pc_top|p_mux|address_from_branch_temp_2 [4])))) ) ) ) # ( \pc_top|p_mux|address_from_increment_temp_3 [4] & ( 
// !\my_alu|take_branch~q  ) )

	.dataa(!\pc_top|p_mux|address_from_jalr_temp [4]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\pc_top|p_mux|address_from_branch_temp_2 [4]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_increment_temp_3 [4]),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~2 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~2 .lut_mask = 64'h0000FFFF0347CF47;
defparam \pc_top|my_pc|address_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N27
cyclonev_lcell_comb \pc_top|my_pc|address_out[4]~feeder (
// Equation(s):
// \pc_top|my_pc|address_out[4]~feeder_combout  = ( \pc_top|my_pc|address_out~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|my_pc|address_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out[4]~feeder .extended_lut = "off";
defparam \pc_top|my_pc|address_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|my_pc|address_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N29
dffeas \pc_top|my_pc|address_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[4] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N0
cyclonev_lcell_comb \control|Mux9~0 (
// Equation(s):
// \control|Mux9~0_combout  = ( \control|inst_tp|WideOr2~0_combout  & ( \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( 
// \control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( \control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( 
// \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( !\control|inst_tp|WideOr2~0_combout  & ( !\control|inst_tp|WideOr0~0_combout  & ( \inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11  ) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\control|inst_tp|WideOr2~0_combout ),
	.dataf(!\control|inst_tp|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Mux9~0 .extended_lut = "off";
defparam \control|Mux9~0 .lut_mask = 64'h555555550F0F00FF;
defparam \control|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N2
dffeas \my_alu|imm_delay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_alu|imm_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_alu|imm_delay[3] .is_wysiwyg = "true";
defparam \my_alu|imm_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N10
dffeas \pc_top|p_mux|address_from_jalr_temp[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N31
dffeas \pc_top|p_mux|address_from_increment_temp_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_1[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \pc_top|p_mux|address_from_increment_temp_2[3]~feeder (
// Equation(s):
// \pc_top|p_mux|address_from_increment_temp_2[3]~feeder_combout  = ( \pc_top|p_mux|address_from_increment_temp_1 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|address_from_increment_temp_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|address_from_increment_temp_2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[3]~feeder .extended_lut = "off";
defparam \pc_top|p_mux|address_from_increment_temp_2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|address_from_increment_temp_2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N38
dffeas \pc_top|p_mux|address_from_increment_temp_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|address_from_increment_temp_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_2[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N41
dffeas \pc_top|p_mux|address_from_increment_temp_3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_increment_temp_2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_increment_temp_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_increment_temp_3[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_increment_temp_3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N37
dffeas \pc_top|p_mux|address_from_branch_temp_1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y8_N52
dffeas \pc_top|p_mux|address_from_branch_temp_2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[3] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N48
cyclonev_lcell_comb \pc_top|my_pc|address_out~1 (
// Equation(s):
// \pc_top|my_pc|address_out~1_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [3] & ( \my_alu|take_branch~q  & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [3]))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// (\pc_top|p_mux|address_from_jalr_temp [3]))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [3] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((!\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_increment_temp_3 [3]))) # (\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_jalr_temp [3])))) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [3] & ( 
// !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [3] ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [3] & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [3] ) ) )

	.dataa(!\pc_top|p_mux|address_from_jalr_temp [3]),
	.datab(!\pc_top|p_mux|address_from_increment_temp_3 [3]),
	.datac(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datad(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [3]),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~1 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~1 .lut_mask = 64'h33333333350035FF;
defparam \pc_top|my_pc|address_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N50
dffeas \pc_top|my_pc|address_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[3] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \control|WideOr24~0 (
// Equation(s):
// \control|WideOr24~0_combout  = ( \control|Decoder4~0_combout  & ( (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & (((\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 )))) # 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2  & ((!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ) # (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  $ 
// (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 )))) ) ) # ( !\control|Decoder4~0_combout  )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|Decoder4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr24~0 .extended_lut = "off";
defparam \control|WideOr24~0 .lut_mask = 64'hFFFFFFFF33EB33EB;
defparam \control|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N13
dffeas \pc_top|p_mux|control_branch_temp_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|control_branch_temp_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|control_branch_temp_1 .is_wysiwyg = "true";
defparam \pc_top|p_mux|control_branch_temp_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \pc_top|p_mux|control_branch_temp_2~feeder (
// Equation(s):
// \pc_top|p_mux|control_branch_temp_2~feeder_combout  = ( \pc_top|p_mux|control_branch_temp_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_top|p_mux|control_branch_temp_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|p_mux|control_branch_temp_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|p_mux|control_branch_temp_2~feeder .extended_lut = "off";
defparam \pc_top|p_mux|control_branch_temp_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_top|p_mux|control_branch_temp_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N43
dffeas \pc_top|p_mux|control_branch_temp_2~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|p_mux|control_branch_temp_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|control_branch_temp_2~DUPLICATE .is_wysiwyg = "true";
defparam \pc_top|p_mux|control_branch_temp_2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N7
dffeas \pc_top|p_mux|address_from_jalr_temp[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|j_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_jalr_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_jalr_temp[2] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_jalr_temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N34
dffeas \pc_top|p_mux|address_from_branch_temp_1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|b_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_1[2] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N34
dffeas \pc_top|p_mux|address_from_branch_temp_2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_top|p_mux|address_from_branch_temp_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|p_mux|address_from_branch_temp_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|p_mux|address_from_branch_temp_2[2] .is_wysiwyg = "true";
defparam \pc_top|p_mux|address_from_branch_temp_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \pc_top|my_pc|address_out~0 (
// Equation(s):
// \pc_top|my_pc|address_out~0_combout  = ( \pc_top|p_mux|address_from_branch_temp_2 [2] & ( \my_alu|take_branch~q  & ( ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [2])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & 
// ((\pc_top|p_mux|address_from_jalr_temp [2])))) # (\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ) ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [2] & ( \my_alu|take_branch~q  & ( (!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q  & 
// ((!\pc_top|p_mux|jalr_branch_temp_2~q  & (\pc_top|p_mux|address_from_increment_temp_3 [2])) # (\pc_top|p_mux|jalr_branch_temp_2~q  & ((\pc_top|p_mux|address_from_jalr_temp [2]))))) ) ) ) # ( \pc_top|p_mux|address_from_branch_temp_2 [2] & ( 
// !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [2] ) ) ) # ( !\pc_top|p_mux|address_from_branch_temp_2 [2] & ( !\my_alu|take_branch~q  & ( \pc_top|p_mux|address_from_increment_temp_3 [2] ) ) )

	.dataa(!\pc_top|p_mux|address_from_increment_temp_3 [2]),
	.datab(!\pc_top|p_mux|control_branch_temp_2~DUPLICATE_q ),
	.datac(!\pc_top|p_mux|address_from_jalr_temp [2]),
	.datad(!\pc_top|p_mux|jalr_branch_temp_2~q ),
	.datae(!\pc_top|p_mux|address_from_branch_temp_2 [2]),
	.dataf(!\my_alu|take_branch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_top|my_pc|address_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_top|my_pc|address_out~0 .extended_lut = "off";
defparam \pc_top|my_pc|address_out~0 .lut_mask = 64'h55555555440C773F;
defparam \pc_top|my_pc|address_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N38
dffeas \pc_top|my_pc|address_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pc_top|my_pc|address_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_top|my_pc|address_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_top|my_pc|address_out[2] .is_wysiwyg = "true";
defparam \pc_top|my_pc|address_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \control|Decoder4~1 (
// Equation(s):
// \control|Decoder4~1_combout  = ( \control|Decoder4~0_combout  & ( (\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5  & (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6  & 
// (!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4  & !\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\inst_mem|instruction_memory_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\control|Decoder4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder4~1 .extended_lut = "off";
defparam \control|Decoder4~1 .lut_mask = 64'h0000000040004000;
defparam \control|Decoder4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N17
dffeas \d_mem|write_en_delay_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Decoder4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_en_delay_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_en_delay_1 .is_wysiwyg = "true";
defparam \d_mem|write_en_delay_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N25
dffeas \d_mem|write_en_delay_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_en_delay_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|write_en_delay_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|write_en_delay_2 .is_wysiwyg = "true";
defparam \d_mem|write_en_delay_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N51
cyclonev_lcell_comb \d_mem|LessThan2~5 (
// Equation(s):
// \d_mem|LessThan2~5_combout  = ( !\my_alu|out [31] & ( (!\my_alu|out [29] & !\my_alu|out [30]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_alu|out [29]),
	.datad(!\my_alu|out [30]),
	.datae(gnd),
	.dataf(!\my_alu|out [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|LessThan2~5 .extended_lut = "off";
defparam \d_mem|LessThan2~5 .lut_mask = 64'hF000F00000000000;
defparam \d_mem|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N36
cyclonev_lcell_comb \d_mem|counter~0 (
// Equation(s):
// \d_mem|counter~0_combout  = ( \d_mem|always2~1_combout  & ( !\d_mem|counter~q  $ (((!\d_mem|write_en_delay_2~q ) # ((\d_mem|LessThan2~4_combout  & \d_mem|LessThan2~5_combout )))) ) ) # ( !\d_mem|always2~1_combout  & ( \d_mem|counter~q  ) )

	.dataa(!\d_mem|write_en_delay_2~q ),
	.datab(!\d_mem|LessThan2~4_combout ),
	.datac(!\d_mem|LessThan2~5_combout ),
	.datad(!\d_mem|counter~q ),
	.datae(gnd),
	.dataf(!\d_mem|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|counter~0 .extended_lut = "off";
defparam \d_mem|counter~0 .lut_mask = 64'h00FF00FF54AB54AB;
defparam \d_mem|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N38
dffeas \d_mem|counter (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|counter .is_wysiwyg = "true";
defparam \d_mem|counter .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N9
cyclonev_lcell_comb \d_mem|always1~1 (
// Equation(s):
// \d_mem|always1~1_combout  = ( \d_mem|counter~q  & ( (\d_mem|write_en_delay_2~q  & (\d_mem|always2~1_combout  & ((!\d_mem|LessThan2~4_combout ) # (!\d_mem|LessThan2~5_combout )))) ) )

	.dataa(!\d_mem|write_en_delay_2~q ),
	.datab(!\d_mem|LessThan2~4_combout ),
	.datac(!\d_mem|LessThan2~5_combout ),
	.datad(!\d_mem|always2~1_combout ),
	.datae(gnd),
	.dataf(!\d_mem|counter~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always1~1 .extended_lut = "off";
defparam \d_mem|always1~1 .lut_mask = 64'h0000000000540054;
defparam \d_mem|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N11
dffeas \d_mem|io_flag_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|io_flag_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|io_flag_23 .is_wysiwyg = "true";
defparam \d_mem|io_flag_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N16
dffeas io_flag_23_ub(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|io_flag_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\io_flag_23_ub~q ),
	.prn(vcc));
// synopsys translate_off
defparam io_flag_23_ub.is_wysiwyg = "true";
defparam io_flag_23_ub.power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N8
dffeas io_flag_23(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\io_flag_23_ub~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\io_flag_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam io_flag_23.is_wysiwyg = "true";
defparam io_flag_23.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \counter~7 (
// Equation(s):
// \counter~7_combout  = ( \counter~5_q  & ( \io_flag_23~q  ) ) # ( !\counter~5_q  & ( \io_flag_23~q  & ( \counter~4_q  ) ) ) # ( \counter~5_q  & ( !\io_flag_23~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counter~4_q ),
	.datad(gnd),
	.datae(!\counter~5_q ),
	.dataf(!\io_flag_23~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~7 .extended_lut = "off";
defparam \counter~7 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N44
dffeas \counter~5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter~5 .is_wysiwyg = "true";
defparam \counter~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N3
cyclonev_lcell_comb \d_mem|always1~0 (
// Equation(s):
// \d_mem|always1~0_combout  = ( !\d_mem|counter~q  & ( (\d_mem|always2~1_combout  & (\d_mem|write_en_delay_2~q  & ((!\d_mem|LessThan2~5_combout ) # (!\d_mem|LessThan2~4_combout )))) ) )

	.dataa(!\d_mem|LessThan2~5_combout ),
	.datab(!\d_mem|LessThan2~4_combout ),
	.datac(!\d_mem|always2~1_combout ),
	.datad(!\d_mem|write_en_delay_2~q ),
	.datae(gnd),
	.dataf(!\d_mem|counter~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|always1~0 .extended_lut = "off";
defparam \d_mem|always1~0 .lut_mask = 64'h000E000E00000000;
defparam \d_mem|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N4
dffeas \d_mem|io_flag_01 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|io_flag_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|io_flag_01 .is_wysiwyg = "true";
defparam \d_mem|io_flag_01 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y12_N40
dffeas io_flag_01_ub(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|io_flag_01~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\io_flag_01_ub~q ),
	.prn(vcc));
// synopsys translate_off
defparam io_flag_01_ub.is_wysiwyg = "true";
defparam io_flag_01_ub.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \io_flag_01~feeder (
// Equation(s):
// \io_flag_01~feeder_combout  = ( \io_flag_01_ub~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\io_flag_01_ub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\io_flag_01~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \io_flag_01~feeder .extended_lut = "off";
defparam \io_flag_01~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \io_flag_01~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N14
dffeas io_flag_01(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\io_flag_01~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\io_flag_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam io_flag_01.is_wysiwyg = "true";
defparam io_flag_01.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N3
cyclonev_lcell_comb \counter~6 (
// Equation(s):
// \counter~6_combout  = ( \counter~4_q  & ( \io_flag_01~q  & ( (!\io_flag_23~q ) # (\counter~5_q ) ) ) ) # ( !\counter~4_q  & ( \io_flag_01~q  ) ) # ( \counter~4_q  & ( !\io_flag_01~q  & ( (!\io_flag_23~q ) # (\counter~5_q ) ) ) ) # ( !\counter~4_q  & ( 
// !\io_flag_01~q  & ( \counter~5_q  ) ) )

	.dataa(gnd),
	.datab(!\io_flag_23~q ),
	.datac(!\counter~5_q ),
	.datad(gnd),
	.datae(!\counter~4_q ),
	.dataf(!\io_flag_01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~6 .extended_lut = "off";
defparam \counter~6 .lut_mask = 64'h0F0FCFCFFFFFCFCF;
defparam \counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N5
dffeas \counter~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter~4 .is_wysiwyg = "true";
defparam \counter~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \in0~0 (
// Equation(s):
// \in0~0_combout  = ( in0[4] & ( \counter~5_q  ) ) # ( in0[4] & ( !\counter~5_q  & ( (!\io_flag_01~q ) # (\counter~4_q ) ) ) )

	.dataa(gnd),
	.datab(!\counter~4_q ),
	.datac(!\io_flag_01~q ),
	.datad(gnd),
	.datae(!in0[4]),
	.dataf(!\counter~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0~0 .extended_lut = "off";
defparam \in0~0 .lut_mask = 64'h0000F3F30000FFFF;
defparam \in0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N50
dffeas \in0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \in0[4] .is_wysiwyg = "true";
defparam \in0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N2
dffeas \d_mem|HEX_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_data_delay_1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[3] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \HEX_out[3]~feeder (
// Equation(s):
// \HEX_out[3]~feeder_combout  = ( \d_mem|HEX_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|HEX_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~feeder .extended_lut = "off";
defparam \HEX_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N10
dffeas \HEX_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HEX_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[3] .is_wysiwyg = "true";
defparam \HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N21
cyclonev_lcell_comb \in1[3]~0 (
// Equation(s):
// \in1[3]~0_combout  = ( \KEY[3]~input_o  & ( \io_flag_01~q  & ( (!\counter~4_q  & !\counter~5_q ) ) ) ) # ( !\KEY[3]~input_o  & ( \io_flag_01~q  ) ) # ( !\KEY[3]~input_o  & ( !\io_flag_01~q  ) )

	.dataa(!\counter~4_q ),
	.datab(gnd),
	.datac(!\counter~5_q ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\io_flag_01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1[3]~0 .extended_lut = "off";
defparam \in1[3]~0 .lut_mask = 64'hFFFF0000FFFFA0A0;
defparam \in1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N47
dffeas \in0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in0[3] .is_wysiwyg = "true";
defparam \in0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N22
dffeas \d_mem|HEX_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_data_delay_1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[1] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N8
dffeas \HEX_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|HEX_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1] .is_wysiwyg = "true";
defparam \HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N44
dffeas \in0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in0[1] .is_wysiwyg = "true";
defparam \in0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N55
dffeas \d_mem|HEX_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_data_delay_1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[0] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \HEX_out[0]~feeder (
// Equation(s):
// \HEX_out[0]~feeder_combout  = \d_mem|HEX_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_mem|HEX_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[0]~feeder .extended_lut = "off";
defparam \HEX_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \HEX_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N49
dffeas \HEX_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HEX_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[0] .is_wysiwyg = "true";
defparam \HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N3
cyclonev_lcell_comb \in0[0]~feeder (
// Equation(s):
// \in0[0]~feeder_combout  = ( HEX_out[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0[0]~feeder .extended_lut = "off";
defparam \in0[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \in0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N5
dffeas \in0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in0[0] .is_wysiwyg = "true";
defparam \in0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N28
dffeas \d_mem|HEX_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_data_delay_1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[2] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N52
dffeas \HEX_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|HEX_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[2] .is_wysiwyg = "true";
defparam \HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N2
dffeas \in0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in0[2] .is_wysiwyg = "true";
defparam \in0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = ( in0[0] & ( in0[2] & ( ((in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( ((!in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( (!in0[3] $ (in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( in0[4] ) 
// ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr6~0 .extended_lut = "off";
defparam \h0|WideOr6~0 .lut_mask = 64'h5555D7D7D5D57575;
defparam \h0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N27
cyclonev_lcell_comb \f0|out[1]~0 (
// Equation(s):
// \f0|out[1]~0_combout  = ( \KEY[3]~input_o  & ( \io_flag_01~q  ) ) # ( !\KEY[3]~input_o  & ( \io_flag_01~q  ) ) # ( !\KEY[3]~input_o  & ( !\io_flag_01~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\io_flag_01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|out[1]~0 .extended_lut = "off";
defparam \f0|out[1]~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \f0|out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N25
dffeas \f0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[0] .is_wysiwyg = "true";
defparam \f0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = ( in0[0] & ( in0[2] & ( (!in0[3] $ (in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( ((in0[1]) # (in0[3])) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( ((in0[3] & in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( in0[4] ) ) 
// )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr5~0 .extended_lut = "off";
defparam \h0|WideOr5~0 .lut_mask = 64'h555557577F7FD7D7;
defparam \h0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N7
dffeas \f0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[1] .is_wysiwyg = "true";
defparam \f0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = ( in0[0] & ( in0[2] & ( ((in0[3] & in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( (in0[3]) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( in0[4] ) ) ) # ( !in0[0] & ( !in0[2] & ( ((!in0[3] & in0[1])) # (in0[4]) ) ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr4~0 .extended_lut = "off";
defparam \h0|WideOr4~0 .lut_mask = 64'h5D5D555577775757;
defparam \h0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N37
dffeas \f0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[2] .is_wysiwyg = "true";
defparam \f0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = ( in0[0] & ( in0[2] & ( (in0[1]) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( ((!in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( ((!in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( ((in0[3] & in0[1])) 
// # (in0[4]) ) ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr3~0 .extended_lut = "off";
defparam \h0|WideOr3~0 .lut_mask = 64'h5757D5D5D5D55F5F;
defparam \h0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N55
dffeas \f0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[3] .is_wysiwyg = "true";
defparam \f0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = ( in0[0] & ( in0[2] & ( (!in0[3]) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( ((!in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( ((!in0[3]) # (!in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( in0[4] ) ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr2~0 .extended_lut = "off";
defparam \h0|WideOr2~0 .lut_mask = 64'h5555FDFDD5D5DDDD;
defparam \h0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N13
dffeas \f0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[4] .is_wysiwyg = "true";
defparam \f0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = ( in0[0] & ( in0[2] & ( (!in0[3] $ (!in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( in0[4] ) ) ) # ( in0[0] & ( !in0[2] & ( (!in0[3]) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( ((!in0[3] & in0[1])) # (in0[4]) ) ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr1~0 .extended_lut = "off";
defparam \h0|WideOr1~0 .lut_mask = 64'h5D5DDDDD55557D7D;
defparam \h0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N31
dffeas \f0|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[5] .is_wysiwyg = "true";
defparam \f0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = ( in0[0] & ( in0[2] & ( ((!in0[3] & in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( in0[2] & ( ((in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( in0[0] & ( !in0[2] & ( ((!in0[3] & !in0[1])) # (in0[4]) ) ) ) # ( !in0[0] & ( !in0[2] & ( ((!in0[3] 
// & !in0[1])) # (in0[4]) ) ) )

	.dataa(!in0[4]),
	.datab(!in0[3]),
	.datac(!in0[1]),
	.datad(gnd),
	.datae(!in0[0]),
	.dataf(!in0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h0|WideOr0~0 .extended_lut = "off";
defparam \h0|WideOr0~0 .lut_mask = 64'hD5D5D5D575755D5D;
defparam \h0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N1
dffeas \f0|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|out[6] .is_wysiwyg = "true";
defparam \f0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \d_mem|HEX_out[7]~feeder (
// Equation(s):
// \d_mem|HEX_out[7]~feeder_combout  = ( \d_mem|write_data_delay_1 [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|HEX_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|HEX_out[7]~feeder .extended_lut = "off";
defparam \d_mem|HEX_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|HEX_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N16
dffeas \d_mem|HEX_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|HEX_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[7] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N51
cyclonev_lcell_comb \HEX_out[7]~feeder (
// Equation(s):
// \HEX_out[7]~feeder_combout  = ( \d_mem|HEX_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|HEX_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~feeder .extended_lut = "off";
defparam \HEX_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N53
dffeas \HEX_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HEX_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[7] .is_wysiwyg = "true";
defparam \HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N35
dffeas \in1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in1[3] .is_wysiwyg = "true";
defparam \in1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N22
dffeas \d_mem|HEX_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|write_data_delay_1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[4] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N11
dffeas \HEX_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|HEX_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[4] .is_wysiwyg = "true";
defparam \HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \in1[0]~feeder (
// Equation(s):
// \in1[0]~feeder_combout  = HEX_out[4]

	.dataa(gnd),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1[0]~feeder .extended_lut = "off";
defparam \in1[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \in1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N38
dffeas \in1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in1[0] .is_wysiwyg = "true";
defparam \in1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \d_mem|HEX_out[6]~feeder (
// Equation(s):
// \d_mem|HEX_out[6]~feeder_combout  = ( \d_mem|write_data_delay_1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|HEX_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|HEX_out[6]~feeder .extended_lut = "off";
defparam \d_mem|HEX_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|HEX_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N4
dffeas \d_mem|HEX_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|HEX_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[6] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N50
dffeas \HEX_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_mem|HEX_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[6] .is_wysiwyg = "true";
defparam \HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N32
dffeas \in1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in1[2] .is_wysiwyg = "true";
defparam \in1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \d_mem|HEX_out[5]~feeder (
// Equation(s):
// \d_mem|HEX_out[5]~feeder_combout  = ( \d_mem|write_data_delay_1 [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_mem|write_data_delay_1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d_mem|HEX_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d_mem|HEX_out[5]~feeder .extended_lut = "off";
defparam \d_mem|HEX_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d_mem|HEX_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N1
dffeas \d_mem|HEX_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d_mem|HEX_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem|HEX_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem|HEX_out[5] .is_wysiwyg = "true";
defparam \d_mem|HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \HEX_out[5]~feeder (
// Equation(s):
// \HEX_out[5]~feeder_combout  = \d_mem|HEX_out [5]

	.dataa(gnd),
	.datab(!\d_mem|HEX_out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[5]~feeder .extended_lut = "off";
defparam \HEX_out[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \HEX_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N7
dffeas \HEX_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HEX_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[5] .is_wysiwyg = "true";
defparam \HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N39
cyclonev_lcell_comb \in1[1]~feeder (
// Equation(s):
// \in1[1]~feeder_combout  = ( HEX_out[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1[1]~feeder .extended_lut = "off";
defparam \in1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \in1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N41
dffeas \in1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\in1[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in1[1] .is_wysiwyg = "true";
defparam \in1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = ( in0[4] ) # ( !in0[4] & ( (!in1[3] & (!in1[1] & (!in1[0] $ (!in1[2])))) # (in1[3] & (in1[0] & (!in1[2] $ (!in1[1])))) ) )

	.dataa(!in1[3]),
	.datab(!in1[0]),
	.datac(!in1[2]),
	.datad(!in1[1]),
	.datae(gnd),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr6~0 .extended_lut = "off";
defparam \h1|WideOr6~0 .lut_mask = 64'h29102910FFFFFFFF;
defparam \h1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N1
dffeas \f1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[0] .is_wysiwyg = "true";
defparam \f1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( (!in1[1] & (in1[2] & !in1[3])) # (in1[1] & ((in1[3]))) ) ) ) # ( !in1[0] & ( !in0[4] & ( (in1[2] & ((in1[3]) # (in1[1]))) ) ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr5~0 .extended_lut = "off";
defparam \h1|WideOr5~0 .lut_mask = 64'h15154343FFFFFFFF;
defparam \h1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N55
dffeas \f1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[1] .is_wysiwyg = "true";
defparam \f1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( (in1[2] & (in1[1] & in1[3])) ) ) ) # ( !in1[0] & ( !in0[4] & ( (!in1[2] & (in1[1] & !in1[3])) # (in1[2] & ((in1[3]))) ) ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr4~0 .extended_lut = "off";
defparam \h1|WideOr4~0 .lut_mask = 64'h25250101FFFFFFFF;
defparam \h1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N13
dffeas \f1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[2] .is_wysiwyg = "true";
defparam \f1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( (!in1[2] & (!in1[1] & !in1[3])) # (in1[2] & (in1[1])) ) ) ) # ( !in1[0] & ( !in0[4] & ( (!in1[2] & (in1[1] & in1[3])) # (in1[2] & (!in1[1] & !in1[3])) ) 
// ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr3~0 .extended_lut = "off";
defparam \h1|WideOr3~0 .lut_mask = 64'h42429191FFFFFFFF;
defparam \h1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N31
dffeas \f1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[3] .is_wysiwyg = "true";
defparam \f1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( (!in1[3]) # ((!in1[2] & !in1[1])) ) ) ) # ( !in1[0] & ( !in0[4] & ( (in1[2] & (!in1[1] & !in1[3])) ) ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr2~0 .extended_lut = "off";
defparam \h1|WideOr2~0 .lut_mask = 64'h4040F8F8FFFFFFFF;
defparam \h1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N25
dffeas \f1|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[4] .is_wysiwyg = "true";
defparam \f1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( !in1[3] $ (((in1[2] & !in1[1]))) ) ) ) # ( !in1[0] & ( !in0[4] & ( (!in1[2] & (in1[1] & !in1[3])) ) ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr1~0 .extended_lut = "off";
defparam \h1|WideOr1~0 .lut_mask = 64'h2020B4B4FFFFFFFF;
defparam \h1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N43
dffeas \f1|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[5] .is_wysiwyg = "true";
defparam \f1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = ( in1[0] & ( in0[4] ) ) # ( !in1[0] & ( in0[4] ) ) # ( in1[0] & ( !in0[4] & ( (!in1[3] & (!in1[2] $ (in1[1]))) ) ) ) # ( !in1[0] & ( !in0[4] & ( (!in1[1] & (!in1[2] $ (in1[3]))) ) ) )

	.dataa(!in1[2]),
	.datab(!in1[1]),
	.datac(!in1[3]),
	.datad(gnd),
	.datae(!in1[0]),
	.dataf(!in0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h1|WideOr0~0 .extended_lut = "off";
defparam \h1|WideOr0~0 .lut_mask = 64'h84849090FFFFFFFF;
defparam \h1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N49
dffeas \f1|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f0|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|out[6] .is_wysiwyg = "true";
defparam \f1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \in2~0 (
// Equation(s):
// \in2~0_combout  = ( in2[4] & ( \counter~5_q  ) ) # ( in2[4] & ( !\counter~5_q  & ( (!\counter~4_q ) # (!\io_flag_23~q ) ) ) )

	.dataa(gnd),
	.datab(!\counter~4_q ),
	.datac(!\io_flag_23~q ),
	.datad(gnd),
	.datae(!in2[4]),
	.dataf(!\counter~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2~0 .extended_lut = "off";
defparam \in2~0 .lut_mask = 64'h0000FCFC0000FFFF;
defparam \in2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \in2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \in2[4] .is_wysiwyg = "true";
defparam \in2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \in3[3]~0 (
// Equation(s):
// \in3[3]~0_combout  = ( \KEY[3]~input_o  & ( \io_flag_23~q  & ( (!\counter~5_q  & \counter~4_q ) ) ) ) # ( !\KEY[3]~input_o  & ( \io_flag_23~q  ) ) # ( !\KEY[3]~input_o  & ( !\io_flag_23~q  ) )

	.dataa(gnd),
	.datab(!\counter~5_q ),
	.datac(!\counter~4_q ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\io_flag_23~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3[3]~0 .extended_lut = "off";
defparam \in3[3]~0 .lut_mask = 64'hFFFF0000FFFF0C0C;
defparam \in3[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N59
dffeas \in2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in2[3] .is_wysiwyg = "true";
defparam \in2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N56
dffeas \in2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in2[2] .is_wysiwyg = "true";
defparam \in2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N29
dffeas \in2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in2[1] .is_wysiwyg = "true";
defparam \in2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N26
dffeas \in2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in2[0] .is_wysiwyg = "true";
defparam \in2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = ( in2[1] & ( in2[0] & ( ((in2[3] & !in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( (!in2[3] $ (in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( in2[4] ) ) ) # ( !in2[1] & ( !in2[0] & ( ((!in2[3] & in2[2])) # (in2[4]) ) ) 
// )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr6~0 .extended_lut = "off";
defparam \h2|WideOr6~0 .lut_mask = 64'h5D5D5555D7D77575;
defparam \h2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N3
cyclonev_lcell_comb \f2|out[0]~0 (
// Equation(s):
// \f2|out[0]~0_combout  = (!\KEY[3]~input_o ) # (\io_flag_23~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\io_flag_23~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|out[0]~0 .extended_lut = "off";
defparam \f2|out[0]~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \f2|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N49
dffeas \f2|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[0] .is_wysiwyg = "true";
defparam \f2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = ( in2[1] & ( in2[0] & ( (in2[3]) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( ((!in2[3] & in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( (in2[2]) # (in2[4]) ) ) ) # ( !in2[1] & ( !in2[0] & ( ((in2[3] & in2[2])) # (in2[4]) ) ) 
// )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr5~0 .extended_lut = "off";
defparam \h2|WideOr5~0 .lut_mask = 64'h57575F5F5D5D7777;
defparam \h2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N7
dffeas \f2|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[1] .is_wysiwyg = "true";
defparam \f2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = ( in2[1] & ( in2[0] & ( ((in2[3] & in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( in2[4] ) ) ) # ( in2[1] & ( !in2[0] & ( (!in2[3] $ (in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( !in2[0] & ( ((in2[3] & in2[2])) # (in2[4]) ) ) )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr4~0 .extended_lut = "off";
defparam \h2|WideOr4~0 .lut_mask = 64'h5757D7D755555757;
defparam \h2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N13
dffeas \f2|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[2] .is_wysiwyg = "true";
defparam \f2|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = ( in2[1] & ( in2[0] & ( (in2[2]) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( ((!in2[3] & !in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( ((in2[3] & !in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( !in2[0] & ( ((!in2[3] & in2[2])) 
// # (in2[4]) ) ) )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr3~0 .extended_lut = "off";
defparam \h2|WideOr3~0 .lut_mask = 64'h5D5D7575D5D55F5F;
defparam \h2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N43
dffeas \f2|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[3] .is_wysiwyg = "true";
defparam \f2|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = ( in2[1] & ( in2[0] & ( (!in2[3]) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( ((!in2[3]) # (!in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( in2[4] ) ) ) # ( !in2[1] & ( !in2[0] & ( ((!in2[3] & in2[2])) # (in2[4]) ) ) )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr2~0 .extended_lut = "off";
defparam \h2|WideOr2~0 .lut_mask = 64'h5D5D5555FDFDDDDD;
defparam \h2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N1
dffeas \f2|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[4] .is_wysiwyg = "true";
defparam \f2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = ( in2[1] & ( in2[0] & ( (!in2[3]) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( (!in2[3] $ (in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( ((!in2[3] & !in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( !in2[0] & ( in2[4] ) ) )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr1~0 .extended_lut = "off";
defparam \h2|WideOr1~0 .lut_mask = 64'h5555D5D5D7D7DDDD;
defparam \h2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N19
dffeas \f2|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[5] .is_wysiwyg = "true";
defparam \f2|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = ( in2[1] & ( in2[0] & ( ((!in2[3] & in2[2])) # (in2[4]) ) ) ) # ( !in2[1] & ( in2[0] & ( ((!in2[3] & !in2[2])) # (in2[4]) ) ) ) # ( in2[1] & ( !in2[0] & ( in2[4] ) ) ) # ( !in2[1] & ( !in2[0] & ( (!in2[3] $ (in2[2])) # (in2[4]) ) 
// ) )

	.dataa(!in2[4]),
	.datab(!in2[3]),
	.datac(!in2[2]),
	.datad(gnd),
	.datae(!in2[1]),
	.dataf(!in2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h2|WideOr0~0 .extended_lut = "off";
defparam \h2|WideOr0~0 .lut_mask = 64'hD7D75555D5D55D5D;
defparam \h2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N25
dffeas \f2|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|out[6] .is_wysiwyg = "true";
defparam \f2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \in3[1]~feeder (
// Equation(s):
// \in3[1]~feeder_combout  = ( HEX_out[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3[1]~feeder .extended_lut = "off";
defparam \in3[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \in3[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N17
dffeas \in3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in3[1] .is_wysiwyg = "true";
defparam \in3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \in3[0]~feeder (
// Equation(s):
// \in3[0]~feeder_combout  = HEX_out[4]

	.dataa(gnd),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3[0]~feeder .extended_lut = "off";
defparam \in3[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \in3[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N14
dffeas \in3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\in3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in3[0] .is_wysiwyg = "true";
defparam \in3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N20
dffeas \in3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in3[2] .is_wysiwyg = "true";
defparam \in3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N23
dffeas \in3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(HEX_out[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\in3[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in3[3] .is_wysiwyg = "true";
defparam \in3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = ( in3[2] & ( in3[3] & ( ((!in3[1] & in3[0])) # (in2[4]) ) ) ) # ( !in3[2] & ( in3[3] & ( ((in3[1] & in3[0])) # (in2[4]) ) ) ) # ( in3[2] & ( !in3[3] & ( ((!in3[1] & !in3[0])) # (in2[4]) ) ) ) # ( !in3[2] & ( !in3[3] & ( ((!in3[1] 
// & in3[0])) # (in2[4]) ) ) )

	.dataa(!in3[1]),
	.datab(!in3[0]),
	.datac(!in2[4]),
	.datad(gnd),
	.datae(!in3[2]),
	.dataf(!in3[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr6~0 .extended_lut = "off";
defparam \h3|WideOr6~0 .lut_mask = 64'h2F2F8F8F1F1F2F2F;
defparam \h3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N31
dffeas \f3|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[0] .is_wysiwyg = "true";
defparam \f3|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = ( in3[2] & ( in3[3] & ( ((!in3[0]) # (in2[4])) # (in3[1]) ) ) ) # ( !in3[2] & ( in3[3] & ( ((in3[1] & in3[0])) # (in2[4]) ) ) ) # ( in3[2] & ( !in3[3] & ( (!in3[1] $ (!in3[0])) # (in2[4]) ) ) ) # ( !in3[2] & ( !in3[3] & ( in2[4] ) 
// ) )

	.dataa(!in3[1]),
	.datab(!in3[0]),
	.datac(!in2[4]),
	.datad(gnd),
	.datae(!in3[2]),
	.dataf(!in3[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr5~0 .extended_lut = "off";
defparam \h3|WideOr5~0 .lut_mask = 64'h0F0F6F6F1F1FDFDF;
defparam \h3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N37
dffeas \f3|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[1] .is_wysiwyg = "true";
defparam \f3|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = ( in3[2] & ( in3[3] & ( ((!in3[0]) # (in2[4])) # (in3[1]) ) ) ) # ( !in3[2] & ( in3[3] & ( in2[4] ) ) ) # ( in3[2] & ( !in3[3] & ( in2[4] ) ) ) # ( !in3[2] & ( !in3[3] & ( ((in3[1] & !in3[0])) # (in2[4]) ) ) )

	.dataa(!in3[1]),
	.datab(!in3[0]),
	.datac(!in2[4]),
	.datad(gnd),
	.datae(!in3[2]),
	.dataf(!in3[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr4~0 .extended_lut = "off";
defparam \h3|WideOr4~0 .lut_mask = 64'h4F4F0F0F0F0FDFDF;
defparam \h3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N55
dffeas \f3|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[2] .is_wysiwyg = "true";
defparam \f3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = ( in3[3] & ( in2[4] ) ) # ( !in3[3] & ( in2[4] ) ) # ( in3[3] & ( !in2[4] & ( (in3[1] & (!in3[0] $ (in3[2]))) ) ) ) # ( !in3[3] & ( !in2[4] & ( (!in3[0] & (!in3[1] & in3[2])) # (in3[0] & (!in3[1] $ (in3[2]))) ) ) )

	.dataa(!in3[0]),
	.datab(!in3[1]),
	.datac(!in3[2]),
	.datad(gnd),
	.datae(!in3[3]),
	.dataf(!in2[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr3~0 .extended_lut = "off";
defparam \h3|WideOr3~0 .lut_mask = 64'h49492121FFFFFFFF;
defparam \h3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N7
dffeas \f3|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[3] .is_wysiwyg = "true";
defparam \f3|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = ( in3[3] & ( in2[4] ) ) # ( !in3[3] & ( in2[4] ) ) # ( in3[3] & ( !in2[4] & ( (in3[0] & (!in3[1] & !in3[2])) ) ) ) # ( !in3[3] & ( !in2[4] & ( ((!in3[1] & in3[2])) # (in3[0]) ) ) )

	.dataa(!in3[0]),
	.datab(!in3[1]),
	.datac(!in3[2]),
	.datad(gnd),
	.datae(!in3[3]),
	.dataf(!in2[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr2~0 .extended_lut = "off";
defparam \h3|WideOr2~0 .lut_mask = 64'h5D5D4040FFFFFFFF;
defparam \h3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N37
dffeas \f3|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[4] .is_wysiwyg = "true";
defparam \f3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = ( in3[3] & ( in2[4] ) ) # ( !in3[3] & ( in2[4] ) ) # ( in3[3] & ( !in2[4] & ( (in3[0] & (!in3[1] & in3[2])) ) ) ) # ( !in3[3] & ( !in2[4] & ( (!in3[0] & (in3[1] & !in3[2])) # (in3[0] & ((!in3[2]) # (in3[1]))) ) ) )

	.dataa(!in3[0]),
	.datab(!in3[1]),
	.datac(!in3[2]),
	.datad(gnd),
	.datae(!in3[3]),
	.dataf(!in2[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr1~0 .extended_lut = "off";
defparam \h3|WideOr1~0 .lut_mask = 64'h71710404FFFFFFFF;
defparam \h3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N19
dffeas \f3|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[5] .is_wysiwyg = "true";
defparam \f3|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = ( in3[2] & ( in3[0] & ( ((in3[1] & !in3[3])) # (in2[4]) ) ) ) # ( !in3[2] & ( in3[0] & ( ((!in3[1] & !in3[3])) # (in2[4]) ) ) ) # ( in3[2] & ( !in3[0] & ( ((!in3[1] & in3[3])) # (in2[4]) ) ) ) # ( !in3[2] & ( !in3[0] & ( ((!in3[1] 
// & !in3[3])) # (in2[4]) ) ) )

	.dataa(!in3[1]),
	.datab(!in3[3]),
	.datac(!in2[4]),
	.datad(gnd),
	.datae(!in3[2]),
	.dataf(!in3[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h3|WideOr0~0 .extended_lut = "off";
defparam \h3|WideOr0~0 .lut_mask = 64'h8F8F2F2F8F8F4F4F;
defparam \h3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N43
dffeas \f3|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\h3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[3]~input_o ),
	.ena(\f2|out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out[6] .is_wysiwyg = "true";
defparam \f3|out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y29_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
