.. _EDAA:SyntaxModels:

Languages and Data
##################

Language Models
===============

VHDLModel
---------

.. |SHIELD:svg:VHDLModel| image:: _static/logo/pyVHDLModel.svg
   :alt: pyVHDLModel
   :height: 60
   :target: https://github.com/vhdl/pyVHDLModel

.. centered:: |SHIELD:svg:VHDLModel|

`pyVHDLModel ➚ <https://vhdl.github.io/pyVHDLModel>`_ is an abstract syntax and semantic model of the Verification and
Hardware Description Language (VHDL).
Such a *Code Document Object Model* (Code DOM) is an strongly typed hierarchy of classes with lots of types
cross-references.
Every language element or feature is represented by an object instance.
Thus, an instance of a syntax model is a in-memory representation of a VHDL code snippet or source file, as a network of
manifoldly linked objects.

SVModel
-------

.. |SHIELD:svg:SVModel| image:: _static/logo/pySVModel.svg
   :alt: pySVModel
   :height: 60
   :target: https://github.com/edaa-org/pySVModel

.. centered:: |SHIELD:svg:SVModel|

`pySVModel ➚ <https://edaa-org.github.io/pySVModel>`_ is an abstract syntax model of the SystemVerilog language.

.. hint::

   This language model is currently a placeholder.
   Skilled contributors are welcome to implement a *Code Document Object Model (Code DOM)* similar to the
   :ref:`pyVHDLModel <VHDLModel>`, so (System)Verilog source files can be accessed as a network of Python class
   instances (see `edaa-org/pySVModel#11 <https://github.com/edaa-org/pySVModel/issues/11>`_).

Data Models
===========

Reports
-------

.. |SHIELD:svg:Reports| image:: _static/logo/pyEDAA.Reports.svg
   :alt: pyEDAA.Reports
   :height: 60
   :target: https://github.com/edaa-org/pyEDAA.Reports

.. centered:: |SHIELD:svg:Reports|

`pyEDAA.Reports ➚ <https://edaa-org.github.io/pyEDAA.Reports>`_

.. TODO::

   Needs a short description paragraph.

UCIS
----

.. |SHIELD:svg:UCIS| image:: _static/logo/pyEDAA.UCIS.svg
   :alt: pyEDAA.UCIS
   :height: 60
   :target: https://github.com/edaa-org/pyEDAA.UCIS

.. centered:: |SHIELD:svg:UCIS|

`pyEDAA.UCIS ➚ <https://edaa-org.github.io/pyEDAA.UCIS>`_

.. TODO::

   Needs a short description paragraph.

IPXACT
------

.. |SHIELD:svg:IPXACT| image:: _static/logo/pyEDAA.IPXACT.svg
   :alt: pyEDAA.IPXACT
   :height: 60
   :target: https://github.com/edaa-org/pyEDAA.IPXACT

.. centered:: |SHIELD:svg:IPXACT|

`pyEDAA.IPXACT ➚ <https://edaa-org.github.io/pyEDAA.IPXACT>`_

.. TODO::

   Needs a short description paragraph.
