#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sun Dec  5 21:08:32 2021
# Process ID: 60276
# Current directory: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_2_copy_2
# Command line: vivado.exe -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_2_copy_2/test_wrapper.vdi
# Journal file: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_2_copy_2\vivado.jou
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.461 ; gain = 0.000
Command: link_design -top test_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.dcp' for cell 'test_i/axi_dma_from_pl_to_ps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.dcp' for cell 'test_i/axi_dma_from_ps_to_pl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/test_axi_smc_0.dcp' for cell 'test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/test_axi_smc_1_0.dcp' for cell 'test_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/test_axi_smc_2_0.dcp' for cell 'test_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axis_data_fifo_0/test_axis_data_fifo_0.dcp' for cell 'test_i/axis_data_fifo_in'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axis_data_fifo_0_0/test_axis_data_fifo_0_0.dcp' for cell 'test_i/axis_data_fifo_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_conv2D_0_0/test_conv2D_0_0.dcp' for cell 'test_i/conv2D_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.dcp' for cell 'test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.dcp' for cell 'test_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1353.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:61]
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:61]
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0_clocks.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0_clocks.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0_clocks.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0_clocks.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
INFO: [Project 1-1714] 75 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1353.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 56 instances

21 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.461 ; gain = 0.000
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1853.703 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6beb332

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1853.703 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c859141f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 486b0619

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 486b0619

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.703 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 486b0619

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 0c4ee95f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e4ffb66f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e4ffb66f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 52e81f70

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.703 ; gain = 0.000
Phase 2 Global Placement | Checksum: 52e81f70

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6ccb5fc0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17f134863

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11af61f84

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1707f12a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f52c10fb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d6381d15

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a7d00af7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11cca6aa0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bd005f96

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1853.703 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bd005f96

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1853.703 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6c1d222

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.381 | TNS=-251.621 |
Phase 1 Physical Synthesis Initialization | Checksum: 16370ebee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1874.828 ; gain = 0.988
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 213a4764a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1874.828 ; gain = 0.988
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6c1d222

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1874.828 ; gain = 21.125

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.009. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a5c4980f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1874.828 ; gain = 21.125

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1874.828 ; gain = 21.125
Phase 4.1 Post Commit Optimization | Checksum: 1a5c4980f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a5c4980f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a5c4980f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125
Phase 4.3 Placer Reporting | Checksum: 1a5c4980f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1874.828 ; gain = 0.000

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19e530d8e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125
Ending Placer Task | Checksum: c5fc6aaa

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1874.828 ; gain = 21.125
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1874.828 ; gain = 521.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.960 . Memory (MB): peak = 1886.273 ; gain = 11.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_2_copy_2/test_wrapper_placed.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 531f91f7 ConstDB: 0 ShapeSum: 72dcd8b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 152fe8bc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.383 ; gain = 102.227
Post Restoration Checksum: NetGraph: b9a98c52 NumContArr: 9954ff6f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 152fe8bc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.383 ; gain = 102.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 152fe8bc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2017.035 ; gain = 108.879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 152fe8bc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2017.035 ; gain = 108.879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab56367b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2044.148 ; gain = 135.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.671 | TNS=-241.900| WHS=-0.336 | THS=-472.386|

Phase 2 Router Initialization | Checksum: 23867d574

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2092.641 ; gain = 184.484

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7457
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7457
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23867d574

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2092.641 ; gain = 184.484
Phase 3 Initial Routing | Checksum: 1c38ef4a9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2094.105 ; gain = 185.949
INFO: [Route 35-580] Design has 46 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                                       test_i/conv2D_0/inst/state_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |test_i/axis_data_fifo_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]|
|               clk_fpga_0 |               clk_fpga_0 |                                                                       test_i/conv2D_0/inst/state_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                       test_i/conv2D_0/inst/state_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 989
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.480| TNS=-856.355| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 144eef022

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2098.516 ; gain = 190.359
Phase 4 Rip-up And Reroute | Checksum: 144eef022

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2068ecd05

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2068ecd05

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.516 ; gain = 190.359
Phase 5 Delay and Skew Optimization | Checksum: 2068ecd05

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2657f98d1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2098.516 ; gain = 190.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.368| TNS=-571.590| WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c5e77a54

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2098.516 ; gain = 190.359
Phase 6 Post Hold Fix | Checksum: 1c5e77a54

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17562 %
  Global Horizontal Routing Utilization  = 1.44464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25893c92d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25893c92d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 272f3cd47

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2098.516 ; gain = 190.359

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.368| TNS=-571.590| WHS=0.044  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 272f3cd47

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2098.516 ; gain = 190.359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2098.516 ; gain = 190.359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2098.516 ; gain = 212.242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2107.520 ; gain = 9.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_2_copy_2/test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2107.520 ; gain = 9.004
INFO: [Memdata 28-208] The XPM instance: <test_i/axis_data_fifo_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axis_data_fifo_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <test_i/axis_data_fifo_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axis_data_fifo_in>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axi_dma_from_ps_to_pl>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axi_dma_from_pl_to_ps>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP test_i/conv2D_0/inst/M_AXIS_TDATA__6 output test_i/conv2D_0/inst/M_AXIS_TDATA__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 1938 net(s) have no routable loads. The problem bus(es) and/or net(s) are test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DOA0, test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DOA0, test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DOA0, test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DOA0, test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DOA0, test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DOA1, test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DOA1, test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DOA1, test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DOA1, test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DOA1... and (the first 15 of 1680 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2519.367 ; gain = 411.848
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 21:11:14 2021...
