library ieee;
use std_logic_1164.all;

entity extensor_sinal is port(
	contador: in std_logic_vector(11 downto 0);
	instrucao: in std_logic_vector(31 downto 0);
	
	contador_64: out std_logic_vector(63 downto 0);
	instrucao_64: out std_logic_vector(63 downto 0)
);
end entity;

architecture design of extensor_sinal is

begin
end architecture;