#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 29 12:02:43 2025
# Process ID: 2728
# Current directory: C:/Users/kccistc/Desktop/250727_ov7670_z720
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19516 C:\Users\kccistc\Desktop\250727_ov7670_z720\250727_ov7670_z720.xpr
# Log file: C:/Users/kccistc/Desktop/250727_ov7670_z720/vivado.log
# Journal file: C:/Users/kccistc/Desktop/250727_ov7670_z720\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.xpr
INFO: [Project 1-313] Project file moved from 'D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.2 [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: OV7640_HDMI_Display
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1645.336 ; gain = 250.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7640_HDMI_Display' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (2#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:282]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (3#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (8#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 120 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 90 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (9#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (10#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (11#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'led_state' does not match port width (6) of module 'Histogram' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:160]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (12#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (13#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (14#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (15#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (16#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (17#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'sqrt_lut' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-3876] $readmem data file 'sqrt_table.mem' is read successfully [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_lut' (18#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (19#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xy_min_max_calc' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:307]
INFO: [Synth 8-6155] done synthesizing module 'xy_min_max_calc' (20#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:307]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TX_TOP' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (23#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TX_TOP' (25#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7640_HDMI_Display' (26#1) [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.371 ; gain = 411.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.371 ; gain = 411.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.371 ; gain = 411.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1806.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1916.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.293 ; gain = 684.289
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2079.293 ; gain = 969.891
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 12:04:20 2025...
