;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SD
SD_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SD_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SD_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SD_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
SD_Clock_1__INDEX EQU 0x01
SD_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SD_Clock_1__PM_ACT_MSK EQU 0x02
SD_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SD_Clock_1__PM_STBY_MSK EQU 0x02
SD_miso0__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SD_miso0__0__MASK EQU 0x40
SD_miso0__0__PC EQU CYREG_PRT3_PC6
SD_miso0__0__PORT EQU 3
SD_miso0__0__SHIFT EQU 6
SD_miso0__AG EQU CYREG_PRT3_AG
SD_miso0__AMUX EQU CYREG_PRT3_AMUX
SD_miso0__BIE EQU CYREG_PRT3_BIE
SD_miso0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SD_miso0__BYP EQU CYREG_PRT3_BYP
SD_miso0__CTL EQU CYREG_PRT3_CTL
SD_miso0__DM0 EQU CYREG_PRT3_DM0
SD_miso0__DM1 EQU CYREG_PRT3_DM1
SD_miso0__DM2 EQU CYREG_PRT3_DM2
SD_miso0__DR EQU CYREG_PRT3_DR
SD_miso0__INP_DIS EQU CYREG_PRT3_INP_DIS
SD_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SD_miso0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SD_miso0__LCD_EN EQU CYREG_PRT3_LCD_EN
SD_miso0__MASK EQU 0x40
SD_miso0__PORT EQU 3
SD_miso0__PRT EQU CYREG_PRT3_PRT
SD_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SD_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SD_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SD_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SD_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SD_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SD_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SD_miso0__PS EQU CYREG_PRT3_PS
SD_miso0__SHIFT EQU 6
SD_miso0__SLW EQU CYREG_PRT3_SLW
SD_mosi0__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SD_mosi0__0__MASK EQU 0x40
SD_mosi0__0__PC EQU CYREG_PRT0_PC6
SD_mosi0__0__PORT EQU 0
SD_mosi0__0__SHIFT EQU 6
SD_mosi0__AG EQU CYREG_PRT0_AG
SD_mosi0__AMUX EQU CYREG_PRT0_AMUX
SD_mosi0__BIE EQU CYREG_PRT0_BIE
SD_mosi0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SD_mosi0__BYP EQU CYREG_PRT0_BYP
SD_mosi0__CTL EQU CYREG_PRT0_CTL
SD_mosi0__DM0 EQU CYREG_PRT0_DM0
SD_mosi0__DM1 EQU CYREG_PRT0_DM1
SD_mosi0__DM2 EQU CYREG_PRT0_DM2
SD_mosi0__DR EQU CYREG_PRT0_DR
SD_mosi0__INP_DIS EQU CYREG_PRT0_INP_DIS
SD_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SD_mosi0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SD_mosi0__LCD_EN EQU CYREG_PRT0_LCD_EN
SD_mosi0__MASK EQU 0x40
SD_mosi0__PORT EQU 0
SD_mosi0__PRT EQU CYREG_PRT0_PRT
SD_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SD_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SD_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SD_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SD_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SD_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SD_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SD_mosi0__PS EQU CYREG_PRT0_PS
SD_mosi0__SHIFT EQU 6
SD_mosi0__SLW EQU CYREG_PRT0_SLW
SD_sclk0__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
SD_sclk0__0__MASK EQU 0x04
SD_sclk0__0__PC EQU CYREG_IO_PC_PRT15_PC2
SD_sclk0__0__PORT EQU 15
SD_sclk0__0__SHIFT EQU 2
SD_sclk0__AG EQU CYREG_PRT15_AG
SD_sclk0__AMUX EQU CYREG_PRT15_AMUX
SD_sclk0__BIE EQU CYREG_PRT15_BIE
SD_sclk0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SD_sclk0__BYP EQU CYREG_PRT15_BYP
SD_sclk0__CTL EQU CYREG_PRT15_CTL
SD_sclk0__DM0 EQU CYREG_PRT15_DM0
SD_sclk0__DM1 EQU CYREG_PRT15_DM1
SD_sclk0__DM2 EQU CYREG_PRT15_DM2
SD_sclk0__DR EQU CYREG_PRT15_DR
SD_sclk0__INP_DIS EQU CYREG_PRT15_INP_DIS
SD_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SD_sclk0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SD_sclk0__LCD_EN EQU CYREG_PRT15_LCD_EN
SD_sclk0__MASK EQU 0x04
SD_sclk0__PORT EQU 15
SD_sclk0__PRT EQU CYREG_PRT15_PRT
SD_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SD_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SD_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SD_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SD_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SD_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SD_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SD_sclk0__PS EQU CYREG_PRT15_PS
SD_sclk0__SHIFT EQU 2
SD_sclk0__SLW EQU CYREG_PRT15_SLW
SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SD_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SD_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SD_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SD_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SD_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SD_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SD_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SD_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SD_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
SD_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SD_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SD_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SD_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
SD_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SD_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SD_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SD_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SD_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SD_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SD_SPI0_BSPIM_RxStsReg__4__POS EQU 4
SD_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SD_SPI0_BSPIM_RxStsReg__5__POS EQU 5
SD_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SD_SPI0_BSPIM_RxStsReg__6__POS EQU 6
SD_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SD_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SD_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SD_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SD_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SD_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SD_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SD_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SD_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SD_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SD_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SD_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SD_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SD_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SD_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SD_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SD_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SD_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SD_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SD_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SD_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SD_SPI0_BSPIM_TxStsReg__0__POS EQU 0
SD_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SD_SPI0_BSPIM_TxStsReg__1__POS EQU 1
SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SD_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SD_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SD_SPI0_BSPIM_TxStsReg__2__POS EQU 2
SD_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SD_SPI0_BSPIM_TxStsReg__3__POS EQU 3
SD_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SD_SPI0_BSPIM_TxStsReg__4__POS EQU 4
SD_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SD_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SD_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SD_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SD_SPI0_CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
SD_SPI0_CS__0__MASK EQU 0x08
SD_SPI0_CS__0__PC EQU CYREG_IO_PC_PRT15_PC3
SD_SPI0_CS__0__PORT EQU 15
SD_SPI0_CS__0__SHIFT EQU 3
SD_SPI0_CS__AG EQU CYREG_PRT15_AG
SD_SPI0_CS__AMUX EQU CYREG_PRT15_AMUX
SD_SPI0_CS__BIE EQU CYREG_PRT15_BIE
SD_SPI0_CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SD_SPI0_CS__BYP EQU CYREG_PRT15_BYP
SD_SPI0_CS__CTL EQU CYREG_PRT15_CTL
SD_SPI0_CS__DM0 EQU CYREG_PRT15_DM0
SD_SPI0_CS__DM1 EQU CYREG_PRT15_DM1
SD_SPI0_CS__DM2 EQU CYREG_PRT15_DM2
SD_SPI0_CS__DR EQU CYREG_PRT15_DR
SD_SPI0_CS__INP_DIS EQU CYREG_PRT15_INP_DIS
SD_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SD_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SD_SPI0_CS__LCD_EN EQU CYREG_PRT15_LCD_EN
SD_SPI0_CS__MASK EQU 0x08
SD_SPI0_CS__PORT EQU 15
SD_SPI0_CS__PRT EQU CYREG_PRT15_PRT
SD_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SD_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SD_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SD_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SD_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SD_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SD_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SD_SPI0_CS__PS EQU CYREG_PRT15_PS
SD_SPI0_CS__SHIFT EQU 3
SD_SPI0_CS__SLW EQU CYREG_PRT15_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x02
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x04
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x04
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_N_CHANNELS_USED_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_N_CHANNELS_USED_Sync_ctrl_reg__0__POS EQU 0
ADC_N_CHANNELS_USED_Sync_ctrl_reg__1__MASK EQU 0x02
ADC_N_CHANNELS_USED_Sync_ctrl_reg__1__POS EQU 1
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ADC_N_CHANNELS_USED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ADC_N_CHANNELS_USED_Sync_ctrl_reg__2__MASK EQU 0x04
ADC_N_CHANNELS_USED_Sync_ctrl_reg__2__POS EQU 2
ADC_N_CHANNELS_USED_Sync_ctrl_reg__3__MASK EQU 0x08
ADC_N_CHANNELS_USED_Sync_ctrl_reg__3__POS EQU 3
ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__MASK EQU 0x0F
ADC_N_CHANNELS_USED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ADC_N_CHANNELS_USED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
ADC_SOC_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__0__POS EQU 0
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SOC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SOC_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_SOC_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_SOC_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SOC_Sync_ctrl_reg__MASK EQU 0x01
ADC_SOC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SOC_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_STATUS_sts_sts_reg__0__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__0__POS EQU 0
ADC_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_STATUS_sts_sts_reg__MASK EQU 0x01
ADC_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; CS0
CS0__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CS0__0__MASK EQU 0x08
CS0__0__PC EQU CYREG_PRT2_PC3
CS0__0__PORT EQU 2
CS0__0__SHIFT EQU 3
CS0__AG EQU CYREG_PRT2_AG
CS0__AMUX EQU CYREG_PRT2_AMUX
CS0__BIE EQU CYREG_PRT2_BIE
CS0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS0__BYP EQU CYREG_PRT2_BYP
CS0__CTL EQU CYREG_PRT2_CTL
CS0__DM0 EQU CYREG_PRT2_DM0
CS0__DM1 EQU CYREG_PRT2_DM1
CS0__DM2 EQU CYREG_PRT2_DM2
CS0__DR EQU CYREG_PRT2_DR
CS0__INP_DIS EQU CYREG_PRT2_INP_DIS
CS0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS0__LCD_EN EQU CYREG_PRT2_LCD_EN
CS0__MASK EQU 0x08
CS0__PORT EQU 2
CS0__PRT EQU CYREG_PRT2_PRT
CS0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS0__PS EQU CYREG_PRT2_PS
CS0__SHIFT EQU 3
CS0__SLW EQU CYREG_PRT2_SLW

; CS1
CS1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CS1__0__MASK EQU 0x04
CS1__0__PC EQU CYREG_PRT2_PC2
CS1__0__PORT EQU 2
CS1__0__SHIFT EQU 2
CS1__AG EQU CYREG_PRT2_AG
CS1__AMUX EQU CYREG_PRT2_AMUX
CS1__BIE EQU CYREG_PRT2_BIE
CS1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS1__BYP EQU CYREG_PRT2_BYP
CS1__CTL EQU CYREG_PRT2_CTL
CS1__DM0 EQU CYREG_PRT2_DM0
CS1__DM1 EQU CYREG_PRT2_DM1
CS1__DM2 EQU CYREG_PRT2_DM2
CS1__DR EQU CYREG_PRT2_DR
CS1__INP_DIS EQU CYREG_PRT2_INP_DIS
CS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS1__LCD_EN EQU CYREG_PRT2_LCD_EN
CS1__MASK EQU 0x04
CS1__PORT EQU 2
CS1__PRT EQU CYREG_PRT2_PRT
CS1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS1__PS EQU CYREG_PRT2_PS
CS1__SHIFT EQU 2
CS1__SLW EQU CYREG_PRT2_SLW

; CS2
CS2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
CS2__0__MASK EQU 0x02
CS2__0__PC EQU CYREG_PRT2_PC1
CS2__0__PORT EQU 2
CS2__0__SHIFT EQU 1
CS2__AG EQU CYREG_PRT2_AG
CS2__AMUX EQU CYREG_PRT2_AMUX
CS2__BIE EQU CYREG_PRT2_BIE
CS2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS2__BYP EQU CYREG_PRT2_BYP
CS2__CTL EQU CYREG_PRT2_CTL
CS2__DM0 EQU CYREG_PRT2_DM0
CS2__DM1 EQU CYREG_PRT2_DM1
CS2__DM2 EQU CYREG_PRT2_DM2
CS2__DR EQU CYREG_PRT2_DR
CS2__INP_DIS EQU CYREG_PRT2_INP_DIS
CS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS2__LCD_EN EQU CYREG_PRT2_LCD_EN
CS2__MASK EQU 0x02
CS2__PORT EQU 2
CS2__PRT EQU CYREG_PRT2_PRT
CS2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS2__PS EQU CYREG_PRT2_PS
CS2__SHIFT EQU 1
CS2__SLW EQU CYREG_PRT2_SLW

; CS3
CS3__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CS3__0__MASK EQU 0x01
CS3__0__PC EQU CYREG_PRT2_PC0
CS3__0__PORT EQU 2
CS3__0__SHIFT EQU 0
CS3__AG EQU CYREG_PRT2_AG
CS3__AMUX EQU CYREG_PRT2_AMUX
CS3__BIE EQU CYREG_PRT2_BIE
CS3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS3__BYP EQU CYREG_PRT2_BYP
CS3__CTL EQU CYREG_PRT2_CTL
CS3__DM0 EQU CYREG_PRT2_DM0
CS3__DM1 EQU CYREG_PRT2_DM1
CS3__DM2 EQU CYREG_PRT2_DM2
CS3__DR EQU CYREG_PRT2_DR
CS3__INP_DIS EQU CYREG_PRT2_INP_DIS
CS3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS3__LCD_EN EQU CYREG_PRT2_LCD_EN
CS3__MASK EQU 0x01
CS3__PORT EQU 2
CS3__PRT EQU CYREG_PRT2_PRT
CS3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS3__PS EQU CYREG_PRT2_PS
CS3__SHIFT EQU 0
CS3__SLW EQU CYREG_PRT2_SLW

; DMA
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA__DRQ_NUMBER EQU 10
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 1
DMA__TERMOUT0_SEL EQU 10
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000400

; MISO
MISO__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MISO__0__MASK EQU 0x80
MISO__0__PC EQU CYREG_PRT3_PC7
MISO__0__PORT EQU 3
MISO__0__SHIFT EQU 7
MISO__AG EQU CYREG_PRT3_AG
MISO__AMUX EQU CYREG_PRT3_AMUX
MISO__BIE EQU CYREG_PRT3_BIE
MISO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO__BYP EQU CYREG_PRT3_BYP
MISO__CTL EQU CYREG_PRT3_CTL
MISO__DM0 EQU CYREG_PRT3_DM0
MISO__DM1 EQU CYREG_PRT3_DM1
MISO__DM2 EQU CYREG_PRT3_DM2
MISO__DR EQU CYREG_PRT3_DR
MISO__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO__MASK EQU 0x80
MISO__PORT EQU 3
MISO__PRT EQU CYREG_PRT3_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 7
MISO__SLW EQU CYREG_PRT3_SLW
MISO_ENCODER__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_ENCODER__0__MASK EQU 0x40
MISO_ENCODER__0__PC EQU CYREG_PRT1_PC6
MISO_ENCODER__0__PORT EQU 1
MISO_ENCODER__0__SHIFT EQU 6
MISO_ENCODER__AG EQU CYREG_PRT1_AG
MISO_ENCODER__AMUX EQU CYREG_PRT1_AMUX
MISO_ENCODER__BIE EQU CYREG_PRT1_BIE
MISO_ENCODER__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_ENCODER__BYP EQU CYREG_PRT1_BYP
MISO_ENCODER__CTL EQU CYREG_PRT1_CTL
MISO_ENCODER__DM0 EQU CYREG_PRT1_DM0
MISO_ENCODER__DM1 EQU CYREG_PRT1_DM1
MISO_ENCODER__DM2 EQU CYREG_PRT1_DM2
MISO_ENCODER__DR EQU CYREG_PRT1_DR
MISO_ENCODER__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_ENCODER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_ENCODER__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_ENCODER__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_ENCODER__MASK EQU 0x40
MISO_ENCODER__PORT EQU 1
MISO_ENCODER__PRT EQU CYREG_PRT1_PRT
MISO_ENCODER__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_ENCODER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_ENCODER__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_ENCODER__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_ENCODER__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_ENCODER__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_ENCODER__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_ENCODER__PS EQU CYREG_PRT1_PS
MISO_ENCODER__SHIFT EQU 6
MISO_ENCODER__SLW EQU CYREG_PRT1_SLW
MISO_RTC__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MISO_RTC__0__MASK EQU 0x04
MISO_RTC__0__PC EQU CYREG_PRT12_PC2
MISO_RTC__0__PORT EQU 12
MISO_RTC__0__SHIFT EQU 2
MISO_RTC__AG EQU CYREG_PRT12_AG
MISO_RTC__BIE EQU CYREG_PRT12_BIE
MISO_RTC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO_RTC__BYP EQU CYREG_PRT12_BYP
MISO_RTC__DM0 EQU CYREG_PRT12_DM0
MISO_RTC__DM1 EQU CYREG_PRT12_DM1
MISO_RTC__DM2 EQU CYREG_PRT12_DM2
MISO_RTC__DR EQU CYREG_PRT12_DR
MISO_RTC__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO_RTC__MASK EQU 0x04
MISO_RTC__PORT EQU 12
MISO_RTC__PRT EQU CYREG_PRT12_PRT
MISO_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO_RTC__PS EQU CYREG_PRT12_PS
MISO_RTC__SHIFT EQU 2
MISO_RTC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO_RTC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO_RTC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO_RTC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO_RTC__SLW EQU CYREG_PRT12_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MOSI__0__MASK EQU 0x80
MOSI__0__PC EQU CYREG_PRT0_PC7
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 7
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x80
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 7
MOSI__SLW EQU CYREG_PRT0_SLW
MOSI_RTC__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI_RTC__0__MASK EQU 0x08
MOSI_RTC__0__PC EQU CYREG_PRT12_PC3
MOSI_RTC__0__PORT EQU 12
MOSI_RTC__0__SHIFT EQU 3
MOSI_RTC__AG EQU CYREG_PRT12_AG
MOSI_RTC__BIE EQU CYREG_PRT12_BIE
MOSI_RTC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_RTC__BYP EQU CYREG_PRT12_BYP
MOSI_RTC__DM0 EQU CYREG_PRT12_DM0
MOSI_RTC__DM1 EQU CYREG_PRT12_DM1
MOSI_RTC__DM2 EQU CYREG_PRT12_DM2
MOSI_RTC__DR EQU CYREG_PRT12_DR
MOSI_RTC__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_RTC__MASK EQU 0x08
MOSI_RTC__PORT EQU 12
MOSI_RTC__PRT EQU CYREG_PRT12_PRT
MOSI_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_RTC__PS EQU CYREG_PRT12_PS
MOSI_RTC__SHIFT EQU 3
MOSI_RTC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_RTC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_RTC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_RTC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_RTC__SLW EQU CYREG_PRT12_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT2_PC4
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT2_SLW

; EMG_1
EMG_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
EMG_1__0__MASK EQU 0x40
EMG_1__0__PC EQU CYREG_PRT2_PC6
EMG_1__0__PORT EQU 2
EMG_1__0__SHIFT EQU 6
EMG_1__AG EQU CYREG_PRT2_AG
EMG_1__AMUX EQU CYREG_PRT2_AMUX
EMG_1__BIE EQU CYREG_PRT2_BIE
EMG_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EMG_1__BYP EQU CYREG_PRT2_BYP
EMG_1__CTL EQU CYREG_PRT2_CTL
EMG_1__DM0 EQU CYREG_PRT2_DM0
EMG_1__DM1 EQU CYREG_PRT2_DM1
EMG_1__DM2 EQU CYREG_PRT2_DM2
EMG_1__DR EQU CYREG_PRT2_DR
EMG_1__INP_DIS EQU CYREG_PRT2_INP_DIS
EMG_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
EMG_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EMG_1__LCD_EN EQU CYREG_PRT2_LCD_EN
EMG_1__MASK EQU 0x40
EMG_1__PORT EQU 2
EMG_1__PRT EQU CYREG_PRT2_PRT
EMG_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EMG_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EMG_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EMG_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EMG_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EMG_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EMG_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EMG_1__PS EQU CYREG_PRT2_PS
EMG_1__SHIFT EQU 6
EMG_1__SLW EQU CYREG_PRT2_SLW

; EMG_2
EMG_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
EMG_2__0__MASK EQU 0x80
EMG_2__0__PC EQU CYREG_PRT2_PC7
EMG_2__0__PORT EQU 2
EMG_2__0__SHIFT EQU 7
EMG_2__AG EQU CYREG_PRT2_AG
EMG_2__AMUX EQU CYREG_PRT2_AMUX
EMG_2__BIE EQU CYREG_PRT2_BIE
EMG_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EMG_2__BYP EQU CYREG_PRT2_BYP
EMG_2__CTL EQU CYREG_PRT2_CTL
EMG_2__DM0 EQU CYREG_PRT2_DM0
EMG_2__DM1 EQU CYREG_PRT2_DM1
EMG_2__DM2 EQU CYREG_PRT2_DM2
EMG_2__DR EQU CYREG_PRT2_DR
EMG_2__INP_DIS EQU CYREG_PRT2_INP_DIS
EMG_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
EMG_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EMG_2__LCD_EN EQU CYREG_PRT2_LCD_EN
EMG_2__MASK EQU 0x80
EMG_2__PORT EQU 2
EMG_2__PRT EQU CYREG_PRT2_PRT
EMG_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EMG_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EMG_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EMG_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EMG_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EMG_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EMG_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EMG_2__PS EQU CYREG_PRT2_PS
EMG_2__SHIFT EQU 7
EMG_2__SLW EQU CYREG_PRT2_SLW

; EMG_3
EMG_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
EMG_3__0__MASK EQU 0x01
EMG_3__0__PC EQU CYREG_PRT1_PC0
EMG_3__0__PORT EQU 1
EMG_3__0__SHIFT EQU 0
EMG_3__AG EQU CYREG_PRT1_AG
EMG_3__AMUX EQU CYREG_PRT1_AMUX
EMG_3__BIE EQU CYREG_PRT1_BIE
EMG_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EMG_3__BYP EQU CYREG_PRT1_BYP
EMG_3__CTL EQU CYREG_PRT1_CTL
EMG_3__DM0 EQU CYREG_PRT1_DM0
EMG_3__DM1 EQU CYREG_PRT1_DM1
EMG_3__DM2 EQU CYREG_PRT1_DM2
EMG_3__DR EQU CYREG_PRT1_DR
EMG_3__INP_DIS EQU CYREG_PRT1_INP_DIS
EMG_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EMG_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EMG_3__LCD_EN EQU CYREG_PRT1_LCD_EN
EMG_3__MASK EQU 0x01
EMG_3__PORT EQU 1
EMG_3__PRT EQU CYREG_PRT1_PRT
EMG_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EMG_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EMG_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EMG_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EMG_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EMG_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EMG_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EMG_3__PS EQU CYREG_PRT1_PS
EMG_3__SHIFT EQU 0
EMG_3__SLW EQU CYREG_PRT1_SLW

; EMG_4
EMG_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
EMG_4__0__MASK EQU 0x08
EMG_4__0__PC EQU CYREG_PRT1_PC3
EMG_4__0__PORT EQU 1
EMG_4__0__SHIFT EQU 3
EMG_4__AG EQU CYREG_PRT1_AG
EMG_4__AMUX EQU CYREG_PRT1_AMUX
EMG_4__BIE EQU CYREG_PRT1_BIE
EMG_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EMG_4__BYP EQU CYREG_PRT1_BYP
EMG_4__CTL EQU CYREG_PRT1_CTL
EMG_4__DM0 EQU CYREG_PRT1_DM0
EMG_4__DM1 EQU CYREG_PRT1_DM1
EMG_4__DM2 EQU CYREG_PRT1_DM2
EMG_4__DR EQU CYREG_PRT1_DR
EMG_4__INP_DIS EQU CYREG_PRT1_INP_DIS
EMG_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EMG_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EMG_4__LCD_EN EQU CYREG_PRT1_LCD_EN
EMG_4__MASK EQU 0x08
EMG_4__PORT EQU 1
EMG_4__PRT EQU CYREG_PRT1_PRT
EMG_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EMG_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EMG_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EMG_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EMG_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EMG_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EMG_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EMG_4__PS EQU CYREG_PRT1_PS
EMG_4__SHIFT EQU 3
EMG_4__SLW EQU CYREG_PRT1_SLW

; EMG_5
EMG_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
EMG_5__0__MASK EQU 0x01
EMG_5__0__PC EQU CYREG_IO_PC_PRT15_PC0
EMG_5__0__PORT EQU 15
EMG_5__0__SHIFT EQU 0
EMG_5__AG EQU CYREG_PRT15_AG
EMG_5__AMUX EQU CYREG_PRT15_AMUX
EMG_5__BIE EQU CYREG_PRT15_BIE
EMG_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EMG_5__BYP EQU CYREG_PRT15_BYP
EMG_5__CTL EQU CYREG_PRT15_CTL
EMG_5__DM0 EQU CYREG_PRT15_DM0
EMG_5__DM1 EQU CYREG_PRT15_DM1
EMG_5__DM2 EQU CYREG_PRT15_DM2
EMG_5__DR EQU CYREG_PRT15_DR
EMG_5__INP_DIS EQU CYREG_PRT15_INP_DIS
EMG_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
EMG_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EMG_5__LCD_EN EQU CYREG_PRT15_LCD_EN
EMG_5__MASK EQU 0x01
EMG_5__PORT EQU 15
EMG_5__PRT EQU CYREG_PRT15_PRT
EMG_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EMG_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EMG_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EMG_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EMG_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EMG_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EMG_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EMG_5__PS EQU CYREG_PRT15_PS
EMG_5__SHIFT EQU 0
EMG_5__SLW EQU CYREG_PRT15_SLW

; EMG_6
EMG_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
EMG_6__0__MASK EQU 0x02
EMG_6__0__PC EQU CYREG_IO_PC_PRT15_PC1
EMG_6__0__PORT EQU 15
EMG_6__0__SHIFT EQU 1
EMG_6__AG EQU CYREG_PRT15_AG
EMG_6__AMUX EQU CYREG_PRT15_AMUX
EMG_6__BIE EQU CYREG_PRT15_BIE
EMG_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EMG_6__BYP EQU CYREG_PRT15_BYP
EMG_6__CTL EQU CYREG_PRT15_CTL
EMG_6__DM0 EQU CYREG_PRT15_DM0
EMG_6__DM1 EQU CYREG_PRT15_DM1
EMG_6__DM2 EQU CYREG_PRT15_DM2
EMG_6__DR EQU CYREG_PRT15_DR
EMG_6__INP_DIS EQU CYREG_PRT15_INP_DIS
EMG_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
EMG_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EMG_6__LCD_EN EQU CYREG_PRT15_LCD_EN
EMG_6__MASK EQU 0x02
EMG_6__PORT EQU 15
EMG_6__PRT EQU CYREG_PRT15_PRT
EMG_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EMG_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EMG_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EMG_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EMG_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EMG_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EMG_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EMG_6__PS EQU CYREG_PRT15_PS
EMG_6__SHIFT EQU 1
EMG_6__SLW EQU CYREG_PRT15_SLW

; EMG_A
EMG_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
EMG_A__0__MASK EQU 0x10
EMG_A__0__PC EQU CYREG_PRT0_PC4
EMG_A__0__PORT EQU 0
EMG_A__0__SHIFT EQU 4
EMG_A__AG EQU CYREG_PRT0_AG
EMG_A__AMUX EQU CYREG_PRT0_AMUX
EMG_A__BIE EQU CYREG_PRT0_BIE
EMG_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EMG_A__BYP EQU CYREG_PRT0_BYP
EMG_A__CTL EQU CYREG_PRT0_CTL
EMG_A__DM0 EQU CYREG_PRT0_DM0
EMG_A__DM1 EQU CYREG_PRT0_DM1
EMG_A__DM2 EQU CYREG_PRT0_DM2
EMG_A__DR EQU CYREG_PRT0_DR
EMG_A__INP_DIS EQU CYREG_PRT0_INP_DIS
EMG_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EMG_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EMG_A__LCD_EN EQU CYREG_PRT0_LCD_EN
EMG_A__MASK EQU 0x10
EMG_A__PORT EQU 0
EMG_A__PRT EQU CYREG_PRT0_PRT
EMG_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EMG_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EMG_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EMG_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EMG_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EMG_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EMG_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EMG_A__PS EQU CYREG_PRT0_PS
EMG_A__SHIFT EQU 4
EMG_A__SLW EQU CYREG_PRT0_SLW

; EMG_B
EMG_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
EMG_B__0__MASK EQU 0x20
EMG_B__0__PC EQU CYREG_PRT0_PC5
EMG_B__0__PORT EQU 0
EMG_B__0__SHIFT EQU 5
EMG_B__AG EQU CYREG_PRT0_AG
EMG_B__AMUX EQU CYREG_PRT0_AMUX
EMG_B__BIE EQU CYREG_PRT0_BIE
EMG_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EMG_B__BYP EQU CYREG_PRT0_BYP
EMG_B__CTL EQU CYREG_PRT0_CTL
EMG_B__DM0 EQU CYREG_PRT0_DM0
EMG_B__DM1 EQU CYREG_PRT0_DM1
EMG_B__DM2 EQU CYREG_PRT0_DM2
EMG_B__DR EQU CYREG_PRT0_DR
EMG_B__INP_DIS EQU CYREG_PRT0_INP_DIS
EMG_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EMG_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EMG_B__LCD_EN EQU CYREG_PRT0_LCD_EN
EMG_B__MASK EQU 0x20
EMG_B__PORT EQU 0
EMG_B__PRT EQU CYREG_PRT0_PRT
EMG_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EMG_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EMG_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EMG_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EMG_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EMG_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EMG_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EMG_B__PS EQU CYREG_PRT0_PS
EMG_B__SHIFT EQU 5
EMG_B__SLW EQU CYREG_PRT0_SLW

; CS_RTC
CS_RTC__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CS_RTC__0__MASK EQU 0x10
CS_RTC__0__PC EQU CYREG_IO_PC_PRT15_PC4
CS_RTC__0__PORT EQU 15
CS_RTC__0__SHIFT EQU 4
CS_RTC__AG EQU CYREG_PRT15_AG
CS_RTC__AMUX EQU CYREG_PRT15_AMUX
CS_RTC__BIE EQU CYREG_PRT15_BIE
CS_RTC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS_RTC__BYP EQU CYREG_PRT15_BYP
CS_RTC__CTL EQU CYREG_PRT15_CTL
CS_RTC__DM0 EQU CYREG_PRT15_DM0
CS_RTC__DM1 EQU CYREG_PRT15_DM1
CS_RTC__DM2 EQU CYREG_PRT15_DM2
CS_RTC__DR EQU CYREG_PRT15_DR
CS_RTC__INP_DIS EQU CYREG_PRT15_INP_DIS
CS_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS_RTC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS_RTC__LCD_EN EQU CYREG_PRT15_LCD_EN
CS_RTC__MASK EQU 0x10
CS_RTC__PORT EQU 15
CS_RTC__PRT EQU CYREG_PRT15_PRT
CS_RTC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS_RTC__PS EQU CYREG_PRT15_PS
CS_RTC__SHIFT EQU 4
CS_RTC__SLW EQU CYREG_PRT15_SLW

; CLK_RTC
CLK_RTC__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
CLK_RTC__0__MASK EQU 0x20
CLK_RTC__0__PC EQU CYREG_IO_PC_PRT15_PC5
CLK_RTC__0__PORT EQU 15
CLK_RTC__0__SHIFT EQU 5
CLK_RTC__AG EQU CYREG_PRT15_AG
CLK_RTC__AMUX EQU CYREG_PRT15_AMUX
CLK_RTC__BIE EQU CYREG_PRT15_BIE
CLK_RTC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CLK_RTC__BYP EQU CYREG_PRT15_BYP
CLK_RTC__CTL EQU CYREG_PRT15_CTL
CLK_RTC__DM0 EQU CYREG_PRT15_DM0
CLK_RTC__DM1 EQU CYREG_PRT15_DM1
CLK_RTC__DM2 EQU CYREG_PRT15_DM2
CLK_RTC__DR EQU CYREG_PRT15_DR
CLK_RTC__INP_DIS EQU CYREG_PRT15_INP_DIS
CLK_RTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CLK_RTC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CLK_RTC__LCD_EN EQU CYREG_PRT15_LCD_EN
CLK_RTC__MASK EQU 0x20
CLK_RTC__PORT EQU 15
CLK_RTC__PRT EQU CYREG_PRT15_PRT
CLK_RTC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CLK_RTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CLK_RTC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CLK_RTC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CLK_RTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CLK_RTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CLK_RTC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CLK_RTC__PS EQU CYREG_PRT15_PS
CLK_RTC__SHIFT EQU 5
CLK_RTC__SLW EQU CYREG_PRT15_SLW

; LED_RED
LED_RED__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LED_RED__0__MASK EQU 0x01
LED_RED__0__PC EQU CYREG_PRT12_PC0
LED_RED__0__PORT EQU 12
LED_RED__0__SHIFT EQU 0
LED_RED__AG EQU CYREG_PRT12_AG
LED_RED__BIE EQU CYREG_PRT12_BIE
LED_RED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_RED__BYP EQU CYREG_PRT12_BYP
LED_RED__DM0 EQU CYREG_PRT12_DM0
LED_RED__DM1 EQU CYREG_PRT12_DM1
LED_RED__DM2 EQU CYREG_PRT12_DM2
LED_RED__DR EQU CYREG_PRT12_DR
LED_RED__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_RED__MASK EQU 0x01
LED_RED__PORT EQU 12
LED_RED__PRT EQU CYREG_PRT12_PRT
LED_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_RED__PS EQU CYREG_PRT12_PS
LED_RED__SHIFT EQU 0
LED_RED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_RED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_RED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_RED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_RED__SLW EQU CYREG_PRT12_SLW

; SPI_IMU
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_IMU_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPI_IMU_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPI_IMU_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPI_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPI_IMU_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_IMU_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPI_IMU_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_RxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_IMU_BSPIM_RxStsReg__5__POS EQU 5
SPI_IMU_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_IMU_BSPIM_RxStsReg__6__POS EQU 6
SPI_IMU_BSPIM_RxStsReg__MASK EQU 0x70
SPI_IMU_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPI_IMU_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_IMU_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_IMU_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_IMU_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_IMU_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPI_IMU_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPI_IMU_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPI_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPI_IMU_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPI_IMU_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPI_IMU_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_IMU_BSPIM_TxStsReg__0__POS EQU 0
SPI_IMU_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_IMU_BSPIM_TxStsReg__1__POS EQU 1
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI_IMU_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_IMU_BSPIM_TxStsReg__2__POS EQU 2
SPI_IMU_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_IMU_BSPIM_TxStsReg__3__POS EQU 3
SPI_IMU_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_TxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_IMU_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI_IMU_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI_IMU_IntClock__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
SPI_IMU_IntClock__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
SPI_IMU_IntClock__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
SPI_IMU_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IMU_IntClock__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
SPI_IMU_IntClock__CFG3_PHASE_DLY_MASK EQU 0x0F
SPI_IMU_IntClock__INDEX EQU 0x01
SPI_IMU_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
SPI_IMU_IntClock__PM_ACT_MSK EQU 0x02
SPI_IMU_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
SPI_IMU_IntClock__PM_STBY_MSK EQU 0x02

; LED_CTRL
LED_CTRL_Sync_ctrl_reg__0__MASK EQU 0x01
LED_CTRL_Sync_ctrl_reg__0__POS EQU 0
LED_CTRL_Sync_ctrl_reg__1__MASK EQU 0x02
LED_CTRL_Sync_ctrl_reg__1__POS EQU 1
LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LED_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LED_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LED_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LED_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LED_CTRL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LED_CTRL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED_CTRL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
LED_CTRL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LED_CTRL_Sync_ctrl_reg__MASK EQU 0x03
LED_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LED_CTRL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; MOTOR_1A
MOTOR_1A__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
MOTOR_1A__0__MASK EQU 0x02
MOTOR_1A__0__PC EQU CYREG_PRT3_PC1
MOTOR_1A__0__PORT EQU 3
MOTOR_1A__0__SHIFT EQU 1
MOTOR_1A__AG EQU CYREG_PRT3_AG
MOTOR_1A__AMUX EQU CYREG_PRT3_AMUX
MOTOR_1A__BIE EQU CYREG_PRT3_BIE
MOTOR_1A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_1A__BYP EQU CYREG_PRT3_BYP
MOTOR_1A__CTL EQU CYREG_PRT3_CTL
MOTOR_1A__DM0 EQU CYREG_PRT3_DM0
MOTOR_1A__DM1 EQU CYREG_PRT3_DM1
MOTOR_1A__DM2 EQU CYREG_PRT3_DM2
MOTOR_1A__DR EQU CYREG_PRT3_DR
MOTOR_1A__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_1A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_1A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_1A__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_1A__MASK EQU 0x02
MOTOR_1A__PORT EQU 3
MOTOR_1A__PRT EQU CYREG_PRT3_PRT
MOTOR_1A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_1A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_1A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_1A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_1A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_1A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_1A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_1A__PS EQU CYREG_PRT3_PS
MOTOR_1A__SHIFT EQU 1
MOTOR_1A__SLW EQU CYREG_PRT3_SLW

; MOTOR_1B
MOTOR_1B__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
MOTOR_1B__0__MASK EQU 0x04
MOTOR_1B__0__PC EQU CYREG_PRT3_PC2
MOTOR_1B__0__PORT EQU 3
MOTOR_1B__0__SHIFT EQU 2
MOTOR_1B__AG EQU CYREG_PRT3_AG
MOTOR_1B__AMUX EQU CYREG_PRT3_AMUX
MOTOR_1B__BIE EQU CYREG_PRT3_BIE
MOTOR_1B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_1B__BYP EQU CYREG_PRT3_BYP
MOTOR_1B__CTL EQU CYREG_PRT3_CTL
MOTOR_1B__DM0 EQU CYREG_PRT3_DM0
MOTOR_1B__DM1 EQU CYREG_PRT3_DM1
MOTOR_1B__DM2 EQU CYREG_PRT3_DM2
MOTOR_1B__DR EQU CYREG_PRT3_DR
MOTOR_1B__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_1B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_1B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_1B__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_1B__MASK EQU 0x04
MOTOR_1B__PORT EQU 3
MOTOR_1B__PRT EQU CYREG_PRT3_PRT
MOTOR_1B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_1B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_1B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_1B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_1B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_1B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_1B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_1B__PS EQU CYREG_PRT3_PS
MOTOR_1B__SHIFT EQU 2
MOTOR_1B__SLW EQU CYREG_PRT3_SLW

; MOTOR_2A
MOTOR_2A__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MOTOR_2A__0__MASK EQU 0x10
MOTOR_2A__0__PC EQU CYREG_PRT3_PC4
MOTOR_2A__0__PORT EQU 3
MOTOR_2A__0__SHIFT EQU 4
MOTOR_2A__AG EQU CYREG_PRT3_AG
MOTOR_2A__AMUX EQU CYREG_PRT3_AMUX
MOTOR_2A__BIE EQU CYREG_PRT3_BIE
MOTOR_2A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_2A__BYP EQU CYREG_PRT3_BYP
MOTOR_2A__CTL EQU CYREG_PRT3_CTL
MOTOR_2A__DM0 EQU CYREG_PRT3_DM0
MOTOR_2A__DM1 EQU CYREG_PRT3_DM1
MOTOR_2A__DM2 EQU CYREG_PRT3_DM2
MOTOR_2A__DR EQU CYREG_PRT3_DR
MOTOR_2A__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_2A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_2A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_2A__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_2A__MASK EQU 0x10
MOTOR_2A__PORT EQU 3
MOTOR_2A__PRT EQU CYREG_PRT3_PRT
MOTOR_2A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_2A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_2A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_2A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_2A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_2A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_2A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_2A__PS EQU CYREG_PRT3_PS
MOTOR_2A__SHIFT EQU 4
MOTOR_2A__SLW EQU CYREG_PRT3_SLW

; MOTOR_2B
MOTOR_2B__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MOTOR_2B__0__MASK EQU 0x20
MOTOR_2B__0__PC EQU CYREG_PRT3_PC5
MOTOR_2B__0__PORT EQU 3
MOTOR_2B__0__SHIFT EQU 5
MOTOR_2B__AG EQU CYREG_PRT3_AG
MOTOR_2B__AMUX EQU CYREG_PRT3_AMUX
MOTOR_2B__BIE EQU CYREG_PRT3_BIE
MOTOR_2B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_2B__BYP EQU CYREG_PRT3_BYP
MOTOR_2B__CTL EQU CYREG_PRT3_CTL
MOTOR_2B__DM0 EQU CYREG_PRT3_DM0
MOTOR_2B__DM1 EQU CYREG_PRT3_DM1
MOTOR_2B__DM2 EQU CYREG_PRT3_DM2
MOTOR_2B__DR EQU CYREG_PRT3_DR
MOTOR_2B__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_2B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_2B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_2B__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_2B__MASK EQU 0x20
MOTOR_2B__PORT EQU 3
MOTOR_2B__PRT EQU CYREG_PRT3_PRT
MOTOR_2B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_2B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_2B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_2B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_2B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_2B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_2B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_2B__PS EQU CYREG_PRT3_PS
MOTOR_2B__SHIFT EQU 5
MOTOR_2B__SLW EQU CYREG_PRT3_SLW

; MY_TIMER
MY_TIMER_REG_Sync_ctrl_reg__0__MASK EQU 0x01
MY_TIMER_REG_Sync_ctrl_reg__0__POS EQU 0
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
MY_TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MY_TIMER_REG_Sync_ctrl_reg__MASK EQU 0x01
MY_TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MY_TIMER_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MY_TIMER_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
MY_TIMER_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
MY_TIMER_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
MY_TIMER_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
MY_TIMER_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
MY_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
MY_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
MY_TIMER_TimerHW__PER0 EQU CYREG_TMR1_PER0
MY_TIMER_TimerHW__PER1 EQU CYREG_TMR1_PER1
MY_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MY_TIMER_TimerHW__PM_ACT_MSK EQU 0x02
MY_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MY_TIMER_TimerHW__PM_STBY_MSK EQU 0x02
MY_TIMER_TimerHW__RT0 EQU CYREG_TMR1_RT0
MY_TIMER_TimerHW__RT1 EQU CYREG_TMR1_RT1
MY_TIMER_TimerHW__SR0 EQU CYREG_TMR1_SR0

; RESET_FF
RESET_FF_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__0__POS EQU 0
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RESET_FF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
RESET_FF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
RESET_FF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
RESET_FF_Sync_ctrl_reg__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; RS485_RX
RS485_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RS485_RX__0__MASK EQU 0x40
RS485_RX__0__PC EQU CYREG_PRT12_PC6
RS485_RX__0__PORT EQU 12
RS485_RX__0__SHIFT EQU 6
RS485_RX__AG EQU CYREG_PRT12_AG
RS485_RX__BIE EQU CYREG_PRT12_BIE
RS485_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RS485_RX__BYP EQU CYREG_PRT12_BYP
RS485_RX__DM0 EQU CYREG_PRT12_DM0
RS485_RX__DM1 EQU CYREG_PRT12_DM1
RS485_RX__DM2 EQU CYREG_PRT12_DM2
RS485_RX__DR EQU CYREG_PRT12_DR
RS485_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RS485_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RS485_RX__MASK EQU 0x40
RS485_RX__PORT EQU 12
RS485_RX__PRT EQU CYREG_PRT12_PRT
RS485_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RS485_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RS485_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RS485_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RS485_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RS485_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RS485_RX__PS EQU CYREG_PRT12_PS
RS485_RX__SHIFT EQU 6
RS485_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RS485_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RS485_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RS485_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RS485_RX__SLW EQU CYREG_PRT12_SLW

; RS485_TX
RS485_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
RS485_TX__0__MASK EQU 0x80
RS485_TX__0__PC EQU CYREG_PRT12_PC7
RS485_TX__0__PORT EQU 12
RS485_TX__0__SHIFT EQU 7
RS485_TX__AG EQU CYREG_PRT12_AG
RS485_TX__BIE EQU CYREG_PRT12_BIE
RS485_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RS485_TX__BYP EQU CYREG_PRT12_BYP
RS485_TX__DM0 EQU CYREG_PRT12_DM0
RS485_TX__DM1 EQU CYREG_PRT12_DM1
RS485_TX__DM2 EQU CYREG_PRT12_DM2
RS485_TX__DR EQU CYREG_PRT12_DR
RS485_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
RS485_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RS485_TX__MASK EQU 0x80
RS485_TX__PORT EQU 12
RS485_TX__PRT EQU CYREG_PRT12_PRT
RS485_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RS485_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RS485_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RS485_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RS485_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RS485_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RS485_TX__PS EQU CYREG_PRT12_PS
RS485_TX__SHIFT EQU 7
RS485_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RS485_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RS485_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RS485_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RS485_TX__SLW EQU CYREG_PRT12_SLW

; CLOCK_PWM
CLOCK_PWM__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLOCK_PWM__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLOCK_PWM__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLOCK_PWM__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_PWM__INDEX EQU 0x03
CLOCK_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_PWM__PM_ACT_MSK EQU 0x08
CLOCK_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_PWM__PM_STBY_MSK EQU 0x08
CLOCK_PWM_BLINK__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
CLOCK_PWM_BLINK__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
CLOCK_PWM_BLINK__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
CLOCK_PWM_BLINK__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_PWM_BLINK__INDEX EQU 0x06
CLOCK_PWM_BLINK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_PWM_BLINK__PM_ACT_MSK EQU 0x40
CLOCK_PWM_BLINK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_PWM_BLINK__PM_STBY_MSK EQU 0x40

; FF_STATUS
FF_STATUS_sts_sts_reg__0__MASK EQU 0x01
FF_STATUS_sts_sts_reg__0__POS EQU 0
FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
FF_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
FF_STATUS_sts_sts_reg__MASK EQU 0x01
FF_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
FF_STATUS_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FF_STATUS_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
FF_STATUS_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
FF_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

; LED_GREEN
LED_GREEN__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LED_GREEN__0__MASK EQU 0x02
LED_GREEN__0__PC EQU CYREG_PRT12_PC1
LED_GREEN__0__PORT EQU 12
LED_GREEN__0__SHIFT EQU 1
LED_GREEN__AG EQU CYREG_PRT12_AG
LED_GREEN__BIE EQU CYREG_PRT12_BIE
LED_GREEN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_GREEN__BYP EQU CYREG_PRT12_BYP
LED_GREEN__DM0 EQU CYREG_PRT12_DM0
LED_GREEN__DM1 EQU CYREG_PRT12_DM1
LED_GREEN__DM2 EQU CYREG_PRT12_DM2
LED_GREEN__DR EQU CYREG_PRT12_DR
LED_GREEN__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_GREEN__MASK EQU 0x02
LED_GREEN__PORT EQU 12
LED_GREEN__PRT EQU CYREG_PRT12_PRT
LED_GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_GREEN__PS EQU CYREG_PRT12_PS
LED_GREEN__SHIFT EQU 1
LED_GREEN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_GREEN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_GREEN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_GREEN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_GREEN__SLW EQU CYREG_PRT12_SLW

; RS485_CTS
RS485_CTS__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
RS485_CTS__0__MASK EQU 0x10
RS485_CTS__0__PC EQU CYREG_PRT1_PC4
RS485_CTS__0__PORT EQU 1
RS485_CTS__0__SHIFT EQU 4
RS485_CTS__AG EQU CYREG_PRT1_AG
RS485_CTS__AMUX EQU CYREG_PRT1_AMUX
RS485_CTS__BIE EQU CYREG_PRT1_BIE
RS485_CTS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RS485_CTS__BYP EQU CYREG_PRT1_BYP
RS485_CTS__CTL EQU CYREG_PRT1_CTL
RS485_CTS__DM0 EQU CYREG_PRT1_DM0
RS485_CTS__DM1 EQU CYREG_PRT1_DM1
RS485_CTS__DM2 EQU CYREG_PRT1_DM2
RS485_CTS__DR EQU CYREG_PRT1_DR
RS485_CTS__INP_DIS EQU CYREG_PRT1_INP_DIS
RS485_CTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RS485_CTS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RS485_CTS__LCD_EN EQU CYREG_PRT1_LCD_EN
RS485_CTS__MASK EQU 0x10
RS485_CTS__PORT EQU 1
RS485_CTS__PRT EQU CYREG_PRT1_PRT
RS485_CTS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RS485_CTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RS485_CTS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RS485_CTS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RS485_CTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RS485_CTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RS485_CTS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RS485_CTS__PS EQU CYREG_PRT1_PS
RS485_CTS__SHIFT EQU 4
RS485_CTS__SLW EQU CYREG_PRT1_SLW

; RS_485_EN
RS_485_EN__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RS_485_EN__0__MASK EQU 0x10
RS_485_EN__0__PC EQU CYREG_PRT12_PC4
RS_485_EN__0__PORT EQU 12
RS_485_EN__0__SHIFT EQU 4
RS_485_EN__AG EQU CYREG_PRT12_AG
RS_485_EN__BIE EQU CYREG_PRT12_BIE
RS_485_EN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RS_485_EN__BYP EQU CYREG_PRT12_BYP
RS_485_EN__DM0 EQU CYREG_PRT12_DM0
RS_485_EN__DM1 EQU CYREG_PRT12_DM1
RS_485_EN__DM2 EQU CYREG_PRT12_DM2
RS_485_EN__DR EQU CYREG_PRT12_DR
RS_485_EN__INP_DIS EQU CYREG_PRT12_INP_DIS
RS_485_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RS_485_EN__MASK EQU 0x10
RS_485_EN__PORT EQU 12
RS_485_EN__PRT EQU CYREG_PRT12_PRT
RS_485_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RS_485_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RS_485_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RS_485_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RS_485_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RS_485_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RS_485_EN__PS EQU CYREG_PRT12_PS
RS_485_EN__SHIFT EQU 4
RS_485_EN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RS_485_EN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RS_485_EN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RS_485_EN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RS_485_EN__SLW EQU CYREG_PRT12_SLW

; BLINK_05HZ
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
BLINK_05HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BLINK_05HZ_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; BLINK_25HZ
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
BLINK_25HZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
BLINK_25HZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; CLOCK_UART
CLOCK_UART__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK_UART__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK_UART__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK_UART__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_UART__INDEX EQU 0x00
CLOCK_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_UART__PM_ACT_MSK EQU 0x01
CLOCK_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_UART__PM_STBY_MSK EQU 0x01

; ISR_CYCLES
ISR_CYCLES__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_CYCLES__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_CYCLES__INTC_MASK EQU 0x01
ISR_CYCLES__INTC_NUMBER EQU 0
ISR_CYCLES__INTC_PRIOR_NUM EQU 7
ISR_CYCLES__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_CYCLES__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_CYCLES__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MOTOR_EN_1
MOTOR_EN_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
MOTOR_EN_1__0__MASK EQU 0x01
MOTOR_EN_1__0__PC EQU CYREG_PRT3_PC0
MOTOR_EN_1__0__PORT EQU 3
MOTOR_EN_1__0__SHIFT EQU 0
MOTOR_EN_1__AG EQU CYREG_PRT3_AG
MOTOR_EN_1__AMUX EQU CYREG_PRT3_AMUX
MOTOR_EN_1__BIE EQU CYREG_PRT3_BIE
MOTOR_EN_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_EN_1__BYP EQU CYREG_PRT3_BYP
MOTOR_EN_1__CTL EQU CYREG_PRT3_CTL
MOTOR_EN_1__DM0 EQU CYREG_PRT3_DM0
MOTOR_EN_1__DM1 EQU CYREG_PRT3_DM1
MOTOR_EN_1__DM2 EQU CYREG_PRT3_DM2
MOTOR_EN_1__DR EQU CYREG_PRT3_DR
MOTOR_EN_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_EN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_EN_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_EN_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_EN_1__M1__INTTYPE EQU CYREG_PICU3_INTTYPE0
MOTOR_EN_1__M1__MASK EQU 0x01
MOTOR_EN_1__M1__PC EQU CYREG_PRT3_PC0
MOTOR_EN_1__M1__PORT EQU 3
MOTOR_EN_1__M1__SHIFT EQU 0
MOTOR_EN_1__MASK EQU 0x01
MOTOR_EN_1__PORT EQU 3
MOTOR_EN_1__PRT EQU CYREG_PRT3_PRT
MOTOR_EN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_EN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_EN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_EN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_EN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_EN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_EN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_EN_1__PS EQU CYREG_PRT3_PS
MOTOR_EN_1__SHIFT EQU 0
MOTOR_EN_1__SLW EQU CYREG_PRT3_SLW

; MOTOR_EN_2
MOTOR_EN_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
MOTOR_EN_2__0__MASK EQU 0x08
MOTOR_EN_2__0__PC EQU CYREG_PRT3_PC3
MOTOR_EN_2__0__PORT EQU 3
MOTOR_EN_2__0__SHIFT EQU 3
MOTOR_EN_2__AG EQU CYREG_PRT3_AG
MOTOR_EN_2__AMUX EQU CYREG_PRT3_AMUX
MOTOR_EN_2__BIE EQU CYREG_PRT3_BIE
MOTOR_EN_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOTOR_EN_2__BYP EQU CYREG_PRT3_BYP
MOTOR_EN_2__CTL EQU CYREG_PRT3_CTL
MOTOR_EN_2__DM0 EQU CYREG_PRT3_DM0
MOTOR_EN_2__DM1 EQU CYREG_PRT3_DM1
MOTOR_EN_2__DM2 EQU CYREG_PRT3_DM2
MOTOR_EN_2__DR EQU CYREG_PRT3_DR
MOTOR_EN_2__INP_DIS EQU CYREG_PRT3_INP_DIS
MOTOR_EN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOTOR_EN_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOTOR_EN_2__LCD_EN EQU CYREG_PRT3_LCD_EN
MOTOR_EN_2__M1__INTTYPE EQU CYREG_PICU3_INTTYPE3
MOTOR_EN_2__M1__MASK EQU 0x08
MOTOR_EN_2__M1__PC EQU CYREG_PRT3_PC3
MOTOR_EN_2__M1__PORT EQU 3
MOTOR_EN_2__M1__SHIFT EQU 3
MOTOR_EN_2__MASK EQU 0x08
MOTOR_EN_2__PORT EQU 3
MOTOR_EN_2__PRT EQU CYREG_PRT3_PRT
MOTOR_EN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOTOR_EN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOTOR_EN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOTOR_EN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOTOR_EN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOTOR_EN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOTOR_EN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOTOR_EN_2__PS EQU CYREG_PRT3_PS
MOTOR_EN_2__SHIFT EQU 3
MOTOR_EN_2__SLW EQU CYREG_PRT3_SLW

; PWM_MOTORS
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_MOTORS_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_MOTORS_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; UART_RS485
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_RS485_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_RS485_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_RS485_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_RS485_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_RS485_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_RS485_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_RS485_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_RS485_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_RS485_BUART_sRX_RxSts__1__POS EQU 1
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_RS485_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RS485_BUART_sRX_RxSts__3__POS EQU 3
UART_RS485_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RS485_BUART_sRX_RxSts__4__POS EQU 4
UART_RS485_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RS485_BUART_sRX_RxSts__5__POS EQU 5
UART_RS485_BUART_sRX_RxSts__MASK EQU 0x3A
UART_RS485_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_RS485_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RS485_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_RS485_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RS485_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_RS485_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_RS485_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_RS485_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_RS485_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_RS485_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_RS485_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_RS485_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_RS485_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_RS485_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_RS485_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RS485_BUART_sTX_TxSts__0__POS EQU 0
UART_RS485_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RS485_BUART_sTX_TxSts__1__POS EQU 1
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_RS485_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RS485_BUART_sTX_TxSts__2__POS EQU 2
UART_RS485_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RS485_BUART_sTX_TxSts__3__POS EQU 3
UART_RS485_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RS485_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_RS485_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RS485_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_RS485_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CLK_ENCODER
CLK_ENCODER__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
CLK_ENCODER__0__MASK EQU 0x80
CLK_ENCODER__0__PC EQU CYREG_PRT1_PC7
CLK_ENCODER__0__PORT EQU 1
CLK_ENCODER__0__SHIFT EQU 7
CLK_ENCODER__AG EQU CYREG_PRT1_AG
CLK_ENCODER__AMUX EQU CYREG_PRT1_AMUX
CLK_ENCODER__BIE EQU CYREG_PRT1_BIE
CLK_ENCODER__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CLK_ENCODER__BYP EQU CYREG_PRT1_BYP
CLK_ENCODER__CTL EQU CYREG_PRT1_CTL
CLK_ENCODER__DM0 EQU CYREG_PRT1_DM0
CLK_ENCODER__DM1 EQU CYREG_PRT1_DM1
CLK_ENCODER__DM2 EQU CYREG_PRT1_DM2
CLK_ENCODER__DR EQU CYREG_PRT1_DR
CLK_ENCODER__INP_DIS EQU CYREG_PRT1_INP_DIS
CLK_ENCODER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CLK_ENCODER__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CLK_ENCODER__LCD_EN EQU CYREG_PRT1_LCD_EN
CLK_ENCODER__MASK EQU 0x80
CLK_ENCODER__PORT EQU 1
CLK_ENCODER__PRT EQU CYREG_PRT1_PRT
CLK_ENCODER__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CLK_ENCODER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CLK_ENCODER__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CLK_ENCODER__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CLK_ENCODER__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CLK_ENCODER__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CLK_ENCODER__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CLK_ENCODER__PS EQU CYREG_PRT1_PS
CLK_ENCODER__SHIFT EQU 7
CLK_ENCODER__SLW EQU CYREG_PRT1_SLW

; COUNTER_ENC
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
COUNTER_ENC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
COUNTER_ENC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
COUNTER_ENC_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; CS_ENCODER0
CS_ENCODER0__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CS_ENCODER0__0__MASK EQU 0x20
CS_ENCODER0__0__PC EQU CYREG_PRT1_PC5
CS_ENCODER0__0__PORT EQU 1
CS_ENCODER0__0__SHIFT EQU 5
CS_ENCODER0__AG EQU CYREG_PRT1_AG
CS_ENCODER0__AMUX EQU CYREG_PRT1_AMUX
CS_ENCODER0__BIE EQU CYREG_PRT1_BIE
CS_ENCODER0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_ENCODER0__BYP EQU CYREG_PRT1_BYP
CS_ENCODER0__CTL EQU CYREG_PRT1_CTL
CS_ENCODER0__DM0 EQU CYREG_PRT1_DM0
CS_ENCODER0__DM1 EQU CYREG_PRT1_DM1
CS_ENCODER0__DM2 EQU CYREG_PRT1_DM2
CS_ENCODER0__DR EQU CYREG_PRT1_DR
CS_ENCODER0__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_ENCODER0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_ENCODER0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_ENCODER0__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_ENCODER0__MASK EQU 0x20
CS_ENCODER0__PORT EQU 1
CS_ENCODER0__PRT EQU CYREG_PRT1_PRT
CS_ENCODER0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_ENCODER0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_ENCODER0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_ENCODER0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_ENCODER0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_ENCODER0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_ENCODER0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_ENCODER0__PS EQU CYREG_PRT1_PS
CS_ENCODER0__SHIFT EQU 5
CS_ENCODER0__SLW EQU CYREG_PRT1_SLW

; CS_ENCODER1
CS_ENCODER1__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
CS_ENCODER1__0__MASK EQU 0x02
CS_ENCODER1__0__PC EQU CYREG_PRT1_PC1
CS_ENCODER1__0__PORT EQU 1
CS_ENCODER1__0__SHIFT EQU 1
CS_ENCODER1__AG EQU CYREG_PRT1_AG
CS_ENCODER1__AMUX EQU CYREG_PRT1_AMUX
CS_ENCODER1__BIE EQU CYREG_PRT1_BIE
CS_ENCODER1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_ENCODER1__BYP EQU CYREG_PRT1_BYP
CS_ENCODER1__CTL EQU CYREG_PRT1_CTL
CS_ENCODER1__DM0 EQU CYREG_PRT1_DM0
CS_ENCODER1__DM1 EQU CYREG_PRT1_DM1
CS_ENCODER1__DM2 EQU CYREG_PRT1_DM2
CS_ENCODER1__DR EQU CYREG_PRT1_DR
CS_ENCODER1__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_ENCODER1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_ENCODER1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_ENCODER1__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_ENCODER1__MASK EQU 0x02
CS_ENCODER1__PORT EQU 1
CS_ENCODER1__PRT EQU CYREG_PRT1_PRT
CS_ENCODER1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_ENCODER1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_ENCODER1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_ENCODER1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_ENCODER1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_ENCODER1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_ENCODER1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_ENCODER1__PS EQU CYREG_PRT1_PS
CS_ENCODER1__SHIFT EQU 1
CS_ENCODER1__SLW EQU CYREG_PRT1_SLW

; FTDI_ENABLE
FTDI_ENABLE__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
FTDI_ENABLE__0__MASK EQU 0x04
FTDI_ENABLE__0__PC EQU CYREG_PRT1_PC2
FTDI_ENABLE__0__PORT EQU 1
FTDI_ENABLE__0__SHIFT EQU 2
FTDI_ENABLE__AG EQU CYREG_PRT1_AG
FTDI_ENABLE__AMUX EQU CYREG_PRT1_AMUX
FTDI_ENABLE__BIE EQU CYREG_PRT1_BIE
FTDI_ENABLE__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FTDI_ENABLE__BYP EQU CYREG_PRT1_BYP
FTDI_ENABLE__CTL EQU CYREG_PRT1_CTL
FTDI_ENABLE__DM0 EQU CYREG_PRT1_DM0
FTDI_ENABLE__DM1 EQU CYREG_PRT1_DM1
FTDI_ENABLE__DM2 EQU CYREG_PRT1_DM2
FTDI_ENABLE__DR EQU CYREG_PRT1_DR
FTDI_ENABLE__INP_DIS EQU CYREG_PRT1_INP_DIS
FTDI_ENABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FTDI_ENABLE__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FTDI_ENABLE__LCD_EN EQU CYREG_PRT1_LCD_EN
FTDI_ENABLE__MASK EQU 0x04
FTDI_ENABLE__PORT EQU 1
FTDI_ENABLE__PRT EQU CYREG_PRT1_PRT
FTDI_ENABLE__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FTDI_ENABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FTDI_ENABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FTDI_ENABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FTDI_ENABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FTDI_ENABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FTDI_ENABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FTDI_ENABLE__PS EQU CYREG_PRT1_PS
FTDI_ENABLE__SHIFT EQU 2
FTDI_ENABLE__SLW EQU CYREG_PRT1_SLW

; PACER_TIMER
PACER_TIMER_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
PACER_TIMER_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
PACER_TIMER_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
PACER_TIMER_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
PACER_TIMER_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
PACER_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PACER_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PACER_TIMER_TimerHW__PER0 EQU CYREG_TMR2_PER0
PACER_TIMER_TimerHW__PER1 EQU CYREG_TMR2_PER1
PACER_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PACER_TIMER_TimerHW__PM_ACT_MSK EQU 0x04
PACER_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PACER_TIMER_TimerHW__PM_STBY_MSK EQU 0x04
PACER_TIMER_TimerHW__RT0 EQU CYREG_TMR2_RT0
PACER_TIMER_TimerHW__RT1 EQU CYREG_TMR2_RT1
PACER_TIMER_TimerHW__SR0 EQU CYREG_TMR2_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

; CYCLES_TIMER
CYCLES_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
CYCLES_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
CYCLES_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
CYCLES_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
CYCLES_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
CYCLES_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CYCLES_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CYCLES_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
CYCLES_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
CYCLES_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CYCLES_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
CYCLES_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CYCLES_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
CYCLES_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
CYCLES_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
CYCLES_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

; ISR_RS485_RX
ISR_RS485_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_RS485_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_RS485_RX__INTC_MASK EQU 0x02
ISR_RS485_RX__INTC_NUMBER EQU 1
ISR_RS485_RX__INTC_PRIOR_NUM EQU 4
ISR_RS485_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_RS485_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_RS485_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BLINK_CTRL_EN
BLINK_CTRL_EN_Sync_ctrl_reg__0__MASK EQU 0x01
BLINK_CTRL_EN_Sync_ctrl_reg__0__POS EQU 0
BLINK_CTRL_EN_Sync_ctrl_reg__1__MASK EQU 0x02
BLINK_CTRL_EN_Sync_ctrl_reg__1__POS EQU 1
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
BLINK_CTRL_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
BLINK_CTRL_EN_Sync_ctrl_reg__MASK EQU 0x03
BLINK_CTRL_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BLINK_CTRL_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
BLINK_CTRL_EN_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; CLOCK_ENCODERS
CLOCK_ENCODERS__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
CLOCK_ENCODERS__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
CLOCK_ENCODERS__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
CLOCK_ENCODERS__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_ENCODERS__INDEX EQU 0x05
CLOCK_ENCODERS__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_ENCODERS__PM_ACT_MSK EQU 0x20
CLOCK_ENCODERS__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_ENCODERS__PM_STBY_MSK EQU 0x20

; MOTOR_ON_OFF_1
MOTOR_ON_OFF_1_Sync_ctrl_reg__0__MASK EQU 0x01
MOTOR_ON_OFF_1_Sync_ctrl_reg__0__POS EQU 0
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
MOTOR_ON_OFF_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK EQU 0x01
MOTOR_ON_OFF_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
MOTOR_ON_OFF_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; MOTOR_ON_OFF_2
MOTOR_ON_OFF_2_Sync_ctrl_reg__0__MASK EQU 0x01
MOTOR_ON_OFF_2_Sync_ctrl_reg__0__POS EQU 0
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_ON_OFF_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__MASK EQU 0x01
MOTOR_ON_OFF_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MOTOR_ON_OFF_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; RESET_COUNTERS
RESET_COUNTERS_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_COUNTERS_Sync_ctrl_reg__0__POS EQU 0
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
RESET_COUNTERS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
RESET_COUNTERS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RESET_COUNTERS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
RESET_COUNTERS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
RESET_COUNTERS_Sync_ctrl_reg__MASK EQU 0x01
RESET_COUNTERS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RESET_COUNTERS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
RESET_COUNTERS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; SHIFTREG_ENC_1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB11_A0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB11_A1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB11_D0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB11_D1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB11_F0
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB11_F1
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_1_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_1_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_1_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_1_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_1_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_1_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_1_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_1_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_1_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_1_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_1_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SHIFTREG_ENC_1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
SHIFTREG_ENC_1_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB11_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SHIFTREG_ENC_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; SHIFTREG_ENC_2
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB09_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB09_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB09_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB09_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB09_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB09_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB10_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB10_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB10_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB10_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB10_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB10_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB11_A0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB11_A1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB11_D0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB11_D1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB11_F0
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB11_F1
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SHIFTREG_ENC_2_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_2_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_2_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_2_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_2_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_2_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_2_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_2_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_2_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_2_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_2_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_2_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SHIFTREG_ENC_2_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_2_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; SHIFTREG_ENC_3
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB03_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB03_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB03_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB03_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB03_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB03_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB04_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB04_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB04_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB04_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB04_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB04_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB05_A0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB05_A1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB05_D0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB05_D1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB05_F0
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB05_F1
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SHIFTREG_ENC_3_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__1__MASK EQU 0x02
SHIFTREG_ENC_3_bSR_StsReg__1__POS EQU 1
SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SHIFTREG_ENC_3_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SHIFTREG_ENC_3_bSR_StsReg__3__MASK EQU 0x08
SHIFTREG_ENC_3_bSR_StsReg__3__POS EQU 3
SHIFTREG_ENC_3_bSR_StsReg__4__MASK EQU 0x10
SHIFTREG_ENC_3_bSR_StsReg__4__POS EQU 4
SHIFTREG_ENC_3_bSR_StsReg__5__MASK EQU 0x20
SHIFTREG_ENC_3_bSR_StsReg__5__POS EQU 5
SHIFTREG_ENC_3_bSR_StsReg__6__MASK EQU 0x40
SHIFTREG_ENC_3_bSR_StsReg__6__POS EQU 6
SHIFTREG_ENC_3_bSR_StsReg__MASK EQU 0x7A
SHIFTREG_ENC_3_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SHIFTREG_ENC_3_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
SHIFTREG_ENC_3_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__0__POS EQU 0
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB15_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SHIFTREG_ENC_3_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; CS_on_board_IMU
CS_on_board_IMU__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
CS_on_board_IMU__0__MASK EQU 0x20
CS_on_board_IMU__0__PC EQU CYREG_PRT12_PC5
CS_on_board_IMU__0__PORT EQU 12
CS_on_board_IMU__0__SHIFT EQU 5
CS_on_board_IMU__AG EQU CYREG_PRT12_AG
CS_on_board_IMU__BIE EQU CYREG_PRT12_BIE
CS_on_board_IMU__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CS_on_board_IMU__BYP EQU CYREG_PRT12_BYP
CS_on_board_IMU__DM0 EQU CYREG_PRT12_DM0
CS_on_board_IMU__DM1 EQU CYREG_PRT12_DM1
CS_on_board_IMU__DM2 EQU CYREG_PRT12_DM2
CS_on_board_IMU__DR EQU CYREG_PRT12_DR
CS_on_board_IMU__INP_DIS EQU CYREG_PRT12_INP_DIS
CS_on_board_IMU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CS_on_board_IMU__MASK EQU 0x20
CS_on_board_IMU__PORT EQU 12
CS_on_board_IMU__PRT EQU CYREG_PRT12_PRT
CS_on_board_IMU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CS_on_board_IMU__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CS_on_board_IMU__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CS_on_board_IMU__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CS_on_board_IMU__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CS_on_board_IMU__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CS_on_board_IMU__PS EQU CYREG_PRT12_PS
CS_on_board_IMU__SHIFT EQU 5
CS_on_board_IMU__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CS_on_board_IMU__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CS_on_board_IMU__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CS_on_board_IMU__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CS_on_board_IMU__SLW EQU CYREG_PRT12_SLW

; CURRENT_SENSE_1
CURRENT_SENSE_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
CURRENT_SENSE_1__0__MASK EQU 0x01
CURRENT_SENSE_1__0__PC EQU CYREG_PRT0_PC0
CURRENT_SENSE_1__0__PORT EQU 0
CURRENT_SENSE_1__0__SHIFT EQU 0
CURRENT_SENSE_1__AG EQU CYREG_PRT0_AG
CURRENT_SENSE_1__AMUX EQU CYREG_PRT0_AMUX
CURRENT_SENSE_1__BIE EQU CYREG_PRT0_BIE
CURRENT_SENSE_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CURRENT_SENSE_1__BYP EQU CYREG_PRT0_BYP
CURRENT_SENSE_1__CTL EQU CYREG_PRT0_CTL
CURRENT_SENSE_1__DM0 EQU CYREG_PRT0_DM0
CURRENT_SENSE_1__DM1 EQU CYREG_PRT0_DM1
CURRENT_SENSE_1__DM2 EQU CYREG_PRT0_DM2
CURRENT_SENSE_1__DR EQU CYREG_PRT0_DR
CURRENT_SENSE_1__INP_DIS EQU CYREG_PRT0_INP_DIS
CURRENT_SENSE_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CURRENT_SENSE_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CURRENT_SENSE_1__LCD_EN EQU CYREG_PRT0_LCD_EN
CURRENT_SENSE_1__MASK EQU 0x01
CURRENT_SENSE_1__PORT EQU 0
CURRENT_SENSE_1__PRT EQU CYREG_PRT0_PRT
CURRENT_SENSE_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CURRENT_SENSE_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CURRENT_SENSE_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CURRENT_SENSE_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CURRENT_SENSE_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CURRENT_SENSE_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CURRENT_SENSE_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CURRENT_SENSE_1__PS EQU CYREG_PRT0_PS
CURRENT_SENSE_1__SHIFT EQU 0
CURRENT_SENSE_1__SLW EQU CYREG_PRT0_SLW

; CURRENT_SENSE_2
CURRENT_SENSE_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
CURRENT_SENSE_2__0__MASK EQU 0x04
CURRENT_SENSE_2__0__PC EQU CYREG_PRT0_PC2
CURRENT_SENSE_2__0__PORT EQU 0
CURRENT_SENSE_2__0__SHIFT EQU 2
CURRENT_SENSE_2__AG EQU CYREG_PRT0_AG
CURRENT_SENSE_2__AMUX EQU CYREG_PRT0_AMUX
CURRENT_SENSE_2__BIE EQU CYREG_PRT0_BIE
CURRENT_SENSE_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CURRENT_SENSE_2__BYP EQU CYREG_PRT0_BYP
CURRENT_SENSE_2__CTL EQU CYREG_PRT0_CTL
CURRENT_SENSE_2__DM0 EQU CYREG_PRT0_DM0
CURRENT_SENSE_2__DM1 EQU CYREG_PRT0_DM1
CURRENT_SENSE_2__DM2 EQU CYREG_PRT0_DM2
CURRENT_SENSE_2__DR EQU CYREG_PRT0_DR
CURRENT_SENSE_2__INP_DIS EQU CYREG_PRT0_INP_DIS
CURRENT_SENSE_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CURRENT_SENSE_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CURRENT_SENSE_2__LCD_EN EQU CYREG_PRT0_LCD_EN
CURRENT_SENSE_2__MASK EQU 0x04
CURRENT_SENSE_2__PORT EQU 0
CURRENT_SENSE_2__PRT EQU CYREG_PRT0_PRT
CURRENT_SENSE_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CURRENT_SENSE_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CURRENT_SENSE_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CURRENT_SENSE_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CURRENT_SENSE_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CURRENT_SENSE_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CURRENT_SENSE_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CURRENT_SENSE_2__PS EQU CYREG_PRT0_PS
CURRENT_SENSE_2__SHIFT EQU 2
CURRENT_SENSE_2__SLW EQU CYREG_PRT0_SLW

; Chip_Select_IMU
Chip_Select_IMU_Sync_ctrl_reg__0__MASK EQU 0x01
Chip_Select_IMU_Sync_ctrl_reg__0__POS EQU 0
Chip_Select_IMU_Sync_ctrl_reg__1__MASK EQU 0x02
Chip_Select_IMU_Sync_ctrl_reg__1__POS EQU 1
Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Chip_Select_IMU_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Chip_Select_IMU_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Chip_Select_IMU_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Chip_Select_IMU_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Chip_Select_IMU_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Chip_Select_IMU_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Chip_Select_IMU_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Chip_Select_IMU_Sync_ctrl_reg__2__MASK EQU 0x04
Chip_Select_IMU_Sync_ctrl_reg__2__POS EQU 2
Chip_Select_IMU_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Chip_Select_IMU_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Chip_Select_IMU_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Chip_Select_IMU_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Chip_Select_IMU_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Chip_Select_IMU_Sync_ctrl_reg__MASK EQU 0x07
Chip_Select_IMU_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Chip_Select_IMU_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Chip_Select_IMU_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; VOLTAGE_SENSE_1
VOLTAGE_SENSE_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
VOLTAGE_SENSE_1__0__MASK EQU 0x02
VOLTAGE_SENSE_1__0__PC EQU CYREG_PRT0_PC1
VOLTAGE_SENSE_1__0__PORT EQU 0
VOLTAGE_SENSE_1__0__SHIFT EQU 1
VOLTAGE_SENSE_1__AG EQU CYREG_PRT0_AG
VOLTAGE_SENSE_1__AMUX EQU CYREG_PRT0_AMUX
VOLTAGE_SENSE_1__BIE EQU CYREG_PRT0_BIE
VOLTAGE_SENSE_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VOLTAGE_SENSE_1__BYP EQU CYREG_PRT0_BYP
VOLTAGE_SENSE_1__CTL EQU CYREG_PRT0_CTL
VOLTAGE_SENSE_1__DM0 EQU CYREG_PRT0_DM0
VOLTAGE_SENSE_1__DM1 EQU CYREG_PRT0_DM1
VOLTAGE_SENSE_1__DM2 EQU CYREG_PRT0_DM2
VOLTAGE_SENSE_1__DR EQU CYREG_PRT0_DR
VOLTAGE_SENSE_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VOLTAGE_SENSE_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VOLTAGE_SENSE_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VOLTAGE_SENSE_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VOLTAGE_SENSE_1__MASK EQU 0x02
VOLTAGE_SENSE_1__PORT EQU 0
VOLTAGE_SENSE_1__PRT EQU CYREG_PRT0_PRT
VOLTAGE_SENSE_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VOLTAGE_SENSE_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VOLTAGE_SENSE_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VOLTAGE_SENSE_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VOLTAGE_SENSE_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VOLTAGE_SENSE_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VOLTAGE_SENSE_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VOLTAGE_SENSE_1__PS EQU CYREG_PRT0_PS
VOLTAGE_SENSE_1__SHIFT EQU 1
VOLTAGE_SENSE_1__SLW EQU CYREG_PRT0_SLW

; VOLTAGE_SENSE_2
VOLTAGE_SENSE_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
VOLTAGE_SENSE_2__0__MASK EQU 0x08
VOLTAGE_SENSE_2__0__PC EQU CYREG_PRT0_PC3
VOLTAGE_SENSE_2__0__PORT EQU 0
VOLTAGE_SENSE_2__0__SHIFT EQU 3
VOLTAGE_SENSE_2__AG EQU CYREG_PRT0_AG
VOLTAGE_SENSE_2__AMUX EQU CYREG_PRT0_AMUX
VOLTAGE_SENSE_2__BIE EQU CYREG_PRT0_BIE
VOLTAGE_SENSE_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VOLTAGE_SENSE_2__BYP EQU CYREG_PRT0_BYP
VOLTAGE_SENSE_2__CTL EQU CYREG_PRT0_CTL
VOLTAGE_SENSE_2__DM0 EQU CYREG_PRT0_DM0
VOLTAGE_SENSE_2__DM1 EQU CYREG_PRT0_DM1
VOLTAGE_SENSE_2__DM2 EQU CYREG_PRT0_DM2
VOLTAGE_SENSE_2__DR EQU CYREG_PRT0_DR
VOLTAGE_SENSE_2__INP_DIS EQU CYREG_PRT0_INP_DIS
VOLTAGE_SENSE_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VOLTAGE_SENSE_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VOLTAGE_SENSE_2__LCD_EN EQU CYREG_PRT0_LCD_EN
VOLTAGE_SENSE_2__MASK EQU 0x08
VOLTAGE_SENSE_2__PORT EQU 0
VOLTAGE_SENSE_2__PRT EQU CYREG_PRT0_PRT
VOLTAGE_SENSE_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VOLTAGE_SENSE_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VOLTAGE_SENSE_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VOLTAGE_SENSE_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VOLTAGE_SENSE_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VOLTAGE_SENSE_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VOLTAGE_SENSE_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VOLTAGE_SENSE_2__PS EQU CYREG_PRT0_PS
VOLTAGE_SENSE_2__SHIFT EQU 3
VOLTAGE_SENSE_2__SLW EQU CYREG_PRT0_SLW

; counter_cyc_clk
counter_cyc_clk__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
counter_cyc_clk__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
counter_cyc_clk__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
counter_cyc_clk__CFG2_SRC_SEL_MASK EQU 0x07
counter_cyc_clk__INDEX EQU 0x07
counter_cyc_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
counter_cyc_clk__PM_ACT_MSK EQU 0x80
counter_cyc_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
counter_cyc_clk__PM_STBY_MSK EQU 0x80

; Chip_Select_ENCODER_LINE
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__MASK EQU 0x01
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__0__POS EQU 0
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK EQU 0x01
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Chip_Select_ENCODER_LINE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000006
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
