#+-----------------------------------------------------------------------------------+
#|                                                                                   |
#| Generated by PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230        |
#| on Tue Jul 13 11:46:52 2021.                                                      |
#|                                                                                   |
#| This document may be used and distributed without restriction provided that       |
#| this copyright statement is not removed from the file and that any derivative     |
#| work contains this copyright notice.                                              |
#|                                                                                   |
#+-----------------------------------------------------------------------------------+

1. POWERPRO IMPLEMENTATION PROFILE SUMMARY
------------------------------------------

    Total-Count  Clk-Buf-Count  Data-Buf-Count  Clk-Inv-Count  Data-Inv-Count  Non-BufInv-Comb-Count  Reg-Count  Seq-Count  Memory-Count  Clk-Buf-Area  Data-Buf-Area  Clk-Inv-Area  Data-Inv-Area  Non-BufInv-Comb-Area      Reg-Area      Seq-Area   Memory-Area  Clk-Buf-Lkg-Pow  Data-Buf-Lkg-Pow  Clk-Inv-Lkg-Pow  Data-Inv-Lkg-Pow  Non-BufInv-Comb-Lkg-Pow  Reg-Lkg-Pow  Seq-Lkg-Pow  Memory-Lkg-Pow  Comb-Net-Cap Comb-Wire-Cap Comb-Sink-Cap Reg-Net-Cap Reg-Wire-Cap Reg-Sink-Cap Mem-Net-Cap Mem-Wire_Cap Mem-Sink-Cap ClkTree-Net-Cap ClkTree-Wire-Cap ClkTree-Sink-Cap Avg-Data-Net-Fanout  Avg-CT-Net-Fanout  Instance-Name                                     
    -----------  -------------  --------------  -------------  --------------  ---------------------  ---------  ---------  ------------  ------------  -------------  ------------  -------------  --------------------  ------------  ------------  ------------  ---------------  ----------------  ---------------  ----------------  -----------------------  -----------  -----------  --------------  ------------ ------------- ------------- ----------- ------------ ------------ ----------- ------------ ------------ --------------- ---------------- ---------------- -------------------  -----------------  -------------                                     
          13625             68             182              0            2714                   7088       3447        126             0        72.352        145.236             0        1443.85               9675.22       15587.4       435.708             0       0.00292813        0.00390176                0         0.0389546                 0.216287       0.2727   0.00612955               0       51.4211       10.1285       41.2925     6.56967       1.4536      5.11606           0            0            0         6.10715          2.36582          3.74133             1.87614            11.7352  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
          13625             68             182              0            2714                   7088       3447        126             0        72.352        145.236             0        1443.85               9675.22       15587.4       435.708             0       0.00292813        0.00390176                0         0.0389546                 0.216287       0.2727   0.00612955               0       39.9873       6.53859       33.4487     6.56967       1.4536      5.11606           0            0            0         6.10506          2.36551          3.73955             1.84544            11.7688  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001
           4178             38              27              0            1058                   1842       1205          8             0        40.432         21.546             0        562.861               2124.81       5449.01        27.664             0       0.00163631       0.000578832                0         0.0151858                 0.051651    0.0953304  0.000389178               0       7.03493       1.06631       5.96861     2.35162     0.381085      1.97054           0            0            0         2.08589         0.878971          1.20692             1.28822            22.9259  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst
            311              0              25              0              26                    208         50          2             0             0          19.95             0         13.832                 359.1         226.1         6.916             0                0       0.000535956                0       0.000373183               0.00763253   0.00395562  9.72945e-05               0      0.970395      0.158864      0.811531     0.22091    0.0647503     0.156159           0            0            0       0.0843594        0.0350464         0.049313             1.66838                 13  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp
            311              0              25              0              26                    208         50          2             0             0          19.95             0         13.832                 359.1         226.1         6.916             0                0       0.000535956                0       0.000373183               0.00763253   0.00395562  9.72945e-05               0      0.970395      0.158864      0.811531     0.22091    0.0647503     0.156159           0            0            0       0.0843594        0.0350464         0.049313             1.66838                 13  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.ccs_ccore_start_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.instr_bound_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.instr_tile_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.loops_bound_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.loops_relevancy_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.tile_size_in_rsci
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.tile_size_out_rsci
           3867             38               2              0            1032                   1634       1155          6             0        40.432          1.596             0        549.029               1765.71       5222.91        20.748             0       0.00163631       4.28765e-05                0         0.0148126                0.0440185    0.0913747  0.000291884               0       6.06453      0.907448       5.15708     2.13071     0.316335      1.81438           0            0            0         2.00153         0.843925           1.1576             1.24954              23.72  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst
              8              0               0              0               1                      6          1          0             0             0              0             0          0.532                 5.586         4.522             0             0                0                 0                0       1.43532e-05              0.000136756  7.91123e-05            0               0     0.0142934     0.0029464      0.011347  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                 1.5                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.I_instr_L1_out_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00850673    0.00162807    0.00687866           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp_inst
              8              0               0              0               1                      6          1          0             0             0              0             0          0.532                 5.586         4.522             0             0                0                 0                0       1.43532e-05              0.000136756  7.91123e-05            0               0     0.0142934     0.0029464      0.011347  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                 1.5                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.O_instr_L1_out_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00850673    0.00162807    0.00687866           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp_inst
              8              0               0              0               1                      6          1          0             0             0              0             0          0.532                 5.586         4.522             0             0                0                 0                0       1.43532e-05              0.000136756  7.91123e-05            0               0     0.0142934     0.0029464      0.011347  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                 1.5                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.W_instr_L1_out_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00850673    0.00162807    0.00687866           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp_inst
              7              0               0              0               1                      5          1          0             0             0              0             0          0.532                 4.522         4.522             0             0                0                 0                0       1.43532e-05               0.00011169  7.91123e-05            0               0     0.0116453    0.00224755    0.00939773  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0             1.42857                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00585862   0.000929222     0.0049294           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst
              4              0               0              0               0                      3          1          0             0             0              0             0              0                  2.66         4.522             0             0                0                 0                0                 0              6.54246e-05  7.91123e-05            0               0    0.00578666    0.00131833    0.00446833  0.00473545   0.00114647   0.00358898           0            0            0               0                0                0                1.75                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp_inst
           2452             16               0              0             973                    976        486          1             0        17.024              0             0        517.641               1038.47       2197.69         3.458             0      0.000688973                 0                0         0.0139658                0.0269314    0.0384486  4.86473e-05               0       4.13185      0.618356       3.51349     1.55743     0.164458      1.39298           0            0            0        0.850315          0.36035         0.489964             1.20164            27.8889  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00892165    0.00162807    0.00729358           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst
           2448             16               0              0             972                    973        486          1             0        17.024              0             0        517.109               1035.54       2197.69         3.458             0      0.000688973                 0                0         0.0139514                  0.02686    0.0384486  4.86473e-05               0       4.12292      0.616728        3.5062     1.55743     0.164458      1.39298           0            0            0        0.850315          0.36035         0.489964             1.20156            27.8889  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.layer_instruction_in_rsci
             23              0               0              0               5                     15          3          0             0             0              0             0           2.66                 14.63        13.566             0             0                0                 0                0       7.17659e-05              0.000372119  0.000237337            0               0     0.0930305     0.0135629     0.0794676 0.000929221  0.000929221            0           0            0            0               0                0                0             1.73913                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm_inst
              6              0               0              0               2                      4          0          0             0             0              0             0          1.064                 4.788             0             0             0                0                 0                0       2.87064e-05              9.52925e-05            0            0               0     0.0151896    0.00185844     0.0133311           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst
              2              0               0              0               1                      1          0          0             0             0              0             0          0.532                 1.064             0             0             0                0                 0                0       1.43532e-05              2.26194e-05            0            0               0     0.0045689    0.00061948    0.00394942           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp_inst
           9443             26             155              0            1656                   5246       2242        118             0        27.664         123.69             0        880.993                7550.4       10138.4       408.044             0       0.00111958        0.00332293                0         0.0237689                 0.164636      0.17737   0.00574037               0       32.9524       5.47227       27.4801     4.21805      1.07252      3.14553           0            0            0         3.91455          1.45399          2.46056             2.07962            9.44656  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE
           9443             26             155              0            1656                   5246       2242        118             0        27.664         123.69             0        880.993                7550.4       10138.4       408.044             0       0.00111958        0.00332293                0         0.0237689                 0.164636      0.17737   0.00574037               0       32.9524       5.47227       27.4801     4.21805      1.07252      3.14553           0            0            0         3.91455          1.45399          2.46056             2.07962            9.44656  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst
            607              0              51              0             193                    363          0          0             0             0         40.698             0        102.676               637.069             0             0             0                0        0.00109335                0        0.00277016                 0.013501            0            0               0       2.57998      0.538156       2.04182           0            0            0           0            0            0               0                0                0             1.94974                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.I_mac_pntr_cntInst_run_rg
            619              0              51              0             191                    377          0          0             0             0         40.698             0        101.612               641.325             0             0             0                0        0.00109335                0        0.00274145                0.0137822            0            0               0       2.64587      0.551387       2.09448           0            0            0           0            0            0               0                0                0             1.94924                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.O_mac_pntr_cntInst_run_rg
            607              0              51              0             193                    363          0          0             0             0         40.698             0        102.676               637.069             0             0             0                0        0.00109335                0        0.00277016                 0.013501            0            0               0       2.57998      0.538156       2.04182           0            0            0           0            0            0               0                0                0             1.94974                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.W_mac_pntr_cntInst_run_rg
            263              2               0              0             103                    106         51          1             0         2.128              0             0         54.796               112.784       230.622         3.458             0      8.61216e-05                 0                0        0.00147838               0.00290798   0.00403473  4.86473e-05               0      0.516102     0.0776575      0.438444    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21538              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.I_instr_in_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00989628    0.00162807    0.00826821           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst
            259              2               0              0             102                    103         51          1             0         2.128              0             0         54.264               109.858       230.622         3.458             0      8.61216e-05                 0                0        0.00146403               0.00283665   0.00403473  4.86473e-05               0      0.506205     0.0760294      0.430176    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21484              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp_inst
             96              0               0              0              38                     39         18          1             0             0              0             0         20.216                40.964        81.396         3.458             0                0                 0                0       0.000545421               0.00104835   0.00142402  4.86473e-05               0      0.476425     0.0437695      0.432655   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.71579                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.I_wr_data_rsci
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00630623   0.000929222    0.00537701           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl_inst
             93              0               0              0              37                     37         18          1             0             0              0             0         19.684                39.102        81.396         3.458             0                0                 0                0       0.000531068               0.00100208   0.00142402  4.86473e-05               0      0.470118     0.0428403      0.427278   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.73913                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst
            263              2               0              0             103                    106         51          1             0         2.128              0             0         54.796               112.784       230.622         3.458             0      8.61216e-05                 0                0        0.00147838               0.00290798   0.00403473  4.86473e-05               0      0.523007     0.0776574       0.44535    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21538              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.O_instr_in_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00989628    0.00162807    0.00826821           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst
            259              2               0              0             102                    103         51          1             0         2.128              0             0         54.264               109.858       230.622         3.458             0      8.61216e-05                 0                0        0.00146403               0.00283665   0.00403473  4.86473e-05               0      0.513111     0.0760294      0.437081    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21484              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp_inst
             13              0               0              0               5                      6          2          0             0             0              0             0           2.66                 6.384         9.044             0             0                0                 0                0       7.17659e-05              0.000158752  0.000158225            0               0     0.0230542    0.00379625      0.019258  0.00482012   0.00100859   0.00381153           0            0            0               0                0                0             1.15385                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.O_rd_data_rsci
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00630623   0.000929222    0.00537701           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl_inst
             10              0               0              0               4                      4          2          0             0             0              0             0          2.128                 4.522         9.044             0             0                0                 0                0       5.74127e-05              0.000112486  0.000158225            0               0      0.016748    0.00286703      0.013881  0.00482012   0.00100859   0.00381153           0            0            0               0                0                0                 1.2                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp_inst
             96              0               0              0              38                     39         18          1             0             0              0             0         20.216                40.964        81.396         3.458             0                0                 0                0       0.000545421               0.00104835   0.00142402  4.86473e-05               0      0.266468     0.0437694      0.222699   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.71579                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.O_wr_data_rsci
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00630623   0.000929222    0.00537701           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl_inst
             93              0               0              0              37                     37         18          1             0             0              0             0         19.684                39.102        81.396         3.458             0                0                 0                0       0.000531068               0.00100208   0.00142402  4.86473e-05               0      0.260162     0.0428402      0.217322   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.73913                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst
            263              2               0              0             103                    106         51          1             0         2.128              0             0         54.796               112.784       230.622         3.458             0      8.61216e-05                 0                0        0.00147838               0.00290798   0.00403473  4.86473e-05               0      0.516102     0.0776575      0.438444    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21538              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.W_instr_in_rsci
              4              0               0              0               1                      3          0          0             0             0              0             0          0.532                 2.926             0             0             0                0                 0                0       1.43532e-05              7.13317e-05            0            0               0    0.00989628    0.00162807    0.00826821           0            0            0           0            0            0               0                0                0                1.25                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst
            259              2               0              0             102                    103         51          1             0         2.128              0             0         54.264               109.858       230.622         3.458             0      8.61216e-05                 0                0        0.00146403               0.00283665   0.00403473  4.86473e-05               0      0.506205     0.0760294      0.430176    0.174766    0.0279415     0.146825           0            0            0       0.0873918        0.0354355        0.0519562             1.21484              13.25  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp_inst
             96              0               0              0              38                     39         18          1             0             0              0             0         20.216                40.964        81.396         3.458             0                0                 0                0       0.000545421               0.00104835   0.00142402  4.86473e-05               0      0.474916     0.0437694      0.431146   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.71579                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.W_wr_data_rsci
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00630623   0.000929222    0.00537701           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl_inst
             93              0               0              0              37                     37         18          1             0             0              0             0         19.684                39.102        81.396         3.458             0                0                 0                0       0.000531068               0.00100208   0.00142402  4.86473e-05               0       0.46861     0.0428402      0.425769   0.0602502    0.0106032     0.049647           0            0            0       0.0274865        0.0104272        0.0170593             1.73913                  9  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp_inst
              5              0               1              0               2                      1          1          0             0             0          0.798             0          1.064                 1.064         4.522             0             0                0       2.14382e-05                0       2.87064e-05               2.2695e-05  7.91123e-05            0               0     0.0144835    0.00123896     0.0132446   0.0261403   0.00533763    0.0208027           0            0            0               0                0                0                 4.8                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm_inst
              3              0               0              0               0                      2          1          0             0             0              0             0              0                 2.128         4.522             0             0                0                 0                0                 0               4.7681e-05  7.91123e-05            0               0    0.00673877    0.00100859    0.00573018   0.0106144   0.00211324   0.00850115           0            0            0               0                0                0             2.66667                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst
             19              0               0              0               7                      9          3          0             0             0              0             0          3.724                  9.31        13.566             0             0                0                 0                0       0.000100472              0.000225596  0.000237337            0               0     0.0441984    0.00744908     0.0367494  0.00844219   0.00176595   0.00667625           0            0            0               0                0                0             1.42105                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst
              3              0               0              0               1                      2          0          0             0             0              0             0          0.532                 1.862             0             0             0                0                 0                0       1.43532e-05              4.62656e-05            0            0               0    0.00630623   0.000929222    0.00537701           0            0            0           0            0            0               0                0                0                   1                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl_inst
             16              0               0              0               6                      7          3          0             0             0              0             0          3.192                 7.448        13.566             0             0                0                 0                0       8.61191e-05              0.000179331  0.000237337            0               0     0.0378922    0.00651985     0.0313723  0.00844219   0.00176595   0.00667625           0            0            0               0                0                0                 1.5                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp_inst
              0              0               0              0               0                      0          0          0             0             0              0             0              0                     0             0             0             0                0                 0                0                 0                        0            0            0               0             0             0             0           0            0            0           0            0            0               0                0                0                   0                  0  top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.wr_data_zero_guard_rsci

Global Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             0            500           0
             1          11093  0.00168583
             2           1813  0.00343888
             3            506  0.00544339
             4            147   0.0157481
             5            202  0.00693919
             6             85   0.0112518
             7             22   0.0132296
             8             32   0.0166093
             9             13   0.0134756
            10             19   0.0193893
            11              7   0.0202497
            12              5   0.0230316
            13              3   0.0229744
            14             10   0.0261917
            15             12   0.0271329
            16             97   0.0297209
            17            130   0.0324954
            18              5   0.0351296
            19              3   0.0369906
            20              4   0.0336102
            21              1   0.0262331
            22              1   0.0412162
            24              1    0.080816
            25              3   0.0470967
            26              1   0.0500762
            32             32   0.0436061
            33             16   0.0465256
            52              4   0.0957787
            67              1    0.524077
            74              1    0.123742
           151              1    0.253136
           230              1    0.386248
           272              1     0.35909
           418              1     9.97659
           487              1     0.82528
           546              1     0.50868


Global Clk-Net Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1            127  0.00123172
             2              7  0.00425727
             3              2  0.00648409
             4              2  0.00543426
             5              6   0.0075528
             7              1  0.00994996
             9              1   0.0208272
            10              1   0.0228024
            14              3   0.0331478
            15              5   0.0359119
            16            103   0.0246826
            17              3   0.0262616
            25             11   0.0409548
            27              3   0.0446281
            28              4   0.0464647
            29              1   0.0483014
            30             28    0.050138
            31             13   0.0519747



2. IMPLEMENTATION PROFILE DETAILS
---------------------------------

2.1. Top Hierarchy : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             50  0.00125458
             2            486  0.00259169
             3              4   0.0337158
           418              1     9.97659

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00208895

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.218179            541
           TD(Comb)      0.000397242            541



2.2. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                              4        0.0293578       4.256       4.30608e-05

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             2              1  0.00425727
             9              1   0.0208272
            14              1   0.0330696
            28              1   0.0464647



2.3. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst



2.4. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp



2.5. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                            75         0.550459        79.8       2.50661e-05
    AND3_X1                            20         0.146789        26.6       2.64815e-05
    AOI211_X1                           5        0.0366972        6.65       3.45657e-05
    FA_X1                              35         0.256881      148.96       7.57622e-05
    HA_X1                              15         0.110092        39.9       6.12297e-05
    INV_X1                             26         0.190826      13.832       1.43532e-05
    NAND2_X1                            2        0.0146789       1.596       1.73934e-05
    NOR2_X1                            35         0.256881       27.93       2.11995e-05
    OAI22_X1                           20         0.146789        26.6       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                             25         0.183486       19.95       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:          0.156272  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              259            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             50         0.366972       226.1       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          2        0.0146789       6.916       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1            278  0.00241362
             2             30  0.00316676
             3             70  0.00387188
             6              5  0.00831039
             9              4   0.0155958
            14              1   0.0241169
            21              1   0.0262331

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              2  0.00122492
            25              2   0.0409548

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.162142            339
           TD(Comb)      2.12631e-05            339

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.196046             51
        TD(Buf/Inv)      2.85944e-05             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.199825             50
    TD(Reg-Data-Pin)        1.84971e-05             50

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.179955             50
    TD(Reg-Output-Pin)       1.6021e-05             50

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             50
    TD(Reg-Clock-Pin)       0.000246415             50



2.6. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.ccs_ccore_start_rsci



2.7. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.instr_bound_rsci



2.8. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.instr_tile_rsci



2.9. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.loops_bound_rsci



2.10. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.loops_relevancy_rsci



2.11. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.tile_size_in_rsci



2.12. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.O_tiling_unit_L1_run_cmp.tiling_unit_5_O_addr_type_L1_run_inst.tile_size_out_rsci



2.13. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                           541          3.97064     575.624       2.50659e-05
    AOI222_X1                          35         0.256881       74.48       4.73988e-05
    INV_X1                             42         0.308257      22.344       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NOR2_X1                             7        0.0513761       5.586       2.11995e-05
    OAI21_X1                            4        0.0293578       4.256       2.26194e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                             22         0.161468      23.408       4.30608e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                              2        0.0146789       1.596       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:          0.607919  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              634            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                            657          4.82202     2970.95       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          5        0.0366972       17.29       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             0            425           0
             1            647  0.00155021
             2            154    0.002624
             3             60  0.00462054
             5              1   0.0102703
             6              2  0.00970491
             9              1    0.014168
           546              1     0.50868

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              5  0.00122492
             2              3  0.00425727
             7              1  0.00994996
            16              1   0.0376978
            27              3   0.0446281
            28              3   0.0464647
            30             11    0.050138
            31              5   0.0519747

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.346545           1291
           TD(Comb)      7.63647e-06           1291

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.386011             44
        TD(Buf/Inv)      2.94091e-05             44

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.420817            657
    TD(Reg-Data-Pin)        8.84532e-06            657

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.228143            657
    TD(Reg-Output-Pin)      5.09586e-06            657

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959            657
    TD(Reg-Clock-Pin)       0.000368768            657



2.14. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst



2.15. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.I_instr_L1_out_rsci



2.16. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250103              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.17. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.18. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst



2.19. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.20. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.21. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst



2.22. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.23. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.24. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst



2.25. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.O_instr_L1_out_rsci



2.26. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250103              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.27. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.28. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst



2.29. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.30. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.31. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst



2.32. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.33. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.34. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst



2.35. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.W_instr_L1_out_rsci



2.36. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250103              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.37. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.38. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst



2.39. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.40. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.41. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst



2.42. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00195287

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333402              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.999795              1
        TD(Buf/Inv)      4.10787e-05              1



2.43. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.000879885
             2              1  0.00402689
             3              1  0.00473545

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)              0.5              4
           TD(Comb)      2.05334e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000205278              1
    TD(Reg-Data-Pin)        4.10548e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)                0              1
    TD(Reg-Output-Pin)                0              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.44. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst



2.45. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00241606
             2              1  0.00167348

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250103              4
           TD(Comb)      5.13491e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)       0.00164336              1
        TD(Buf/Inv)       6.1618e-05              1



2.46. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                            972          7.13394     517.109       1.43533e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NOR2_X1                           485          3.55963     387.031       2.11996e-05
    OAI22_X1                          485          3.55963     645.049       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                             16         0.117431      17.024       4.30608e-05

      Total Capacitance at Buffer/Inverter Output:           2.42883  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default             1945            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                            486          3.56697     2197.69       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1           2428  0.00160715
             2              1  0.00394434
             4              1    0.948995
           487              1     0.82528

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
            16              1   0.0376978
            30             11    0.050138
            31              5   0.0519747

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.499564           2431
           TD(Comb)       1.7743e-06           2431

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.501029            972
        TD(Buf/Inv)       4.2262e-08            972

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.498972            486
    TD(Reg-Data-Pin)        4.35303e-06            486

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.207691            486
    TD(Reg-Output-Pin)      4.26855e-06            486

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959            486
    TD(Reg-Clock-Pin)       0.000534484            486



2.47. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst.layer_instruction_in_rsci



2.48. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    AOI221_X1                           1       0.00733945       1.596       4.17412e-05
    INV_X1                              5        0.0366972        2.66       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             7        0.0513761       5.586       2.11995e-05
    NOR3_X1                             4        0.0293578       4.256       2.68317e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:         0.0375411  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default               20            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              3        0.0220183      13.566       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             14  0.00292053
             2              7  0.00395374
             6              2   0.0126981

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.345696             23
           TD(Comb)      2.58244e-05             23

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.645409              5
        TD(Buf/Inv)       1.1296e-05              5

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.426908              3
    TD(Reg-Data-Pin)         3.2762e-05              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.426908              3
    TD(Reg-Output-Pin)       1.1294e-05              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              3
    TD(Reg-Clock-Pin)          0.199996              3



2.49. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND3_X1                             1       0.00733945        1.33       2.64815e-05
    INV_X1                              2        0.0146789       1.064       1.43532e-05
    NAND3_X1                            2        0.0146789       2.128       1.81048e-05
    NOR4_X1                             1       0.00733945        1.33       3.26015e-05

      Total Capacitance at Buffer/Inverter Output:        0.00403041  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                6            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              6  0.00253159

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333333              6
           TD(Comb)      6.84652e-06              6

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.499076              2
        TD(Buf/Inv)      1.02697e-05              2



2.50. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.CCInst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst.config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    OAI21_X1                            1       0.00733945       1.064       2.26194e-05

      Total Capacitance at Buffer/Inverter Output:        0.00255893  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                2            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              2  0.00228445

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)          0.49959              2
           TD(Comb)      3.08512e-05              2

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)       0.00102709              1
        TD(Buf/Inv)      4.10796e-05              1



2.51. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE



2.52. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                           285          2.09174     303.239       2.50661e-05
    AND3_X1                            15         0.110092       19.95       2.64815e-05
    AND4_X1                            81         0.594495     129.276       2.70248e-05
    AOI211_X1                          90          0.66055       119.7       3.45657e-05
    AOI21_X1                           31         0.227523      32.984       2.78584e-05
    AOI221_X1                          46         0.337615      73.416       4.17412e-05
    AOI222_X1                         101         0.741284     214.928       4.73988e-05
    AOI22_X1                          223           1.6367      296.59        3.2612e-05
    FA_X1                             121         0.888073     514.977       7.57622e-05
    HA_X1                              15         0.110092        39.9       6.12297e-05
    INV_X1                            642          4.71193     341.545       1.43532e-05
    NAND2_X1                           77         0.565138      61.446       1.73934e-05
    NAND3_X1                           59         0.433028      62.776       1.81048e-05
    NAND4_X1                          237          1.73945      315.21       1.81268e-05
    NOR2_X1                           639          4.68991     509.924       2.11996e-05
    NOR3_X1                            36          0.26422      38.304       2.68317e-05
    NOR4_X1                            54          0.39633     71.8201       3.26015e-05
    OAI211_X1                          22         0.161468       29.26       2.20391e-05
    OAI21_X1                          188          1.37982     200.032       2.26194e-05
    OAI221_X1                        1075          7.88991     1715.68       3.39375e-05
    OAI222_X1                           7        0.0513761      14.896       4.31779e-05
    OAI22_X1                          168          1.23303      223.44       3.40262e-05
    OAI33_X1                           13        0.0954128      24.206       4.83139e-05
    OR2_X1                             49         0.359633      52.136        2.2695e-05
    OR3_X1                              7        0.0513761        9.31       2.44146e-05
    OR4_X1                             23         0.168807      36.708       2.67335e-05
    XNOR2_X1                           14         0.102752      22.344        3.6441e-05
    XOR2_X1                            14         0.102752      22.344       3.61637e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                             20         0.146789       21.28       4.30608e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                              1       0.00733945       0.798       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:           5.45624  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default             4333            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                           2028          14.8844     9170.64       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                        112         0.822018     387.296       4.86472e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1           5241  0.00164678
             2            601  0.00383638
             3            194  0.00466496
             4            113  0.00697943
             5             43  0.00893262
             6             25   0.0118775
             7             18    0.012909
             8             28   0.0165535
             9              6   0.0103806
            10              9   0.0191617
            11              2   0.0175359
            12              2   0.0229608
            13              2   0.0220958
            14              4   0.0265753
            15              8   0.0269369
            16             94   0.0297126
            17            127   0.0324868
            18              3   0.0346507
            20              1   0.0337468
            24              1    0.080816
            26              1   0.0500762
            32             32   0.0436061
            33             16   0.0465256
            52              1   0.0860322
            67              1    0.524077
            74              1    0.123742
           151              1    0.253136
           230              1    0.386248
           272              1     0.35909

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1            112  0.00122492
             3              2  0.00648409
             4              2  0.00543426
             5              6   0.0075528
            10              1   0.0228024
            14              2    0.033187
            15              5   0.0359119
            16            101   0.0244249
            25              3   0.0409548
            29              1   0.0483014
            30              6    0.050138
            31              3   0.0519747

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.411898           6481
           TD(Comb)        0.0025794           6481

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.553404            643
        TD(Buf/Inv)       0.00363178            643

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.259009           2028
    TD(Reg-Data-Pin)         0.00463375           2028

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.105172           2028
    TD(Reg-Output-Pin)      0.000935695           2028

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499958           2028
    TD(Reg-Clock-Pin)         0.0285782           2028



2.53. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.I_mac_pntr_cntInst_run_rg

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    AOI21_X1                           25         0.183486        26.6       2.78584e-05
    AOI221_X1                           8        0.0587156      12.768       4.17412e-05
    AOI222_X1                          14         0.102752      29.792       4.73988e-05
    AOI22_X1                           30         0.220183        39.9       3.26119e-05
    FA_X1                              44         0.322936     187.264       7.57622e-05
    HA_X1                              11        0.0807339       29.26       6.12297e-05
    INV_X1                            193          1.41651     102.676       1.43532e-05
    NAND2_X1                           16         0.117431      12.768       1.73934e-05
    NOR2_X1                            42         0.308257      33.516       2.11995e-05
    NOR3_X1                             5        0.0366972        5.32       2.68317e-05
    NOR4_X1                             5        0.0366972        6.65       3.26015e-05
    OAI211_X1                          10        0.0733945        13.3       2.20391e-05
    OAI21_X1                           28         0.205505      29.792       2.26194e-05
    OAI221_X1                          48         0.352294      76.608       3.39377e-05
    OAI222_X1                          30         0.220183       63.84       4.31779e-05
    OAI22_X1                           10        0.0733945        13.3       3.40261e-05
    OR2_X1                              2        0.0146789       2.128        2.2695e-05
    OR3_X1                              3        0.0220183        3.99       2.44146e-05
    OR4_X1                              3        0.0220183       4.788       2.67335e-05
    XNOR2_X1                            9         0.066055      14.364        3.6441e-05
    XOR2_X1                            18          0.13211      28.728       3.61637e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                             51         0.374312      40.698       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:          0.914971  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              607            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             0             25           0
             1            448  0.00148132
             2            159  0.00402092
             3             50  0.00606037
             4             11  0.00798239
             5             51   0.0062454
             6             17   0.0112341
             7              2   0.0146721
             8              1   0.0169063
            10              3   0.0196104
            11              1   0.0212588
            12              1   0.0230787
            14              2   0.0260068
            15              2    0.027525
            18              1    0.035848
            20              1   0.0372768
            25              1   0.0470996

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.494932            656
           TD(Comb)       0.00867044            656

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.729639            269
        TD(Buf/Inv)        0.0212217            269



2.54. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.O_mac_pntr_cntInst_run_rg

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    AOI211_X1                           3        0.0220183        3.99       3.45657e-05
    AOI21_X1                           24         0.176147      25.536       2.78584e-05
    AOI221_X1                          21         0.154128      33.516       4.17412e-05
    AOI222_X1                           1       0.00733945       2.128       4.73988e-05
    AOI22_X1                           32         0.234862       42.56       3.26119e-05
    FA_X1                              44         0.322936     187.264       7.57622e-05
    HA_X1                              11        0.0807339       29.26       6.12297e-05
    INV_X1                            191          1.40183     101.612       1.43532e-05
    NAND2_X1                           13        0.0954128      10.374       1.73934e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NAND4_X1                            1       0.00733945        1.33       1.81268e-05
    NOR2_X1                            59         0.433028      47.082       2.11995e-05
    NOR3_X1                             7        0.0513761       7.448       2.68317e-05
    NOR4_X1                             5        0.0366972        6.65       3.26015e-05
    OAI211_X1                           9         0.066055       11.97       2.20391e-05
    OAI21_X1                           25         0.183486        26.6       2.26194e-05
    OAI221_X1                          44         0.322936      70.224       3.39377e-05
    OAI222_X1                          32         0.234862      68.096       4.31779e-05
    OAI22_X1                           15         0.110092       19.95       3.40261e-05
    OR2_X1                              2        0.0146789       2.128        2.2695e-05
    OR4_X1                              3        0.0220183       4.788       2.67335e-05
    XNOR2_X1                           13        0.0954128      20.748        3.6441e-05
    XOR2_X1                            11        0.0807339      17.556       3.61637e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                             51         0.374312      40.698       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:           0.97654  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              619            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             0             25           0
             1            463  0.00151842
             2            140  0.00402299
             3             65  0.00607479
             4              7  0.00819346
             5             55  0.00653997
             6             17    0.011244
             8              2   0.0170936
             9              2   0.0181737
            10              4     0.01957
            11              3   0.0213861
            12              1   0.0230787
            13              1   0.0247317
            14              1   0.0274712
            22              1   0.0412162
            25              1   0.0470911

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.468434            668
           TD(Comb)      4.69205e-05            668

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.868885            267
        TD(Buf/Inv)      2.27308e-05            267



2.55. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.W_mac_pntr_cntInst_run_rg

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    AOI21_X1                           25         0.183486        26.6       2.78584e-05
    AOI221_X1                           8        0.0587156      12.768       4.17412e-05
    AOI222_X1                          14         0.102752      29.792       4.73988e-05
    AOI22_X1                           30         0.220183        39.9       3.26119e-05
    FA_X1                              44         0.322936     187.264       7.57622e-05
    HA_X1                              11        0.0807339       29.26       6.12297e-05
    INV_X1                            193          1.41651     102.676       1.43532e-05
    NAND2_X1                           16         0.117431      12.768       1.73934e-05
    NOR2_X1                            42         0.308257      33.516       2.11995e-05
    NOR3_X1                             5        0.0366972        5.32       2.68317e-05
    NOR4_X1                             5        0.0366972        6.65       3.26015e-05
    OAI211_X1                          10        0.0733945        13.3       2.20391e-05
    OAI21_X1                           28         0.205505      29.792       2.26194e-05
    OAI221_X1                          48         0.352294      76.608       3.39377e-05
    OAI222_X1                          30         0.220183       63.84       4.31779e-05
    OAI22_X1                           10        0.0733945        13.3       3.40261e-05
    OR2_X1                              2        0.0146789       2.128        2.2695e-05
    OR3_X1                              3        0.0220183        3.99       2.44146e-05
    OR4_X1                              3        0.0220183       4.788       2.67335e-05
    XNOR2_X1                            9         0.066055      14.364        3.6441e-05
    XOR2_X1                            18          0.13211      28.728       3.61637e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                             51         0.374312      40.698       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:          0.914971  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              607            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             0             25           0
             1            448  0.00148132
             2            159  0.00402092
             3             50  0.00606037
             4             11  0.00798239
             5             51   0.0062454
             6             17   0.0112341
             7              2   0.0146721
             8              1   0.0169063
            10              3   0.0196104
            11              1   0.0212588
            12              1   0.0230787
            14              2   0.0260068
            15              2    0.027525
            18              1    0.035848
            20              1   0.0372768
            25              1   0.0470996

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.494298            656
           TD(Comb)        0.0103662            656

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.743416            269
        TD(Buf/Inv)        0.0118642            269



2.56. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst



2.57. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.I_instr_in_rsci



2.58. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00241606
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250051              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.998973              1
        TD(Buf/Inv)      4.10787e-05              1



2.59. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                            102         0.748624      54.264       1.43532e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NOR2_X1                            50         0.366972        39.9       2.11995e-05
    OAI22_X1                           50         0.366972        66.5       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                              2        0.0146789       2.128       4.30608e-05

      Total Capacitance at Buffer/Inverter Output:          0.318017  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              205            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             51         0.374312     230.622       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1            253  0.00184174
             2              1  0.00394434
             4              1    0.112041
            52              1   0.0990276

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
             2              1  0.00425727
            25              2   0.0409548

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.468615            256
           TD(Comb)      1.46853e-05            256

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)           0.5098            102
        TD(Buf/Inv)      7.65199e-06            102

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.332862             51
    TD(Reg-Data-Pin)        1.52945e-05             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.332927             51
    TD(Reg-Output-Pin)      7.65208e-06             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             51
    TD(Reg-Clock-Pin)         0.0040423             51



2.60. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst



2.61. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.I_wr_data_rsci



2.62. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00210208

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.500825              3
           TD(Comb)       0.00589492              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.497525              1
        TD(Buf/Inv)       0.00589492              1



2.63. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                             37          0.27156      19.684       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                            17         0.124771      13.566       2.11995e-05
    OAI21_X1                            1       0.00733945       1.064       2.26194e-05
    OAI22_X1                           16         0.117431       21.28       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:          0.168367  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default               74            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             18          0.13211      81.396       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             71  0.00454671
             2             17  0.00404704
             3              1   0.0389235
            16              1   0.0299799
            17              1   0.0328581
            19              1   0.0369906

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
            17              1   0.0262616

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.415755             92
           TD(Comb)      0.000194464             92

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.851398             37
        TD(Buf/Inv)      0.000163208             37

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.124923             18
    TD(Reg-Data-Pin)        0.000322528             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.110926             18
    TD(Reg-Output-Pin)       4.5644e-06             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             18
    TD(Reg-Clock-Pin)           0.10606             18



2.64. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst



2.65. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.O_instr_in_rsci



2.66. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00241606
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)             0.25              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.998973              1
        TD(Buf/Inv)      4.10787e-05              1



2.67. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                            102         0.748624      54.264       1.43532e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NOR2_X1                            50         0.366972        39.9       2.11995e-05
    OAI22_X1                           50         0.366972        66.5       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                              2        0.0146789       2.128       4.30608e-05

      Total Capacitance at Buffer/Inverter Output:          0.324979  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              205            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             51         0.374312     230.622       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1            253  0.00186903
             2              1  0.00394434
             4              1    0.112041
            52              1   0.0990276

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
             2              1  0.00425727
            25              2   0.0409548

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.441288            256
           TD(Comb)      1.24351e-05            256

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.509798            102
        TD(Buf/Inv)      4.83283e-06            102

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.195849             51
    TD(Reg-Data-Pin)        9.65949e-06             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.195885             51
    TD(Reg-Output-Pin)      4.83289e-06             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             51
    TD(Reg-Clock-Pin)         0.0040423             51



2.68. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst



2.69. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.O_rd_data_rsci



2.70. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00210208

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.666112              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)       0.00166392              1
        TD(Buf/Inv)      4.10787e-05              1



2.71. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                              4        0.0293578       2.128       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    OAI22_X1                            1       0.00733945        1.33       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:         0.0115282  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                8            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              2        0.0146789       9.044       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              8  0.00174788
             2              2  0.00379255

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)          0.49994             10
           TD(Comb)      1.64345e-05             10

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.500416              4
        TD(Buf/Inv)      1.02697e-05              4

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.500625              2
    TD(Reg-Data-Pin)         3.0815e-05              2

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.499076              2
    TD(Reg-Output-Pin)      1.02699e-05              2

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              2
    TD(Reg-Clock-Pin)          0.199996              2



2.72. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst



2.73. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.O_wr_data_rsci



2.74. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00210208

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.659949              3
           TD(Comb)       0.00123239              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)        0.0201516              1
        TD(Buf/Inv)       0.00123238              1



2.75. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                             37          0.27156      19.684       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                            17         0.124771      13.566       2.11995e-05
    OAI21_X1                            1       0.00733945       1.064       2.26194e-05
    OAI22_X1                           16         0.117431       21.28       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:          0.168367  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default               74            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             18          0.13211      81.396       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             71  0.00158958
             2             17  0.00404704
             3              1   0.0389235
            16              1   0.0299799
            17              1   0.0328581
            19              1   0.0369906

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
            17              1   0.0262616

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.474439             92
           TD(Comb)       0.00978403             92

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.533384             37
        TD(Buf/Inv)       0.00972087             37

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.424964             18
    TD(Reg-Data-Pin)          0.0100357             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.425056             18
    TD(Reg-Output-Pin)       0.00995609             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             18
    TD(Reg-Clock-Pin)          0.196191             18



2.76. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst



2.77. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.W_instr_in_rsci



2.78. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             2        0.0146789       2.128       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00241606
             2              1  0.00264811

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.250103              4
           TD(Comb)      4.10793e-05              4

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.998973              1
        TD(Buf/Inv)      4.10787e-05              1



2.79. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                            102         0.748624      54.264       1.43532e-05
    NAND3_X1                            1       0.00733945       1.064       1.81048e-05
    NOR2_X1                            50         0.366972        39.9       2.11995e-05
    OAI22_X1                           50         0.366972        66.5       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Clock Buffer/inverter Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X2                              2        0.0146789       2.128       4.30608e-05

      Total Capacitance at Buffer/Inverter Output:          0.318017  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default              205            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             51         0.374312     230.622       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1            253  0.00184174
             2              1  0.00394434
             4              1    0.112041
            52              1   0.0990276

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
             2              1  0.00425727
            25              2   0.0409548

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.464727            256
           TD(Comb)      8.42199e-06            256

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.509802            102
        TD(Buf/Inv)      6.84652e-06            102

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.313214             51
    TD(Reg-Data-Pin)        1.36812e-05             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.313274             51
    TD(Reg-Output-Pin)      6.44385e-06             51

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             51
    TD(Reg-Clock-Pin)         0.0040423             51



2.80. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst



2.81. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.W_wr_data_rsci



2.82. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00210208

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.376889              3
           TD(Comb)        0.0217106              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.869333              1
        TD(Buf/Inv)        0.0217106              1



2.83. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                             37          0.27156      19.684       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                            17         0.124771      13.566       2.11995e-05
    OAI21_X1                            1       0.00733945       1.064       2.26194e-05
    OAI22_X1                           16         0.117431       21.28       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:          0.168367  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default               74            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                             18          0.13211      81.396       7.91123e-05

  Sequential Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    CLKGATE_X1                          1       0.00733945       3.458       4.86473e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             71  0.00452546
             2             17  0.00404704
             3              1   0.0389235
            16              1   0.0299799
            17              1   0.0328581
            19              1   0.0369906

  Clock Net Fanout Profile : 
       Fan-out  Clk-Net-Count     Avg-Cap
    ----------  -------------  ----------
             1              1  0.00122492
            17              1   0.0262616

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.449756             92
           TD(Comb)       0.00255938             92

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.679316             37
        TD(Buf/Inv)         0.002452             37

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.300838             18
    TD(Reg-Data-Pin)          0.0029969             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.298554             18
    TD(Reg-Output-Pin)       0.00191933             18

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959             18
    TD(Reg-Clock-Pin)         0.0358594             18



2.84. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    INV_X1                              2        0.0146789       1.064       1.43532e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

  Data Buffer Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    BUF_X1                              1       0.00733945       0.798       2.14382e-05

      Total Capacitance at Buffer/Inverter Output:         0.0141738  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                4            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              4  0.00362088
            20              1   0.0261403

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.799671              5
           TD(Comb)      2.46376e-05              5

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)          0.66653              3
        TD(Buf/Inv)      2.05285e-05              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.999589              1
    TD(Reg-Data-Pin)        2.05398e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.999589              1
    TD(Reg-Output-Pin)      2.05229e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.85. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND3_X1                             1       0.00733945        1.33       2.64815e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                2            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              1       0.00733945       4.522       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              1  0.00145003
             2              1  0.00528874
             5              1   0.0106144

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.333607              3
           TD(Comb)      4.10793e-05              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)        0.000821292              1
    TD(Reg-Data-Pin)        4.10787e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)      0.000821676              1
    TD(Reg-Output-Pin)      4.10796e-05              1

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              1
    TD(Reg-Clock-Pin)          0.199996              1



2.86. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst



2.87. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AND2_X1                             1       0.00733945       1.064       2.50661e-05
    INV_X1                              1       0.00733945       0.532       1.43532e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05

      Total Capacitance at Buffer/Inverter Output:        0.00202421  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default                3            100

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1              3  0.00210208

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.665982              3
           TD(Comb)      3.42328e-05              3

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)      0.000410855              1
        TD(Buf/Inv)      2.05393e-05              1



2.88. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp_inst

  Combinational Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    AOI211_X1                           1       0.00733945        1.33       3.45657e-05
    INV_X1                              6        0.0440367       3.192       1.43532e-05
    NAND2_X1                            1       0.00733945       0.798       1.73934e-05
    NOR2_X1                             1       0.00733945       0.798       2.11995e-05
    NOR3_X1                             1       0.00733945       1.064       2.68317e-05
    OAI21_X1                            1       0.00733945       1.064       2.26194e-05
    OAI22_X1                            1       0.00733945        1.33       3.40261e-05
    OR2_X1                              1       0.00733945       1.064        2.2695e-05

      Total Capacitance at Buffer/Inverter Output:         0.0220138  

 Cell VTH Profile: 
     VTH-Group-Name       Cell-Count       Cell-%ge
    ---------------       ----------     ----------
       ppro_default               13            100

  Register Cell Profile : 
    Cell-Name                  Cell-Count  Total-Count-%ge   Cell-Area  Cell-Avg-Lkg-Pow
    -------------------------  ----------  ---------------   ---------  ----------------
    DFF_X1                              3        0.0220183      13.566       7.91123e-05

  Fanout Profile : 
       Fan-out      Net-Count     Avg-Cap
    ----------     ----------  ----------
             1             11  0.00183907
             2              3  0.00398468
             3              1  0.00593316
             4              1  0.00821738

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
         Prob(Comb)         0.438835             16
           TD(Comb)      0.000409498             16

  Average Switching Activity(SA) Data at Buffer/Inverter Output: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
      Prob(Buf/Inv)         0.493776              6
        TD(Buf/Inv)      0.000434757              6

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Data-Pin)           0.340034              3
    TD(Reg-Data-Pin)        0.000424428              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Output-Pin)         0.339763              3
    TD(Reg-Output-Pin)      0.000438182              3

  Average Switching Activity(SA) Data: 
    SA Type          Average Value    Signal Count 
    ---------------  ---------------  -------------
    Prob(Reg-Clock-Pin)          0.499959              3
    TD(Reg-Clock-Pin)          0.199996              3



2.89. Hierarchical Instance : top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_inst.wr_data_zero_guard_rsci



