INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sum_io_top_top glbl -prj sum_io_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sum_io_top -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sum_io_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_io
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sum_io
Compiling module xil_defaultlib.sum_io_top
Compiling module xil_defaultlib.apatb_sum_io_top_top
Compiling module work.glbl
Built simulation snapshot sum_io_top

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/xsim.dir/sum_io_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 14:24:39 2019...

****** xsim v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sum_io_top/xsim_script.tcl
# xsim {sum_io_top} -autoloadwcfg -tclbatch {sum_io_top.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source sum_io_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_start -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_done -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_idle -into $blocksiggroup
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sum_io_top_top/AESL_inst_sum_io_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sum_io_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sum_io_top_top/done_cnt -into $tb_simstatus_group -radix hex
## save_wave_config sum_io_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "122000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 138 ns : File "/home/amiri/Documents/Snippets/HLS/sum_io_m/proj_sum_io/solution2/sim/verilog/sum_io_top.autotb.v" Line 163
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun  5 14:24:46 2019...
