 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:29:56 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: state_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_6_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_6_/Q (DFFR_X1)                 0.01      0.09       0.09 f
  state[6] (net)                 2                   0.00       0.09 f
  U165/ZN (NOR4_X1)                        0.04      0.09       0.18 r
  n130 (net)                     1                   0.00       0.18 r
  U166/ZN (NAND2_X1)                       0.01      0.04       0.22 f
  n143 (net)                     3                   0.00       0.22 f
  U129/ZN (AND2_X1)                        0.01      0.04       0.26 f
  n131 (net)                     1                   0.00       0.26 f
  U126/ZN (NAND4_X1)                       0.02      0.03       0.29 r
  n141 (net)                     1                   0.00       0.29 r
  U122/ZN (OAI21_X1)                       0.01      0.03       0.31 f
  next_state[0] (net)            1                   0.00       0.31 f
  state_reg_0_/D (DFFS_X1)                 0.01      0.01       0.32 f
  data arrival time                                             0.32

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_0_/CK (DFFS_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.26


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U112/Z (CLKBUF_X1)                       0.01      0.05       0.27 f
  n82 (net)                      1                   0.00       0.27 f
  U161/ZN (NOR2_X1)                        0.01      0.03       0.31 r
  next_state[3] (net)            1                   0.00       0.31 r
  state_reg_3_/D (DFFR_X1)                 0.01      0.01       0.31 r
  data arrival time                                             0.31

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_3_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U160/ZN (OAI221_X1)                      0.03      0.07       0.29 r
  next_state[6] (net)            1                   0.00       0.29 r
  state_reg_6_/D (DFFR_X1)                 0.03      0.01       0.30 r
  data arrival time                                             0.30

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_6_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_8_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_8_/Q (DFFR_X1)                 0.01      0.10       0.10 r
  state[8] (net)                 2                   0.00       0.10 r
  U127/ZN (AND3_X1)                        0.01      0.05       0.15 r
  n99 (net)                      1                   0.00       0.15 r
  U88/ZN (AND4_X1)                         0.02      0.07       0.22 r
  n64 (net)                      2                   0.00       0.22 r
  U97/ZN (NAND2_X1)                        0.01      0.03       0.25 f
  n68 (net)                      2                   0.00       0.25 f
  U145/ZN (OAI22_X1)                       0.03      0.04       0.29 r
  next_state[8] (net)            1                   0.00       0.29 r
  state_reg_8_/D (DFFR_X1)                 0.03      0.01       0.30 r
  data arrival time                                             0.30

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_8_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.24


  Startpoint: state_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_6_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_6_/Q (DFFR_X1)                 0.01      0.09       0.09 f
  state[6] (net)                 2                   0.00       0.09 f
  U165/ZN (NOR4_X1)                        0.04      0.09       0.18 r
  n130 (net)                     1                   0.00       0.18 r
  U166/ZN (NAND2_X1)                       0.01      0.04       0.22 f
  n143 (net)                     3                   0.00       0.22 f
  U116/Z (CLKBUF_X1)                       0.01      0.04       0.26 f
  n88 (net)                      1                   0.00       0.26 f
  U168/ZN (NOR2_X1)                        0.01      0.03       0.29 r
  next_state[1] (net)            1                   0.00       0.29 r
  state_reg_1_/D (DFFR_X1)                 0.01      0.01       0.30 r
  data arrival time                                             0.30

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_1_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.23


  Startpoint: state_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_7_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_7_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n96 (net)                      4                   0.00       0.08 r
  U85/ZN (AND4_X1)                         0.02      0.08       0.16 r
  n67 (net)                      3                   0.00       0.16 r
  U144/ZN (NAND4_X1)                       0.03      0.06       0.22 f
  n134 (net)                     3                   0.00       0.22 f
  U154/ZN (OAI22_X1)                       0.03      0.06       0.28 r
  next_state[2] (net)            1                   0.00       0.28 r
  state_reg_2_/D (DFFR_X1)                 0.03      0.01       0.29 r
  data arrival time                                             0.29

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_2_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.22


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n95 (net)                      4                   0.00       0.08 r
  U134/ZN (NAND3_X1)                       0.01      0.04       0.13 f
  n120 (net)                     2                   0.00       0.13 f
  U135/ZN (INV_X1)                         0.01      0.03       0.16 r
  n107 (net)                     3                   0.00       0.16 r
  U105/ZN (AND2_X1)                        0.01      0.05       0.21 r
  n79 (net)                      2                   0.00       0.21 r
  U138/ZN (NAND2_X1)                       0.01      0.03       0.23 f
  n151 (net)                     1                   0.00       0.23 f
  U140/ZN (NOR2_X1)                        0.01      0.03       0.27 r
  next_state[5] (net)            1                   0.00       0.27 r
  state_reg_5_/D (DFFR_X1)                 0.01      0.01       0.27 r
  data arrival time                                             0.27

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_5_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.27
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.21


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_1_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_1_/QN (DFFR_X1)                0.02      0.08       0.08 r
  n95 (net)                      4                   0.00       0.08 r
  U134/ZN (NAND3_X1)                       0.01      0.04       0.13 f
  n120 (net)                     2                   0.00       0.13 f
  U135/ZN (INV_X1)                         0.01      0.03       0.16 r
  n107 (net)                     3                   0.00       0.16 r
  U104/ZN (AND2_X1)                        0.01      0.05       0.21 r
  n73 (net)                      2                   0.00       0.21 r
  U107/ZN (AND2_X1)                        0.01      0.05       0.25 r
  n75 (net)                      2                   0.00       0.25 r
  state_reg_7_/D (DFFR_X1)                 0.01      0.01       0.26 r
  data arrival time                                             0.26

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_7_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.20


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFS_X1)                0.02      0.08       0.08 r
  n98 (net)                      4                   0.00       0.08 r
  U162/ZN (NAND3_X1)                       0.02      0.05       0.13 f
  n126 (net)                     2                   0.00       0.13 f
  U163/ZN (INV_X1)                         0.02      0.04       0.16 r
  n146 (net)                     3                   0.00       0.16 r
  U93/ZN (AND3_X1)                         0.02      0.07       0.24 r
  n78 (net)                      4                   0.00       0.24 r
  state_reg_4_/D (DFFR_X1)                 0.02      0.01       0.25 r
  data arrival time                                             0.25

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_4_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U99/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n81 (net)                      4                   0.00       0.28 f
  U87/Z (MUX2_X1)                          0.01      0.07       0.35 f
  n160 (net)                     1                   0.00       0.35 f
  U184/ZN (NAND3_X1)                       0.01      0.02       0.38 r
  data_out[4] (net)              1                   0.00       0.38 r
  data_out[4] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U98/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n69 (net)                      4                   0.00       0.28 f
  U186/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n162 (net)                     1                   0.00       0.35 f
  U187/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[5] (net)              1                   0.00       0.37 r
  data_out[5] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U98/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n69 (net)                      4                   0.00       0.28 f
  U179/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n154 (net)                     1                   0.00       0.35 f
  U180/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[2] (net)              1                   0.00       0.37 r
  data_out[2] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U98/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n69 (net)                      4                   0.00       0.28 f
  U176/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n152 (net)                     1                   0.00       0.35 f
  U177/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[1] (net)              1                   0.00       0.37 r
  data_out[1] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U99/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n81 (net)                      4                   0.00       0.28 f
  U192/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n167 (net)                     1                   0.00       0.35 f
  U193/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[7] (net)              1                   0.00       0.37 r
  data_out[7] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U99/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n81 (net)                      4                   0.00       0.28 f
  U189/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n164 (net)                     1                   0.00       0.35 f
  U190/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[6] (net)              1                   0.00       0.37 r
  data_out[6] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U99/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n81 (net)                      4                   0.00       0.28 f
  U182/Z (MUX2_X1)                         0.01      0.07       0.35 f
  n156 (net)                     1                   0.00       0.35 f
  U183/ZN (NAND2_X1)                       0.01      0.02       0.37 r
  data_out[3] (net)              1                   0.00       0.37 r
  data_out[3] (out)                        0.01      0.00       0.38 r
  data arrival time                                             0.38

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.38
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFS_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFS_X1)                 0.01      0.08       0.08 f
  state[0] (net)                 2                   0.00       0.08 f
  U158/ZN (NOR3_X1)                        0.04      0.08       0.16 r
  n115 (net)                     2                   0.00       0.16 r
  U119/ZN (NAND4_X1)                       0.03      0.06       0.23 f
  n91 (net)                      4                   0.00       0.23 f
  U98/ZN (AND2_X1)                         0.01      0.06       0.28 f
  n69 (net)                      4                   0.00       0.28 f
  U106/ZN (INV_X1)                         0.01      0.03       0.31 r
  n158 (net)                     1                   0.00       0.31 r
  U173/ZN (OAI33_X1)                       0.01      0.03       0.34 f
  n150 (net)                     1                   0.00       0.34 f
  U174/ZN (INV_X1)                         0.01      0.02       0.36 r
  data_out[0] (net)              1                   0.00       0.36 r
  data_out[0] (out)                        0.01      0.00       0.37 r
  data arrival time                                             0.37

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.37
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: state_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_7_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_7_/QN (DFFR_X1)                0.02      0.08       0.08 f
  n96 (net)                      4                   0.00       0.08 f
  U169/ZN (NOR4_X1)                        0.04      0.10       0.18 r
  n147 (net)                     1                   0.00       0.18 r
  U171/ZN (NAND3_X1)                       0.02      0.05       0.23 f
  n148 (net)                     3                   0.00       0.23 f
  U172/ZN (INV_X1)                         0.01      0.03       0.25 r
  done (net)                     1                   0.00       0.25 r
  done (out)                               0.01      0.00       0.25 r
  data arrival time                                             0.25

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.15


1
