0.6
2018.2
Jun 14 2018
20:41:02
D:/Projects/Vivado_Projects/Lab3/Lab3.sim/sim_1/synth/timing/xsim/task2_RS_Latch_beh_time_synth.v,1667332188,verilog,,,,INV_1;INV_1__1;glbl;task1_BeStable,,,,,,,,
