module MIPS_UART_TB ();

reg clock, reset,
reg rx,
wire parity,
wire [8:0]Rx_SR,
wire heard_bit_out,
wire [6:0] HEX0,
wire [6:0] HEX2,
wire [6:0] HEX3,
wire tx

initial
	begin
		clock = 1'b0;
		reset = 1'b1;
		rx = 1'b1;
	end
	
always
	begin
	end

endmodule