{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562012588764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562012588780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 17:23:08 2019 " "Processing started: Mon Jul 01 17:23:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562012588780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562012588780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562012588780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562012589026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-Behavioral " "Found design unit 1: bin2bcd_12bit-Behavioral" {  } { { "bin2bcd_12bit.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/bin2bcd_12bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589401 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "bin2bcd_12bit.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/bin2bcd_12bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockbin2bcd_12bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockbin2bcd_12bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blockbin2bcd_12bit " "Found entity 1: blockbin2bcd_12bit" {  } { { "blockbin2bcd_12bit.bdf" "" { Schematic "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/blockbin2bcd_12bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_2_7segment-comportamento " "Found design unit 1: bcd_2_7segment-comportamento" {  } { { "bcd2_7seg.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/bcd2_7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_2_7segment " "Found entity 1: bcd_2_7segment" {  } { { "bcd2_7seg.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/bcd2_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_sub_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub_8bits-struct " "Found design unit 1: sum_sub_8bits-struct" {  } { { "sum_sub_8bits.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/sum_sub_8bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_sub_8bits " "Found entity 1: sum_sub_8bits" {  } { { "sum_sub_8bits.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/sum_sub_8bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorC-equation " "Found design unit 1: SomadorC-equation" {  } { { "somadorC.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/somadorC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorC " "Found entity 1: somadorC" {  } { { "somadorC.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/somadorC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_binario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimal_binario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_bin-arc78 " "Found design unit 1: dec_to_bin-arc78" {  } { { "decimal_binario.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/decimal_binario.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_bin " "Found entity 1: dec_to_bin" {  } { { "decimal_binario.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/decimal_binario.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocodivisor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocodivisor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoDivisor " "Found entity 1: blocoDivisor" {  } { { "blocoDivisor.bdf" "" { Schematic "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/blocoDivisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pilha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pilha-principal " "Found design unit 1: pilha-principal" {  } { { "pilha.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/pilha.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589421 ""} { "Info" "ISGN_ENTITY_NAME" "1 pilha " "Found entity 1: pilha" {  } { { "pilha.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/pilha.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifo_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lifo_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STACK-SYNTHESIZABLE " "Found design unit 1: STACK-SYNTHESIZABLE" {  } { { "LIFO_STACK.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/LIFO_STACK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""} { "Info" "ISGN_ENTITY_NAME" "1 STACK " "Found entity 1: STACK" {  } { { "LIFO_STACK.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/LIFO_STACK.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pilha2-SYNTHESIZABLE " "Found design unit 1: pilha2-SYNTHESIZABLE" {  } { { "STACK.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/STACK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""} { "Info" "ISGN_ENTITY_NAME" "1 pilha2 " "Found entity 1: pilha2" {  } { { "STACK.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/STACK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589423 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.vhd " "Can't analyze file -- file top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562012589431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589431 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562012589431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562012589431 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector pilha.vhd(73) " "VHDL Type Mismatch error at pilha.vhd(73): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "pilha.vhd" "" { Text "C:/Users/aluno/Downloads/pilha_vhdl-master/pilha_vhdl-master/pilha.vhd" 73 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Quartus II" 0 -1 1562012589431 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562012589542 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 01 17:23:09 2019 " "Processing ended: Mon Jul 01 17:23:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562012589542 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562012589542 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562012589542 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562012589542 ""}
