Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/rahmoun/Projet_systeme_info/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/rahmoun/Projet_systeme_info/ALU.vhd".
    Found 17-bit adder for signal <GND_5_o_GND_5_o_add_4_OUT> created at line 49.
    Found 17-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT<16:0>> created at line 50.
    Found 16x16-bit multiplier for signal <Stmpmult> created at line 51.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Stmp<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  33 Latch(s).
	inferred  35 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      LUT2                        : 32
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 40
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 33
#      LD                          : 33
# IO Buffers                       : 56
#      IBUF                        : 36
#      OBUF                        : 20
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  18224     0%  
 Number of Slice LUTs:                   78  out of   9112     0%  
    Number used as Logic:                78  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      61  out of     78    78%  
   Number with an unused LUT:             0  out of     78     0%  
   Number of fully used LUT-FF pairs:    17  out of     78    21%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    232    24%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)  | Load  |
---------------------------------------------------+------------------------+-------+
GND_5_o_GND_5_o_OR_44_o(GND_5_o_GND_5_o_OR_44_o1:O)| NONE(*)(Stmp_13)       | 17    |
GND_5_o_GND_5_o_OR_45_o(GND_5_o_GND_5_o_OR_45_o1:O)| NONE(*)(S_14)          | 16    |
---------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 6.484ns
   Maximum output required time after clock: 5.979ns
   Maximum combinational path delay: 12.415ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_5_o_GND_5_o_OR_44_o'
  Total number of paths / destination ports: 948 / 17
-------------------------------------------------------------------------
Offset:              4.001ns (Levels of Logic = 20)
  Source:            A<0> (PAD)
  Destination:       Stmp_16 (LATCH)
  Destination Clock: GND_5_o_GND_5_o_OR_44_o falling

  Data Path: A<0> to Stmp_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_lut<0> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<0> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<1> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<2> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<3> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<4> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<5> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<6> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<7> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<8> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<9> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<10> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<11> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<12> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<13> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<14> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<15> (Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_cy<15>)
     XORCY:CI->O           1   0.180   0.944  Msub_GND_5_o_GND_5_o_sub_3_OUT<16:0>_xor<16> (GND_5_o_GND_5_o_sub_3_OUT<16>)
     LUT6:I0->O            1   0.203   0.000  Mmux_Stmp[16]_GND_5_o_MUX_19_o11 (Stmp[16]_GND_5_o_MUX_19_o)
     LD:D                      0.037          Stmp_16
    ----------------------------------------
    Total                      4.001ns (2.302ns logic, 1.699ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_5_o_GND_5_o_OR_45_o'
  Total number of paths / destination ports: 576 / 16
-------------------------------------------------------------------------
Offset:              6.484ns (Levels of Logic = 3)
  Source:            A<15> (PAD)
  Destination:       S_14 (LATCH)
  Destination Clock: GND_5_o_GND_5_o_OR_45_o falling

  Data Path: A<15> to S_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  A_15_IBUF (A_15_IBUF)
     DSP48A1:B15->M15      1   3.364   0.944  Mmult_Stmpmult (Stmpmult<15>)
     LUT6:I0->O            1   0.203   0.000  Mmux_S[15]_Stmp[15]_MUX_70_o11 (S[15]_Stmp[15]_MUX_70_o)
     LD:D                      0.037          S_15
    ----------------------------------------
    Total                      6.484ns (4.826ns logic, 1.658ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_5_o_GND_5_o_OR_45_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            S_15 (LATCH)
  Destination:       S<15> (PAD)
  Source Clock:      GND_5_o_GND_5_o_OR_45_o falling

  Data Path: S_15 to S<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  S_15 (S_15)
     OBUF:I->O                 2.571          S_15_OBUF (S<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_5_o_GND_5_o_OR_44_o'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              5.979ns (Levels of Logic = 3)
  Source:            Stmp_7 (LATCH)
  Destination:       Z (PAD)
  Source Clock:      GND_5_o_GND_5_o_OR_44_o falling

  Data Path: Stmp_7 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.981  Stmp_7 (Stmp_7)
     LUT6:I0->O            1   0.203   0.944  Z2 (Z2)
     LUT6:I0->O            1   0.203   0.579  Z3 (Z_OBUF)
     OBUF:I->O                 2.571          Z_OBUF (Z)
    ----------------------------------------
    Total                      5.979ns (3.475ns logic, 2.504ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 530 / 3
-------------------------------------------------------------------------
Delay:               12.415ns (Levels of Logic = 7)
  Source:            A<15> (PAD)
  Destination:       O (PAD)

  Data Path: A<15> to O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  A_15_IBUF (A_15_IBUF)
     DSP48A1:B15->M20      1   3.364   0.944  Mmult_Stmpmult (Stmpmult<20>)
     LUT6:I0->O            1   0.203   0.944  O2 (O2)
     LUT6:I0->O            1   0.203   0.580  O5_SW0 (N4)
     LUT6:I5->O            1   0.205   0.684  O5 (O5)
     LUT4:I2->O            1   0.203   0.579  O7 (O_OBUF)
     OBUF:I->O                 2.571          O_OBUF (O)
    ----------------------------------------
    Total                     12.415ns (7.971ns logic, 4.444ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_5_o_GND_5_o_OR_45_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
GND_5_o_GND_5_o_OR_44_o|         |         |    1.455|         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.69 secs
 
--> 


Total memory usage is 379252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    2 (   0 filtered)

