#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 11 22:53:15 2023
# Process ID: 960433
# Current directory: /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1
# Command line: vivado -log mb_intro_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_intro_top.tcl -notrace
# Log file: /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top.vdi
# Journal file: /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/vivado.jou
# Running On: zhihaow6, OS: Linux, CPU Frequency: 2447.946 MHz, CPU Physical cores: 12, Host memory: 16453 MB
#-----------------------------------------------------------
source mb_intro_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zhihaow6/Vivado/2022.2/data/ip'.
Command: link_design -top mb_intro_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.dcp' for cell 'mb_block_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1640.438 ; gain = 0.000 ; free physical = 4140 ; free virtual = 9379
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_1/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/axi_gpio_2/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0_board.xdc] for cell 'mb_block_i/axi_gpio_3/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_3_0/mb_block_axi_gpio_3_0.xdc] for cell 'mb_block_i/axi_gpio_3/U0'
Parsing XDC File [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/zhihaow6/Desktop/ECE-385/Lab 6/mb_intro_top.xdc]
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_intro_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.816 ; gain = 0.000 ; free physical = 3712 ; free virtual = 8952
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

29 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2422.816 ; gain = 1145.910 ; free physical = 3712 ; free virtual = 8952
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2422.816 ; gain = 0.000 ; free physical = 3703 ; free virtual = 8943

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1142ea255

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2422.816 ; gain = 0.000 ; free physical = 3702 ; free virtual = 8942

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e2d2ad1

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3459 ; free virtual = 8699
INFO: [Opt 31-389] Phase Retarget created 189 cells and removed 284 cells
INFO: [Opt 31-1021] In phase Retarget, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c4199eeb

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3459 ; free virtual = 8699
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12b570f5e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3459 ; free virtual = 8699
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f4773b22

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3458 ; free virtual = 8698
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f4773b22

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3458 ; free virtual = 8698
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f4773b22

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3458 ; free virtual = 8698
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             189  |             284  |                                             21  |
|  Constant propagation         |               5  |              26  |                                              1  |
|  Sweep                        |              16  |              68  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3457 ; free virtual = 8698
Ending Logic Optimization Task | Checksum: d36fba9d

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2532.559 ; gain = 0.000 ; free physical = 3457 ; free virtual = 8698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: d36fba9d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2801.488 ; gain = 0.000 ; free physical = 3446 ; free virtual = 8686
Ending Power Optimization Task | Checksum: d36fba9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2801.488 ; gain = 268.930 ; free physical = 3448 ; free virtual = 8689

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d36fba9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.488 ; gain = 0.000 ; free physical = 3448 ; free virtual = 8689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.488 ; gain = 0.000 ; free physical = 3448 ; free virtual = 8689
Ending Netlist Obfuscation Task | Checksum: d36fba9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.488 ; gain = 0.000 ; free physical = 3448 ; free virtual = 8689
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.488 ; gain = 0.000 ; free physical = 3444 ; free virtual = 8684
INFO: [Common 17-1381] The checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
Command: report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3424 ; free virtual = 8666
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 35a2b1e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3424 ; free virtual = 8666
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3424 ; free virtual = 8666

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 306b4bfa

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3420 ; free virtual = 8662

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 97fae9d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3422 ; free virtual = 8664

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 97fae9d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3422 ; free virtual = 8664
Phase 1 Placer Initialization | Checksum: 97fae9d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3422 ; free virtual = 8664

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9d3f2827

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3395 ; free virtual = 8637

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 89eaf826

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3423 ; free virtual = 8665

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 89eaf826

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3422 ; free virtual = 8665

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: acadb74f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3414 ; free virtual = 8646

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 111 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 48 nets or LUTs. Breaked 0 LUT, combined 48 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             48  |                    48  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             48  |                    48  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f7556e55

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645
Phase 2.4 Global Placement Core | Checksum: 154e327b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645
Phase 2 Global Placement | Checksum: 154e327b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa7ef8c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3412 ; free virtual = 8644

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13143ba55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11b6ade41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1943ee6e2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8645

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1130d3f0d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8641

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1879d7cc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8641

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d9e20403

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8641
Phase 3 Detail Placement | Checksum: 1d9e20403

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ff96234e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.696 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2163b3f97

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b7ad873b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ff96234e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.696. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17030c055

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
Phase 4.1 Post Commit Optimization | Checksum: 17030c055

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17030c055

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17030c055

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
Phase 4.3 Placer Reporting | Checksum: 17030c055

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab740a31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
Ending Placer Task | Checksum: 15523c85f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3407 ; free virtual = 8639
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3405 ; free virtual = 8642
INFO: [Common 17-1381] The checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_intro_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3406 ; free virtual = 8641
INFO: [runtcl-4] Executing : report_utilization -file mb_intro_top_utilization_placed.rpt -pb mb_intro_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_intro_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3416 ; free virtual = 8651
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8648
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3389 ; free virtual = 8630
INFO: [Common 17-1381] The checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8727ec6f ConstDB: 0 ShapeSum: cdfbdbf0 RouteDB: 0
Post Restoration Checksum: NetGraph: a2e9ed6a NumContArr: c8f340cf Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16bdd2e39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3284 ; free virtual = 8532

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16bdd2e39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3251 ; free virtual = 8499

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16bdd2e39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3251 ; free virtual = 8499
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 208bf3f34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3241 ; free virtual = 8489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.748  | TNS=0.000  | WHS=-0.239 | THS=-38.890|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00829148 %
  Global Horizontal Routing Utilization  = 0.00351379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3361
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3361
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25dbbdd7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3238 ; free virtual = 8486

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25dbbdd7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3238 ; free virtual = 8486
Phase 3 Initial Routing | Checksum: 13f47b534

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3235 ; free virtual = 8483

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 453
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.765  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19726dbf8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.765  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1df88667e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481
Phase 4 Rip-up And Reroute | Checksum: 1df88667e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1df88667e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df88667e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481
Phase 5 Delay and Skew Optimization | Checksum: 1df88667e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19e4ba471

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.772  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cdfaa246

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481
Phase 6 Post Hold Fix | Checksum: 1cdfaa246

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.46074 %
  Global Horizontal Routing Utilization  = 1.52707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1375a89d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1375a89d3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3230 ; free virtual = 8479

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 202f5c05e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.772  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 202f5c05e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3232 ; free virtual = 8481
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3266 ; free virtual = 8515

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3266 ; free virtual = 8515
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2816.547 ; gain = 0.000 ; free physical = 3256 ; free virtual = 8511
INFO: [Common 17-1381] The checkpoint '/home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
Command: report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zhihaow6/Desktop/Vivado/Lab 6.1/Lab 6.1.runs/impl_1/mb_intro_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
Command: report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
129 Infos, 39 Warnings, 36 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_intro_top_route_status.rpt -pb mb_intro_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_intro_top_timing_summary_routed.rpt -pb mb_intro_top_timing_summary_routed.pb -rpx mb_intro_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_intro_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_intro_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_intro_top_bus_skew_routed.rpt -pb mb_intro_top_bus_skew_routed.pb -rpx mb_intro_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 22:53:57 2023...
