# UART Design and Verification

## ðŸ“Œ Overview
This repository contains a **Universal Asynchronous Receiver/Transmitter (UART)** design implemented in Verilog, along with a structured **testbench** for functional verification.  
The project demonstrates digital design fundamentals, simulation methodology, and verification planning.

## ðŸ›  Features
- **UART Transmitter & Receiver** modules  
- Configurable baud rate and data width  
- Support for start/stop bits and parity (optional)  
- Synthesizable RTL design
  
- **Verilog Testbench** with stimulus generation and result checking  
- Structured simulation phases:
  1. Reset and initialization  
  2. Transmission of single character  
  3. Continuous data stream  
  4. Error injection and recovery  

## ðŸ“‚ Repository Structure
```
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ uart_tx.v        # UART Transmitter
â”‚   â”œâ”€â”€ uart_rx.v        # UART Receiver
â”‚   â””â”€â”€ uart_top.v       # Top-level integration
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ uart_tb.v        # Testbench
â”‚   â””â”€â”€ stimulus.v       # Stimulus generation
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ waveform.png     # Example simulation waveform
â””â”€â”€ README.md
```

## âœ… Verification Strategy
- **Directed tests** for basic functionality  
- **Randomized stimulus** for robustness  
- **Error injection** to validate recovery mechanisms  
- **Waveform analysis** for timing and protocol compliance  

## ðŸ“ˆ Example Results
- Successful transmission and reception of 8-bit data  
- Correct handling of start/stop bits  
- Error detection when parity mismatch occurs  

## ðŸš€ Future Work
- Add configurable FIFO buffers  
- Support for multiple baud rates dynamically  
- Extend verification with SystemVerilog assertions  
