INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Mon May 12 15:47:28 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command       create_platform done; 2.5 sec.
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.58 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.33 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.68 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.45 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.85 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.3 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.39 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.31 seconds. CPU system time: 1.37 seconds. Elapsed time: 19.88 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.76 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.76 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.32 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.300 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.29 sec.
Command       elaborate done; 23.22 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.303 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.316 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 2.8 sec.
Command     csynth_design done; 26.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.21 seconds. CPU system time: 2.1 seconds. Elapsed time: 26.09 seconds; current allocated memory: 123.219 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Mon May 12 21:23:21 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.39 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.48 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.55 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.25 sec.
WARNING: [HLS 207-910] 'SPARSITY' macro redefined (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:8:9)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS.h:16:9)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.3 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.62 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.36 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.76 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.24 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.88 seconds. CPU system time: 1.51 seconds. Elapsed time: 19.53 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.61 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.64 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.53 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_9' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_6' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_99_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99:23) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:22) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38:19) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'local_values_A': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19:12)
INFO: [HLS 214-248] Applying array_partition to 'local_column_indices_A': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21:6)
INFO: [HLS 214-248] Applying array_partition to 'local_row_ptr_A': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23:6)
INFO: [HLS 214-248] Applying array_partition to 'local_values_B': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26:9)
INFO: [HLS 214-248] Applying array_partition to 'local_row_indices_B': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'local_col_ptr_B': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30:6)
INFO: [HLS 214-248] Applying array_partition to 'accum': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.204 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.218 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76) in function 'sparse_matrix_multiply_HLS' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
Command           transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.250 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_87_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_80_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99:32) in function 'sparse_matrix_multiply_HLS' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.357 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.09 sec.
Command       elaborate done; 23.85 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('local_row_ptr_A', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40) on array 'row_ptr_A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'row_ptr_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.360 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.360 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('local_col_ptr_B', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) on array 'col_ptr_B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_ptr_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_5'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_5_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_7_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_13_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_66_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.365 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.365 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln8' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_87_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_1_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_5_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_4_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_1_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_76_7': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_80_8': contains subfunction 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.372 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.380 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.381 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.388 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.389 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' pipeline 'VITIS_LOOP_87_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.392 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.394 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.395 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.397 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.398 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_1287_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.406 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.36 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.3 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_42_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_42_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_42_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_42_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_646_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_657_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_657_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_1287_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_1287_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_42_16_1_1 sparse_matrix_multiply_HLS_mux_42_32_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_646_32_1_1 sparse_matrix_multiply_HLS_mux_657_32_1_1 sparse_matrix_multiply_HLS_mux_1287_32_1_1 sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_42_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_42_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_657_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_1287_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_42_16_1_1
sparse_matrix_multiply_HLS_mux_42_32_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_657_32_1_1
sparse_matrix_multiply_HLS_mux_1287_32_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_42_16_1_1
sparse_matrix_multiply_HLS_mux_42_32_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_657_32_1_1
sparse_matrix_multiply_HLS_mux_1287_32_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1615_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_234_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1615_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_234_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_648_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U196 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_378_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U196 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_327_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_231_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_262_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_253_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_254_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_237_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2047_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_2245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_2572_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 28 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.421 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.97 MHz
Command       autosyn done; 7.34 sec.
Command     csynth_design done; 31.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.73 seconds. CPU system time: 2.45 seconds. Elapsed time: 31.26 seconds; current allocated memory: 228.660 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Mon May 12 21:31:07 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.39 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.48 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.54 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.23 sec.
WARNING: [HLS 207-910] 'SPARSITY' macro redefined (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:8:9)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS.h:16:9)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.32 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.41 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.82 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.25 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.27 seconds. CPU system time: 1.2 seconds. Elapsed time: 19.63 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.68 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.63 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_11' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_9' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_6' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:22) in function 'sparse_matrix_multiply_HLS' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38:19) in function 'sparse_matrix_multiply_HLS' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'local_values_A': Cyclic partitioning with factor 32 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19:12)
INFO: [HLS 214-248] Applying array_partition to 'local_column_indices_A': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21:6)
INFO: [HLS 214-248] Applying array_partition to 'local_row_ptr_A': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23:6)
INFO: [HLS 214-248] Applying array_partition to 'local_values_B': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26:9)
INFO: [HLS 214-248] Applying array_partition to 'local_row_indices_B': Block partitioning with factor 8 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'local_col_ptr_B': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30:6)
INFO: [HLS 214-248] Applying array_partition to 'accum': Cyclic partitioning with factor 8 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.37 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.204 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76) in function 'sparse_matrix_multiply_HLS' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.251 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_87_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_80_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.321 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.39 sec.
Command       elaborate done; 24.41 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.326 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.326 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.327 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.327 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('local_col_ptr_B_addr_1_write_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) of variable 'col_ptr_B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 on array 'local_col_ptr_B' and 'store' operation ('local_col_ptr_B_addr_write_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) of variable 'col_ptr_B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 on array 'local_col_ptr_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_5'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_5_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_66_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.329 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.329 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln1' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_87_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.331 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.331 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_10'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_7_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_7_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_37_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_53_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_61_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_99_10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.333 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.333 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_76_7': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_80_8': contains subfunction 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.337 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.337 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.338 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.346 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.350 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.350 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.353 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' pipeline 'VITIS_LOOP_87_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.356 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' pipeline 'VITIS_LOOP_99_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.361 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_39_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_7ns_32_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.376 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.53 sec.
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.26 sec.
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Command         syn_report done; 0.27 sec.
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.86 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Command         db_write done; 0.29 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 1.09 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_164_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_164_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_83_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_83_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_83_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_83_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_646_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_21_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_21_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_325_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_325_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_164_16_1_1 sparse_matrix_multiply_HLS_mux_83_32_1_1 sparse_matrix_multiply_HLS_mux_83_16_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_646_32_1_1 sparse_matrix_multiply_HLS_mux_21_32_1_1 sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1 sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1 sparse_matrix_multiply_HLS_mux_325_16_1_1 sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_164_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_83_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_83_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_21_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_325_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_164_16_1_1
sparse_matrix_multiply_HLS_mux_83_32_1_1
sparse_matrix_multiply_HLS_mux_83_16_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_21_32_1_1
sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
sparse_matrix_multiply_HLS_mux_325_16_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Command         ap_source done; 0.19 sec.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.13 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.26 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.58 seconds; current allocated memory: 1.386 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_164_16_1_1
sparse_matrix_multiply_HLS_mux_83_32_1_1
sparse_matrix_multiply_HLS_mux_83_16_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_21_32_1_1
sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
sparse_matrix_multiply_HLS_mux_325_16_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1585_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_708_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U137 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_166_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U138 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE mul_ln54_1 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_239_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_209_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_532_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_684_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U181 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_755_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U181 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_808_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1355_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_16_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_17_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_18_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_19_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_20_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_21_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_22_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_23_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_24_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_25_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_26_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_27_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_28_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_29_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_30_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_31_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30 VARIABLE local_col_ptr_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2066_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_39_1_1_U236 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:85 VARIABLE mul_ln85 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2296_p0 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_39_1_1_U237 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:86 VARIABLE mul_ln86 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_2265_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 40 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.392 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.10 MHz
Command       autosyn done; 13.78 sec.
Command     csynth_design done; 38.25 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.92 seconds. CPU system time: 2.15 seconds. Elapsed time: 38.25 seconds; current allocated memory: 198.703 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Mon May 12 21:42:12 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.34 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.43 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.5 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
WARNING: [HLS 207-910] 'SPARSITY' macro redefined (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:8:9)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS.h:16:9)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.44 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.65 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.57 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.97 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.27 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.37 seconds. CPU system time: 1.25 seconds. Elapsed time: 20.9 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.74 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.74 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.79 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.79 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.5 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_9' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_6' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_99_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99:23) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:22) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38:19) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'local_values_A': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19:12)
INFO: [HLS 214-248] Applying array_partition to 'local_column_indices_A': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21:6)
INFO: [HLS 214-248] Applying array_partition to 'local_row_ptr_A': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23:6)
INFO: [HLS 214-248] Applying array_partition to 'local_values_B': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26:9)
INFO: [HLS 214-248] Applying array_partition to 'local_row_indices_B': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'local_col_ptr_B': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30:6)
INFO: [HLS 214-248] Applying array_partition to 'accum': Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.204 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.218 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76) in function 'sparse_matrix_multiply_HLS' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
Command           transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.251 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_87_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_80_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99:32) in function 'sparse_matrix_multiply_HLS' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.357 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.07 sec.
Command       elaborate done; 25.46 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to schedule 'load' operation ('local_row_ptr_A', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40) on array 'row_ptr_A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'row_ptr_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.361 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to schedule 'load' operation ('local_col_ptr_B', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) on array 'col_ptr_B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'col_ptr_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.364 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_5'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_5_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_7_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_13_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_66_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.365 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.365 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln8' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_87_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_1_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.366 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_5_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_4_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.367 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_11'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' (loop 'VITIS_LOOP_101_11'): Unable to schedule 'store' operation ('C_addr_1_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_101_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_76_7': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_80_8': contains subfunction 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.372 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.372 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.380 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.381 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.388 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.389 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' pipeline 'VITIS_LOOP_87_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.392 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.394 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.395 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.397 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113' pipeline 'VITIS_LOOP_101_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.398 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_1287_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.406 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.31 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_42_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_42_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_42_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_42_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_646_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_657_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_657_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_1287_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_1287_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_42_16_1_1 sparse_matrix_multiply_HLS_mux_42_32_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_646_32_1_1 sparse_matrix_multiply_HLS_mux_657_32_1_1 sparse_matrix_multiply_HLS_mux_1287_32_1_1 sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_42_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_42_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_657_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_1287_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_42_16_1_1
sparse_matrix_multiply_HLS_mux_42_32_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_657_32_1_1
sparse_matrix_multiply_HLS_mux_1287_32_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_42_16_1_1
sparse_matrix_multiply_HLS_mux_42_32_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_657_32_1_1
sparse_matrix_multiply_HLS_mux_1287_32_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1003 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1091 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1179 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1191 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1209 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1227 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11_fu_1247 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111_fu_1258 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112_fu_1272 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113_fu_1287 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1615_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_234_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1615_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_234_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_648_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U196 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_378_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U196 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_327_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_231_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_262_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_253_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_254_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_237_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2047_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_2245_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_2572_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 28 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.421 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.97 MHz
Command       autosyn done; 7.99 sec.
Command     csynth_design done; 33.51 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.46 seconds. CPU system time: 2.1 seconds. Elapsed time: 33.51 seconds; current allocated memory: 228.602 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Mon May 12 21:47:35 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.29 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.21 sec.
WARNING: [HLS 207-910] 'SPARSITY' macro redefined (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:8:9)
INFO: [HLS 207-71] previous definition is here (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS.h:16:9)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.29 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.33 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.75 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.34 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.4 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.09 seconds. CPU system time: 1.38 seconds. Elapsed time: 19.62 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.68 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.64 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.65 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_11' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_8' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_9' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_6' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101:21) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68:19) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:22) in function 'sparse_matrix_multiply_HLS' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38:19) in function 'sparse_matrix_multiply_HLS' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'local_values_A': Cyclic partitioning with factor 32 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19:12)
INFO: [HLS 214-248] Applying array_partition to 'local_column_indices_A': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21:6)
INFO: [HLS 214-248] Applying array_partition to 'local_row_ptr_A': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23:6)
INFO: [HLS 214-248] Applying array_partition to 'local_values_B': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26:9)
INFO: [HLS 214-248] Applying array_partition to 'local_row_indices_B': Block partitioning with factor 8 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'local_col_ptr_B': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30:6)
INFO: [HLS 214-248] Applying array_partition to 'accum': Cyclic partitioning with factor 8 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33:9)
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.204 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.218 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76) in function 'sparse_matrix_multiply_HLS' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_87_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87) in function 'sparse_matrix_multiply_HLS' completely: variable loop bound.
Command           transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.251 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_87_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_80_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_76_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:47:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54:21)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.68 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.321 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.37 sec.
Command       elaborate done; 24.51 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.326 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.326 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.327 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.327 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' (loop 'VITIS_LOOP_52_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('local_col_ptr_B_addr_1_write_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) of variable 'col_ptr_B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 on array 'local_col_ptr_B' and 'store' operation ('local_col_ptr_B_addr_write_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) of variable 'col_ptr_B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 on array 'local_col_ptr_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.328 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_5'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' (loop 'VITIS_LOOP_66_5'): Unable to schedule 'store' operation ('accum_V_addr_5_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70) of constant 0 on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_66_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.329 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.330 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln808') of constant 0 on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' (loop 'VITIS_LOOP_87_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln1' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_87_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.332 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.332 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_10'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'load' operation ('accum_V_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) on array 'accum_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'accum_V'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_7_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_7_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_37_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_53_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' (loop 'VITIS_LOOP_99_10'): Unable to schedule 'store' operation ('C_addr_61_write_ln103', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103) of variable 'accum_V_5_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103 on array 'C' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_99_10'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.334 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.334 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_76_7': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_80_8': contains subfunction 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.338 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.338 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.339 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.347 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.350 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.351 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.353 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9' pipeline 'VITIS_LOOP_87_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.357 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10' pipeline 'VITIS_LOOP_99_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.362 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_39_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_7ns_32_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.377 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.54 sec.
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Command         gen_rtl done; 0.27 sec.
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.87 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Command         db_write done; 0.29 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.69 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_164_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_164_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_83_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_83_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_83_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_83_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_646_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_21_32_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_21_32_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mux_325_16_1_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mux_325_16_1_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_164_16_1_1 sparse_matrix_multiply_HLS_mux_83_32_1_1 sparse_matrix_multiply_HLS_mux_83_16_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mux_646_32_1_1 sparse_matrix_multiply_HLS_mux_21_32_1_1 sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1 sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1 sparse_matrix_multiply_HLS_mux_325_16_1_1 sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_164_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_83_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_83_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_646_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_21_32_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mux_325_16_1_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_164_16_1_1
sparse_matrix_multiply_HLS_mux_83_32_1_1
sparse_matrix_multiply_HLS_mux_83_16_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_21_32_1_1
sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
sparse_matrix_multiply_HLS_mux_325_16_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.386 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mul_7ns_9ns_15_1_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_164_16_1_1
sparse_matrix_multiply_HLS_mux_83_32_1_1
sparse_matrix_multiply_HLS_mux_83_16_1_1
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mux_646_32_1_1
sparse_matrix_multiply_HLS_mux_21_32_1_1
sparse_matrix_multiply_HLS_urem_32ns_7ns_32_36_1
sparse_matrix_multiply_HLS_mul_32ns_34ns_39_1_1
sparse_matrix_multiply_HLS_mux_325_16_1_1
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_values_B_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_col_ptr_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_accum_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1_fu_1257 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3_fu_1361 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5_fu_1371 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2_fu_1391 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4_fu_1435 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10_fu_1469 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9_fu_1483 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_38_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1585_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_708_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U137 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_166_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U138 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE mul_ln54_1 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_239_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_209_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_532_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_684_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U181 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_755_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27s_32_4_1_U181 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_808_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_99_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_1355_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_16_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_17_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_18_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_19_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_20_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_21_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_22_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_23_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_24_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_25_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_26_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_27_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_28_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_29_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_30_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_31_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_values_A_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_column_indices_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_8_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_9_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_10_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_11_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_12_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_13_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_14_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_15_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:26 VARIABLE local_values_B_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE local_row_indices_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:30 VARIABLE local_col_ptr_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_1_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_2_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_3_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_4_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_5_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_6_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME accum_V_7_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:33 VARIABLE accum_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_2066_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_76_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_39_1_1_U236 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:85 VARIABLE mul_ln85 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2296_p0 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_39_1_1_U237 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:86 VARIABLE mul_ln86 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_2265_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 40 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.393 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.10 MHz
Command       autosyn done; 12.48 sec.
Command     csynth_design done; 37.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.47 seconds. CPU system time: 2.43 seconds. Elapsed time: 37.08 seconds; current allocated memory: 199.871 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:05:05 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.28 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.11 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.44 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.82 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.82 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.52 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.54 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.16 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.3 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.16 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.62 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:10:02 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.43 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.62 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.12 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.53 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.54 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.56 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.16 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.15 seconds. CPU system time: 0.91 seconds. Elapsed time: 3.16 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.94 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:14:56 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.07 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.22 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.44 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.46 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.49 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.88 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.08 seconds. CPU system time: 0.7 seconds. Elapsed time: 2.89 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.26 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:19:37 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.28 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.11 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.71 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.48 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.51 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.91 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.15 seconds. CPU system time: 0.66 seconds. Elapsed time: 2.91 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.35 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:24:22 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.15 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.32 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.36 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.69 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.49 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.92 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.31 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.53 seconds. CPU system time: 1.32 seconds. Elapsed time: 19.94 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.76 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.76 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.68 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.34 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.42 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.12 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.31 sec.
Command       elaborate done; 23.38 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.14 sec.
Command     csynth_design done; 26.6 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.57 seconds. CPU system time: 2.14 seconds. Elapsed time: 26.6 seconds; current allocated memory: 121.629 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:27:59 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.07 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.22 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.28 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.66 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.41 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.83 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.39 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.51 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.71 seconds. CPU system time: 1.09 seconds. Elapsed time: 19.93 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.71 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.7 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.36 sec.
Command       elaborate done; 23.47 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.14 sec.
Command     csynth_design done; 26.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.87 seconds. CPU system time: 2.01 seconds. Elapsed time: 26.69 seconds; current allocated memory: 121.594 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:31:53 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.53 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.62 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.7 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.45 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.49 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.81 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.52 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.69 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.13 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.46 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.53 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.41 seconds. CPU system time: 1.35 seconds. Elapsed time: 20.87 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.87 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.73 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.34 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.34 sec.
Command       elaborate done; 24.54 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.18 sec.
Command     csynth_design done; 27.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.88 seconds. CPU system time: 2.17 seconds. Elapsed time: 27.8 seconds; current allocated memory: 121.609 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 12:50:30 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.2 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.31 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.38 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.68 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.88 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.98 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.52 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.78 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.28 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.81 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.51 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.53 seconds. CPU system time: 1.64 seconds. Elapsed time: 22.29 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.97 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.97 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.35 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.35 sec.
Command       elaborate done; 26.09 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.63 sec.
Command     csynth_design done; 29.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.3 seconds. CPU system time: 2.6 seconds. Elapsed time: 29.79 seconds; current allocated memory: 121.605 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:19:20 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.43 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.59 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.12 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.65 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.66 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.49 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.51 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.21 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.12 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.22 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.98 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:24:36 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.29 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.69 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.69 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.49 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.52 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.9 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 2.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.09 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.91 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:29:49 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.28 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.12 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.55 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.5 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.52 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.08 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.04 seconds. CPU system time: 0.92 seconds. Elapsed time: 3.08 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.57 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:34:38 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.42 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.51 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.59 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.13 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.58 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.62 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.62 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.5 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.52 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.06 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.05 seconds. CPU system time: 0.9 seconds. Elapsed time: 3.07 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.84 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:39:57 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.15 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.3 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.12 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.198 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.01 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.01 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; error code: 1; 0.49 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
ERROR: [HLS 214-157] Top function not found: there is no function named 'sparse_matrix_multiply_HLS'
INFO-FLOW: {error: Top function not found: there is no function named 'sparse_matrix_multiply_HLS'}
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.51 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 30)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 19)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 3.25 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 3.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.99 seconds. CPU system time: 0.77 seconds. Elapsed time: 3.26 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.71 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:44:52 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.11 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.19 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.27 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.34 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.76 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.52 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.7 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.28 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.37 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.6 seconds. CPU system time: 1.4 seconds. Elapsed time: 20.19 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.88 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.77 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.39 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.5 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.39 sec.
Command       elaborate done; 24.12 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
Command         create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 4.47 sec.
Command     csynth_design done; 28.65 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.7 seconds. CPU system time: 2.32 seconds. Elapsed time: 28.65 seconds; current allocated memory: 121.641 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:48:44 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.27 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.41 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.71 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.56 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.96 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.3 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.37 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.66 seconds. CPU system time: 1.22 seconds. Elapsed time: 20.02 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.39 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.37 sec.
Command       elaborate done; 23.53 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.8 sec.
Command     csynth_design done; 27.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.73 seconds. CPU system time: 2.01 seconds. Elapsed time: 27.4 seconds; current allocated memory: 121.609 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 14:52:47 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.24 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.4 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.42 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.77 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.5 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.57 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.38 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.48 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.87 seconds. CPU system time: 1.47 seconds. Elapsed time: 20.58 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.82 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.82 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.72 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.36 sec.
Command       elaborate done; 24.34 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.84 sec.
Command     csynth_design done; 28.27 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.22 seconds. CPU system time: 2.4 seconds. Elapsed time: 28.27 seconds; current allocated memory: 121.594 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 15:11:36 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.57 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.69 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.79 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.78 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.55 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.44 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.93 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.06 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.83 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.84 seconds. CPU system time: 1.62 seconds. Elapsed time: 25.24 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.3 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.77 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.35 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.4 sec.
Command       elaborate done; 29.52 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Command         ap_source done; 0.12 sec.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 4.12 sec.
Command     csynth_design done; 33.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.31 seconds. CPU system time: 2.57 seconds. Elapsed time: 33.73 seconds; current allocated memory: 121.594 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1 opened at Thu May 15 15:30:49 UTC 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu55c-fsvh2892-2L-e 
Execute         create_platform xcu55c-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/new/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/new/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
Command         create_platform done; 2.67 sec.
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.9 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
Execute       create_platform xcu55c-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.12 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp as C++
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.cpp.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top sparse_matrix_multiply_HLS -name=sparse_matrix_multiply_HLS 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.97 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/.systemc_flag -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/all.directive.json -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.88 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.76 sec.
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.18 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.1 sec.
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.6 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.17 seconds. CPU system time: 1.64 seconds. Elapsed time: 22.53 seconds; current allocated memory: 1.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_fast.g.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.8 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.8 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -reflow-float-conversion -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.68 sec.
Execute         run_link_or_opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/new/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sparse_matrix_multiply_HLS -mllvm -hls-db-dir -mllvm /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu55c-fsvh2892-2L-e > /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.37 sec.
INFO: [HLS 214-241] Aggregating bram variable 'C' with compact=bit mode in 16-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.76 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sparse_matrix_multiply_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.0.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.214 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.g.1.bc to /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) in function 'sparse_matrix_multiply_HLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_11' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77) in function 'sparse_matrix_multiply_HLS' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.2.bc -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_66_9'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66:39) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_60_8'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50:31) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60:35) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:57:31) in function 'sparse_matrix_multiply_HLS' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76:32) in function 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_ptr_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_A.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:34:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_column_indices_A' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:35:35)
INFO: [HLS 200-472] Inferring partial write operation for 'local_col_ptr_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_values_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45:20)
INFO: [HLS 200-472] Inferring partial write operation for 'local_row_indices_B' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52:25)
INFO: [HLS 200-472] Inferring partial write operation for 'accum.V' 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.301 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.37 sec.
Command       elaborate done; 26.26 sec.
Execute       ap_eval exec zip -j /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
Execute         ap_set_top_model sparse_matrix_multiply_HLS 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         preproc_iomode -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Configuring Module : sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         apply_spec_resource_limit sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for preprocess: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 ...
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO-FLOW: Preprocessing Module: sparse_matrix_multiply_HLS ...
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         cdfg_preprocess -model sparse_matrix_multiply_HLS 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for synthesis: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.301 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_50_5_VITIS_LOOP_51_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_9'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' (loop 'VITIS_LOOP_66_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('accum_V_addr_write_ln818') of variable 'trunc_ln2' on array 'accum_V' and 'load' operation ('accum_V_load') on array 'accum_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_66_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         schedule -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_10_VITIS_LOOP_77_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
Execute         set_default_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         bind -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         schedule -model sparse_matrix_multiply_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling sparse_matrix_multiply_HLS.
Execute         set_default_model sparse_matrix_multiply_HLS 
Execute         bind -model sparse_matrix_multiply_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.304 GB.
Execute         syn_report -verbosereport -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.bind.adb -f 
INFO-FLOW: Finish binding sparse_matrix_multiply_HLS.
Execute         get_model_list sparse_matrix_multiply_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         rtl_gen_preprocess sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.304 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.306 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9' pipeline 'VITIS_LOOP_66_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.307 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -top_prefix sparse_matrix_multiply_HLS_ -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline 'VITIS_LOOP_76_10_VITIS_LOOP_77_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.308 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         gen_rtl sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.adb 
Execute         db_write -model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sparse_matrix_multiply_HLS -top_prefix  -sub_prefix sparse_matrix_multiply_HLS_ -mg_file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.309 GB.
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vhdl -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/vhdl/sparse_matrix_multiply_HLS 
Execute         gen_rtl sparse_matrix_multiply_HLS -istop -style xilinx -f -lang vlog -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/verilog/sparse_matrix_multiply_HLS 
Execute         syn_report -csynth -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/sparse_matrix_multiply_HLS_csynth.xml 
Execute         syn_report -verbosereport -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model sparse_matrix_multiply_HLS -f -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.adb 
Execute         db_write -model sparse_matrix_multiply_HLS -bindview -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sparse_matrix_multiply_HLS -p /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS 
Execute         export_constraint_db -f -tool general -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         syn_report -designview -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.design.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -csynthDesign -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sparse_matrix_multiply_HLS -o /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.protoinst 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         sc_get_portdomain sparse_matrix_multiply_HLS 
INFO-FLOW: Model list for RTL component generation: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sparse_matrix_multiply_HLS] ... 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: Found component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: Append model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: Append model sparse_matrix_multiply_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
INFO-FLOW: To file: write model sparse_matrix_multiply_HLS
INFO-FLOW: Generating /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vhdl' dstVlogDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/vlog' tclDir='/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' expOnly='0'
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.compgen.tcl 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu55c-fsvh2892-2L-e -data info 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.compgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.313 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sparse_matrix_multiply_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
sparse_matrix_multiply_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.compgen.dataonly.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.tbgen.tcl 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu55c-fsvh2892-2L-e -data info -quiet 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/sparse_matrix_multiply_HLS.constraint.tcl 
Execute         sc_get_clocks sparse_matrix_multiply_HLS 
Execute         source /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sparse_matrix_multiply_HLS MODULE2INSTS {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268} INST2MODULE {sparse_matrix_multiply_HLS sparse_matrix_multiply_HLS grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9} INSTDATA {sparse_matrix_multiply_HLS {DEPTH 1 CHILDREN {grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 {DEPTH 2 CHILDREN {}} grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 {DEPTH 2 CHILDREN {}}} MODULEDATA {sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_81_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_127_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_92_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50_1 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_104_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_148_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_159_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_50_5_VITIS_LOOP_51_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln837_fu_174_p2 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE add_ln837 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_27ns_27_4_1_U16 SOURCE /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_198_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_111_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_123_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_167_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_178_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_76_10_VITIS_LOOP_77_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sparse_matrix_multiply_HLS {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_A_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:17 VARIABLE local_values_A_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_column_indices_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:18 VARIABLE local_column_indices_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_row_ptr_A_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:19 VARIABLE local_row_ptr_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_values_B_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:21 VARIABLE local_values_B_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_row_indices_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:22 VARIABLE local_row_indices_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME local_col_ptr_B_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:23 VARIABLE local_col_ptr_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME accum_V_U SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:25 VARIABLE accum_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_299_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_350_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_335_p2 SOURCE /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 18 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.317 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
Execute         syn_report -model sparse_matrix_multiply_HLS -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
Command       autosyn done; 3.93 sec.
Command     csynth_design done; 30.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.43 seconds. CPU system time: 2.76 seconds. Elapsed time: 30.28 seconds; current allocated memory: 121.613 MB.
Execute     cleanup_all 
