
17_TIMER_PWM_MODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002374  08002374  00012374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002390  08002390  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002390  08002390  00012390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002398  08002398  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002398  08002398  00012398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800239c  0800239c  0001239c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080023a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  080023ac  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  080023ac  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000067a4  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000137e  00000000  00000000  0002681b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c0  00000000  00000000  00027ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005e0  00000000  00000000  00028360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012c4b  00000000  00000000  00028940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000088a3  00000000  00000000  0003b58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00075fab  00000000  00000000  00043e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001b8c  00000000  00000000  000b9ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000bb968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800235c 	.word	0x0800235c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800235c 	.word	0x0800235c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b092      	sub	sp, #72	; 0x48
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
uint8_t duty_cycle = 0;
 80004ae:	2347      	movs	r3, #71	; 0x47
 80004b0:	18fb      	adds	r3, r7, r3
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004b6:	f000 f9bd 	bl	8000834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ba:	f000 f817 	bl	80004ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004be:	f000 f8f1 	bl	80006a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004c2:	f000 f86f 	bl	80005a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  TIM_HandleTypeDef htim2;
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2100      	movs	r1, #0
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 fa86 	bl	80019dc <HAL_TIM_PWM_Start>
//	 	  	            HAL_Delay(10);
//	 	  	        }



		  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,(duty_cycle)*400 );
 80004d0:	2347      	movs	r3, #71	; 0x47
 80004d2:	18fb      	adds	r3, r7, r3
 80004d4:	781a      	ldrb	r2, [r3, #0]
 80004d6:	0013      	movs	r3, r2
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	189b      	adds	r3, r3, r2
 80004dc:	009a      	lsls	r2, r3, #2
 80004de:	189b      	adds	r3, r3, r2
 80004e0:	011b      	lsls	r3, r3, #4
 80004e2:	001a      	movs	r2, r3
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	635a      	str	r2, [r3, #52]	; 0x34
 80004ea:	e7f1      	b.n	80004d0 <main+0x28>

080004ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b095      	sub	sp, #84	; 0x54
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	2418      	movs	r4, #24
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	0018      	movs	r0, r3
 80004f8:	2338      	movs	r3, #56	; 0x38
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f001 ff01 	bl	8002304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	0018      	movs	r0, r3
 8000506:	2314      	movs	r3, #20
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f001 fefa 	bl	8002304 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000510:	4b22      	ldr	r3, [pc, #136]	; (800059c <SystemClock_Config+0xb0>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a22      	ldr	r2, [pc, #136]	; (80005a0 <SystemClock_Config+0xb4>)
 8000516:	401a      	ands	r2, r3
 8000518:	4b20      	ldr	r3, [pc, #128]	; (800059c <SystemClock_Config+0xb0>)
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0109      	lsls	r1, r1, #4
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2202      	movs	r2, #2
 8000528:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2210      	movs	r2, #16
 8000534:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2202      	movs	r2, #2
 800053a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2200      	movs	r2, #0
 8000540:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2200      	movs	r2, #0
 8000546:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2280      	movs	r2, #128	; 0x80
 800054c:	0412      	lsls	r2, r2, #16
 800054e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000550:	187b      	adds	r3, r7, r1
 8000552:	0018      	movs	r0, r3
 8000554:	f000 fc08 	bl	8000d68 <HAL_RCC_OscConfig>
 8000558:	1e03      	subs	r3, r0, #0
 800055a:	d001      	beq.n	8000560 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800055c:	f000 f8b8 	bl	80006d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	220f      	movs	r2, #15
 8000564:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2203      	movs	r2, #3
 800056a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	00d2      	lsls	r2, r2, #3
 800057e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2100      	movs	r1, #0
 8000584:	0018      	movs	r0, r3
 8000586:	f000 ffb3 	bl	80014f0 <HAL_RCC_ClockConfig>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800058e:	f000 f89f 	bl	80006d0 <Error_Handler>
  }
}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b015      	add	sp, #84	; 0x54
 8000598:	bd90      	pop	{r4, r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	40007000 	.word	0x40007000
 80005a0:	ffffe7ff 	.word	0xffffe7ff

080005a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	; 0x28
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005aa:	2318      	movs	r3, #24
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	0018      	movs	r0, r3
 80005b0:	2310      	movs	r3, #16
 80005b2:	001a      	movs	r2, r3
 80005b4:	2100      	movs	r1, #0
 80005b6:	f001 fea5 	bl	8002304 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ba:	2310      	movs	r3, #16
 80005bc:	18fb      	adds	r3, r7, r3
 80005be:	0018      	movs	r0, r3
 80005c0:	2308      	movs	r3, #8
 80005c2:	001a      	movs	r2, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	f001 fe9d 	bl	8002304 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005ca:	003b      	movs	r3, r7
 80005cc:	0018      	movs	r0, r3
 80005ce:	2310      	movs	r3, #16
 80005d0:	001a      	movs	r2, r3
 80005d2:	2100      	movs	r1, #0
 80005d4:	f001 fe96 	bl	8002304 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d8:	4b30      	ldr	r3, [pc, #192]	; (800069c <MX_TIM2_Init+0xf8>)
 80005da:	2280      	movs	r2, #128	; 0x80
 80005dc:	05d2      	lsls	r2, r2, #23
 80005de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80005e0:	4b2e      	ldr	r3, [pc, #184]	; (800069c <MX_TIM2_Init+0xf8>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e6:	4b2d      	ldr	r3, [pc, #180]	; (800069c <MX_TIM2_Init+0xf8>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15999;
 80005ec:	4b2b      	ldr	r3, [pc, #172]	; (800069c <MX_TIM2_Init+0xf8>)
 80005ee:	4a2c      	ldr	r2, [pc, #176]	; (80006a0 <MX_TIM2_Init+0xfc>)
 80005f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f2:	4b2a      	ldr	r3, [pc, #168]	; (800069c <MX_TIM2_Init+0xf8>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f8:	4b28      	ldr	r3, [pc, #160]	; (800069c <MX_TIM2_Init+0xf8>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005fe:	4b27      	ldr	r3, [pc, #156]	; (800069c <MX_TIM2_Init+0xf8>)
 8000600:	0018      	movs	r0, r3
 8000602:	f001 f963 	bl	80018cc <HAL_TIM_Base_Init>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800060a:	f000 f861 	bl	80006d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800060e:	2118      	movs	r1, #24
 8000610:	187b      	adds	r3, r7, r1
 8000612:	2280      	movs	r2, #128	; 0x80
 8000614:	0152      	lsls	r2, r2, #5
 8000616:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000618:	187a      	adds	r2, r7, r1
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <MX_TIM2_Init+0xf8>)
 800061c:	0011      	movs	r1, r2
 800061e:	0018      	movs	r0, r3
 8000620:	f001 fb2e 	bl	8001c80 <HAL_TIM_ConfigClockSource>
 8000624:	1e03      	subs	r3, r0, #0
 8000626:	d001      	beq.n	800062c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000628:	f000 f852 	bl	80006d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800062c:	4b1b      	ldr	r3, [pc, #108]	; (800069c <MX_TIM2_Init+0xf8>)
 800062e:	0018      	movs	r0, r3
 8000630:	f001 f98c 	bl	800194c <HAL_TIM_PWM_Init>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d001      	beq.n	800063c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000638:	f000 f84a 	bl	80006d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800063c:	2110      	movs	r1, #16
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000644:	187b      	adds	r3, r7, r1
 8000646:	2200      	movs	r2, #0
 8000648:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800064a:	187a      	adds	r2, r7, r1
 800064c:	4b13      	ldr	r3, [pc, #76]	; (800069c <MX_TIM2_Init+0xf8>)
 800064e:	0011      	movs	r1, r2
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fdff 	bl	8002254 <HAL_TIMEx_MasterConfigSynchronization>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800065a:	f000 f839 	bl	80006d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800065e:	003b      	movs	r3, r7
 8000660:	2260      	movs	r2, #96	; 0x60
 8000662:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000664:	003b      	movs	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800066a:	003b      	movs	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000670:	003b      	movs	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000676:	0039      	movs	r1, r7
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_TIM2_Init+0xf8>)
 800067a:	2200      	movs	r2, #0
 800067c:	0018      	movs	r0, r3
 800067e:	f001 fa39 	bl	8001af4 <HAL_TIM_PWM_ConfigChannel>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000686:	f000 f823 	bl	80006d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800068a:	4b04      	ldr	r3, [pc, #16]	; (800069c <MX_TIM2_Init+0xf8>)
 800068c:	0018      	movs	r0, r3
 800068e:	f000 f84f 	bl	8000730 <HAL_TIM_MspPostInit>

}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	b00a      	add	sp, #40	; 0x28
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	20000028 	.word	0x20000028
 80006a0:	00003e7f 	.word	0x00003e7f

080006a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b08      	ldr	r3, [pc, #32]	; (80006cc <MX_GPIO_Init+0x28>)
 80006ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ae:	4b07      	ldr	r3, [pc, #28]	; (80006cc <MX_GPIO_Init+0x28>)
 80006b0:	2101      	movs	r1, #1
 80006b2:	430a      	orrs	r2, r1
 80006b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <MX_GPIO_Init+0x28>)
 80006b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ba:	2201      	movs	r2, #1
 80006bc:	4013      	ands	r3, r2
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b002      	add	sp, #8
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000

080006d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d4:	b672      	cpsid	i
}
 80006d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <Error_Handler+0x8>
	...

080006dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e0:	4b07      	ldr	r3, [pc, #28]	; (8000700 <HAL_MspInit+0x24>)
 80006e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_MspInit+0x24>)
 80006e6:	2101      	movs	r1, #1
 80006e8:	430a      	orrs	r2, r1
 80006ea:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <HAL_MspInit+0x24>)
 80006ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006f0:	4b03      	ldr	r3, [pc, #12]	; (8000700 <HAL_MspInit+0x24>)
 80006f2:	2180      	movs	r1, #128	; 0x80
 80006f4:	0549      	lsls	r1, r1, #21
 80006f6:	430a      	orrs	r2, r1
 80006f8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40021000 	.word	0x40021000

08000704 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	05db      	lsls	r3, r3, #23
 8000714:	429a      	cmp	r2, r3
 8000716:	d105      	bne.n	8000724 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000718:	4b04      	ldr	r3, [pc, #16]	; (800072c <HAL_TIM_Base_MspInit+0x28>)
 800071a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <HAL_TIM_Base_MspInit+0x28>)
 800071e:	2101      	movs	r1, #1
 8000720:	430a      	orrs	r2, r1
 8000722:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000724:	46c0      	nop			; (mov r8, r8)
 8000726:	46bd      	mov	sp, r7
 8000728:	b002      	add	sp, #8
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000

08000730 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	240c      	movs	r4, #12
 800073a:	193b      	adds	r3, r7, r4
 800073c:	0018      	movs	r0, r3
 800073e:	2314      	movs	r3, #20
 8000740:	001a      	movs	r2, r3
 8000742:	2100      	movs	r1, #0
 8000744:	f001 fdde 	bl	8002304 <memset>
  if(htim->Instance==TIM2)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	05db      	lsls	r3, r3, #23
 8000750:	429a      	cmp	r2, r3
 8000752:	d122      	bne.n	800079a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000754:	4b13      	ldr	r3, [pc, #76]	; (80007a4 <HAL_TIM_MspPostInit+0x74>)
 8000756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_TIM_MspPostInit+0x74>)
 800075a:	2101      	movs	r1, #1
 800075c:	430a      	orrs	r2, r1
 800075e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000760:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <HAL_TIM_MspPostInit+0x74>)
 8000762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000764:	2201      	movs	r2, #1
 8000766:	4013      	ands	r3, r2
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = BSP_TIM2_CH1_Pin;
 800076c:	0021      	movs	r1, r4
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2220      	movs	r2, #32
 8000772:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2202      	movs	r2, #2
 8000778:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2205      	movs	r2, #5
 800078a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BSP_TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 800078c:	187a      	adds	r2, r7, r1
 800078e:	23a0      	movs	r3, #160	; 0xa0
 8000790:	05db      	lsls	r3, r3, #23
 8000792:	0011      	movs	r1, r2
 8000794:	0018      	movs	r0, r3
 8000796:	f000 f971 	bl	8000a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b009      	add	sp, #36	; 0x24
 80007a0:	bd90      	pop	{r4, r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	40021000 	.word	0x40021000

080007a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007ac:	e7fe      	b.n	80007ac <NMI_Handler+0x4>

080007ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007b2:	e7fe      	b.n	80007b2 <HardFault_Handler+0x4>

080007b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}

080007be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007cc:	f000 f886 	bl	80008dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80007e0:	480d      	ldr	r0, [pc, #52]	; (8000818 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007e4:	f7ff fff7 	bl	80007d6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e8:	480c      	ldr	r0, [pc, #48]	; (800081c <LoopForever+0x6>)
  ldr r1, =_edata
 80007ea:	490d      	ldr	r1, [pc, #52]	; (8000820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007ec:	4a0d      	ldr	r2, [pc, #52]	; (8000824 <LoopForever+0xe>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007f0:	e002      	b.n	80007f8 <LoopCopyDataInit>

080007f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007f6:	3304      	adds	r3, #4

080007f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007fc:	d3f9      	bcc.n	80007f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007fe:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000800:	4c0a      	ldr	r4, [pc, #40]	; (800082c <LoopForever+0x16>)
  movs r3, #0
 8000802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000804:	e001      	b.n	800080a <LoopFillZerobss>

08000806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000808:	3204      	adds	r2, #4

0800080a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800080a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800080c:	d3fb      	bcc.n	8000806 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800080e:	f001 fd81 	bl	8002314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000812:	f7ff fe49 	bl	80004a8 <main>

08000816 <LoopForever>:

LoopForever:
    b LoopForever
 8000816:	e7fe      	b.n	8000816 <LoopForever>
  ldr   r0, =_estack
 8000818:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800081c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000820:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000824:	080023a0 	.word	0x080023a0
  ldr r2, =_sbss
 8000828:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800082c:	2000006c 	.word	0x2000006c

08000830 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000830:	e7fe      	b.n	8000830 <ADC1_COMP_IRQHandler>
	...

08000834 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800083a:	1dfb      	adds	r3, r7, #7
 800083c:	2200      	movs	r2, #0
 800083e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <HAL_Init+0x3c>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <HAL_Init+0x3c>)
 8000846:	2140      	movs	r1, #64	; 0x40
 8000848:	430a      	orrs	r2, r1
 800084a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800084c:	2000      	movs	r0, #0
 800084e:	f000 f811 	bl	8000874 <HAL_InitTick>
 8000852:	1e03      	subs	r3, r0, #0
 8000854:	d003      	beq.n	800085e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	2201      	movs	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	e001      	b.n	8000862 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800085e:	f7ff ff3d 	bl	80006dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000862:	1dfb      	adds	r3, r7, #7
 8000864:	781b      	ldrb	r3, [r3, #0]
}
 8000866:	0018      	movs	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	b002      	add	sp, #8
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	40022000 	.word	0x40022000

08000874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800087c:	4b14      	ldr	r3, [pc, #80]	; (80008d0 <HAL_InitTick+0x5c>)
 800087e:	681c      	ldr	r4, [r3, #0]
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <HAL_InitTick+0x60>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	0019      	movs	r1, r3
 8000886:	23fa      	movs	r3, #250	; 0xfa
 8000888:	0098      	lsls	r0, r3, #2
 800088a:	f7ff fc3d 	bl	8000108 <__udivsi3>
 800088e:	0003      	movs	r3, r0
 8000890:	0019      	movs	r1, r3
 8000892:	0020      	movs	r0, r4
 8000894:	f7ff fc38 	bl	8000108 <__udivsi3>
 8000898:	0003      	movs	r3, r0
 800089a:	0018      	movs	r0, r3
 800089c:	f000 f8e1 	bl	8000a62 <HAL_SYSTICK_Config>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008a4:	2301      	movs	r3, #1
 80008a6:	e00f      	b.n	80008c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b03      	cmp	r3, #3
 80008ac:	d80b      	bhi.n	80008c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008ae:	6879      	ldr	r1, [r7, #4]
 80008b0:	2301      	movs	r3, #1
 80008b2:	425b      	negs	r3, r3
 80008b4:	2200      	movs	r2, #0
 80008b6:	0018      	movs	r0, r3
 80008b8:	f000 f8be 	bl	8000a38 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008bc:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <HAL_InitTick+0x64>)
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008c2:	2300      	movs	r3, #0
 80008c4:	e000      	b.n	80008c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
}
 80008c8:	0018      	movs	r0, r3
 80008ca:	46bd      	mov	sp, r7
 80008cc:	b003      	add	sp, #12
 80008ce:	bd90      	pop	{r4, r7, pc}
 80008d0:	20000000 	.word	0x20000000
 80008d4:	20000008 	.word	0x20000008
 80008d8:	20000004 	.word	0x20000004

080008dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <HAL_IncTick+0x1c>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	001a      	movs	r2, r3
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <HAL_IncTick+0x20>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	18d2      	adds	r2, r2, r3
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <HAL_IncTick+0x20>)
 80008ee:	601a      	str	r2, [r3, #0]
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	20000008 	.word	0x20000008
 80008fc:	20000068 	.word	0x20000068

08000900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  return uwTick;
 8000904:	4b02      	ldr	r3, [pc, #8]	; (8000910 <HAL_GetTick+0x10>)
 8000906:	681b      	ldr	r3, [r3, #0]
}
 8000908:	0018      	movs	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	20000068 	.word	0x20000068

08000914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	0002      	movs	r2, r0
 800091c:	6039      	str	r1, [r7, #0]
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b7f      	cmp	r3, #127	; 0x7f
 8000928:	d828      	bhi.n	800097c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800092a:	4a2f      	ldr	r2, [pc, #188]	; (80009e8 <__NVIC_SetPriority+0xd4>)
 800092c:	1dfb      	adds	r3, r7, #7
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b25b      	sxtb	r3, r3
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	33c0      	adds	r3, #192	; 0xc0
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	589b      	ldr	r3, [r3, r2]
 800093a:	1dfa      	adds	r2, r7, #7
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	0011      	movs	r1, r2
 8000940:	2203      	movs	r2, #3
 8000942:	400a      	ands	r2, r1
 8000944:	00d2      	lsls	r2, r2, #3
 8000946:	21ff      	movs	r1, #255	; 0xff
 8000948:	4091      	lsls	r1, r2
 800094a:	000a      	movs	r2, r1
 800094c:	43d2      	mvns	r2, r2
 800094e:	401a      	ands	r2, r3
 8000950:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	019b      	lsls	r3, r3, #6
 8000956:	22ff      	movs	r2, #255	; 0xff
 8000958:	401a      	ands	r2, r3
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	0018      	movs	r0, r3
 8000960:	2303      	movs	r3, #3
 8000962:	4003      	ands	r3, r0
 8000964:	00db      	lsls	r3, r3, #3
 8000966:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000968:	481f      	ldr	r0, [pc, #124]	; (80009e8 <__NVIC_SetPriority+0xd4>)
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b25b      	sxtb	r3, r3
 8000970:	089b      	lsrs	r3, r3, #2
 8000972:	430a      	orrs	r2, r1
 8000974:	33c0      	adds	r3, #192	; 0xc0
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800097a:	e031      	b.n	80009e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097c:	4a1b      	ldr	r2, [pc, #108]	; (80009ec <__NVIC_SetPriority+0xd8>)
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	0019      	movs	r1, r3
 8000984:	230f      	movs	r3, #15
 8000986:	400b      	ands	r3, r1
 8000988:	3b08      	subs	r3, #8
 800098a:	089b      	lsrs	r3, r3, #2
 800098c:	3306      	adds	r3, #6
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	18d3      	adds	r3, r2, r3
 8000992:	3304      	adds	r3, #4
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	1dfa      	adds	r2, r7, #7
 8000998:	7812      	ldrb	r2, [r2, #0]
 800099a:	0011      	movs	r1, r2
 800099c:	2203      	movs	r2, #3
 800099e:	400a      	ands	r2, r1
 80009a0:	00d2      	lsls	r2, r2, #3
 80009a2:	21ff      	movs	r1, #255	; 0xff
 80009a4:	4091      	lsls	r1, r2
 80009a6:	000a      	movs	r2, r1
 80009a8:	43d2      	mvns	r2, r2
 80009aa:	401a      	ands	r2, r3
 80009ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	019b      	lsls	r3, r3, #6
 80009b2:	22ff      	movs	r2, #255	; 0xff
 80009b4:	401a      	ands	r2, r3
 80009b6:	1dfb      	adds	r3, r7, #7
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	0018      	movs	r0, r3
 80009bc:	2303      	movs	r3, #3
 80009be:	4003      	ands	r3, r0
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009c4:	4809      	ldr	r0, [pc, #36]	; (80009ec <__NVIC_SetPriority+0xd8>)
 80009c6:	1dfb      	adds	r3, r7, #7
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	001c      	movs	r4, r3
 80009cc:	230f      	movs	r3, #15
 80009ce:	4023      	ands	r3, r4
 80009d0:	3b08      	subs	r3, #8
 80009d2:	089b      	lsrs	r3, r3, #2
 80009d4:	430a      	orrs	r2, r1
 80009d6:	3306      	adds	r3, #6
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	18c3      	adds	r3, r0, r3
 80009dc:	3304      	adds	r3, #4
 80009de:	601a      	str	r2, [r3, #0]
}
 80009e0:	46c0      	nop			; (mov r8, r8)
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b003      	add	sp, #12
 80009e6:	bd90      	pop	{r4, r7, pc}
 80009e8:	e000e100 	.word	0xe000e100
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	1e5a      	subs	r2, r3, #1
 80009fc:	2380      	movs	r3, #128	; 0x80
 80009fe:	045b      	lsls	r3, r3, #17
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d301      	bcc.n	8000a08 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a04:	2301      	movs	r3, #1
 8000a06:	e010      	b.n	8000a2a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a08:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <SysTick_Config+0x44>)
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	3a01      	subs	r2, #1
 8000a0e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a10:	2301      	movs	r3, #1
 8000a12:	425b      	negs	r3, r3
 8000a14:	2103      	movs	r1, #3
 8000a16:	0018      	movs	r0, r3
 8000a18:	f7ff ff7c 	bl	8000914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a1c:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <SysTick_Config+0x44>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SysTick_Config+0x44>)
 8000a24:	2207      	movs	r2, #7
 8000a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b002      	add	sp, #8
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	e000e010 	.word	0xe000e010

08000a38 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
 8000a42:	210f      	movs	r1, #15
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	1c02      	adds	r2, r0, #0
 8000a48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	b25b      	sxtb	r3, r3
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f7ff ff5d 	bl	8000914 <__NVIC_SetPriority>
}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b004      	add	sp, #16
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b082      	sub	sp, #8
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f7ff ffbf 	bl	80009f0 <SysTick_Config>
 8000a72:	0003      	movs	r3, r0
}
 8000a74:	0018      	movs	r0, r3
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b002      	add	sp, #8
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a92:	e14f      	b.n	8000d34 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2101      	movs	r1, #1
 8000a9a:	697a      	ldr	r2, [r7, #20]
 8000a9c:	4091      	lsls	r1, r2
 8000a9e:	000a      	movs	r2, r1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d100      	bne.n	8000aac <HAL_GPIO_Init+0x30>
 8000aaa:	e140      	b.n	8000d2e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d005      	beq.n	8000ac4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	2203      	movs	r2, #3
 8000abe:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d130      	bne.n	8000b26 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	2203      	movs	r2, #3
 8000ad0:	409a      	lsls	r2, r3
 8000ad2:	0013      	movs	r3, r2
 8000ad4:	43da      	mvns	r2, r3
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	4013      	ands	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	68da      	ldr	r2, [r3, #12]
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	005b      	lsls	r3, r3, #1
 8000ae4:	409a      	lsls	r2, r3
 8000ae6:	0013      	movs	r3, r2
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000afa:	2201      	movs	r2, #1
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	409a      	lsls	r2, r3
 8000b00:	0013      	movs	r3, r2
 8000b02:	43da      	mvns	r2, r3
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	4013      	ands	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	091b      	lsrs	r3, r3, #4
 8000b10:	2201      	movs	r2, #1
 8000b12:	401a      	ands	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	d017      	beq.n	8000b62 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	68db      	ldr	r3, [r3, #12]
 8000b36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	409a      	lsls	r2, r3
 8000b40:	0013      	movs	r3, r2
 8000b42:	43da      	mvns	r2, r3
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	689a      	ldr	r2, [r3, #8]
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	409a      	lsls	r2, r3
 8000b54:	0013      	movs	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2203      	movs	r2, #3
 8000b68:	4013      	ands	r3, r2
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	d123      	bne.n	8000bb6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	08da      	lsrs	r2, r3, #3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3208      	adds	r2, #8
 8000b76:	0092      	lsls	r2, r2, #2
 8000b78:	58d3      	ldr	r3, [r2, r3]
 8000b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	2207      	movs	r2, #7
 8000b80:	4013      	ands	r3, r2
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	220f      	movs	r2, #15
 8000b86:	409a      	lsls	r2, r3
 8000b88:	0013      	movs	r3, r2
 8000b8a:	43da      	mvns	r2, r3
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	691a      	ldr	r2, [r3, #16]
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	2107      	movs	r1, #7
 8000b9a:	400b      	ands	r3, r1
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	0013      	movs	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	08da      	lsrs	r2, r3, #3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	3208      	adds	r2, #8
 8000bb0:	0092      	lsls	r2, r2, #2
 8000bb2:	6939      	ldr	r1, [r7, #16]
 8000bb4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	409a      	lsls	r2, r3
 8000bc4:	0013      	movs	r3, r2
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2203      	movs	r2, #3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	409a      	lsls	r2, r3
 8000bdc:	0013      	movs	r3, r2
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	685a      	ldr	r2, [r3, #4]
 8000bee:	23c0      	movs	r3, #192	; 0xc0
 8000bf0:	029b      	lsls	r3, r3, #10
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	d100      	bne.n	8000bf8 <HAL_GPIO_Init+0x17c>
 8000bf6:	e09a      	b.n	8000d2e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bf8:	4b54      	ldr	r3, [pc, #336]	; (8000d4c <HAL_GPIO_Init+0x2d0>)
 8000bfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bfc:	4b53      	ldr	r3, [pc, #332]	; (8000d4c <HAL_GPIO_Init+0x2d0>)
 8000bfe:	2101      	movs	r1, #1
 8000c00:	430a      	orrs	r2, r1
 8000c02:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c04:	4a52      	ldr	r2, [pc, #328]	; (8000d50 <HAL_GPIO_Init+0x2d4>)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	089b      	lsrs	r3, r3, #2
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	589b      	ldr	r3, [r3, r2]
 8000c10:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	2203      	movs	r2, #3
 8000c16:	4013      	ands	r3, r2
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	409a      	lsls	r2, r3
 8000c1e:	0013      	movs	r3, r2
 8000c20:	43da      	mvns	r2, r3
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	23a0      	movs	r3, #160	; 0xa0
 8000c2c:	05db      	lsls	r3, r3, #23
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d019      	beq.n	8000c66 <HAL_GPIO_Init+0x1ea>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a47      	ldr	r2, [pc, #284]	; (8000d54 <HAL_GPIO_Init+0x2d8>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d013      	beq.n	8000c62 <HAL_GPIO_Init+0x1e6>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a46      	ldr	r2, [pc, #280]	; (8000d58 <HAL_GPIO_Init+0x2dc>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d00d      	beq.n	8000c5e <HAL_GPIO_Init+0x1e2>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a45      	ldr	r2, [pc, #276]	; (8000d5c <HAL_GPIO_Init+0x2e0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d007      	beq.n	8000c5a <HAL_GPIO_Init+0x1de>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a44      	ldr	r2, [pc, #272]	; (8000d60 <HAL_GPIO_Init+0x2e4>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d101      	bne.n	8000c56 <HAL_GPIO_Init+0x1da>
 8000c52:	2305      	movs	r3, #5
 8000c54:	e008      	b.n	8000c68 <HAL_GPIO_Init+0x1ec>
 8000c56:	2306      	movs	r3, #6
 8000c58:	e006      	b.n	8000c68 <HAL_GPIO_Init+0x1ec>
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e004      	b.n	8000c68 <HAL_GPIO_Init+0x1ec>
 8000c5e:	2302      	movs	r3, #2
 8000c60:	e002      	b.n	8000c68 <HAL_GPIO_Init+0x1ec>
 8000c62:	2301      	movs	r3, #1
 8000c64:	e000      	b.n	8000c68 <HAL_GPIO_Init+0x1ec>
 8000c66:	2300      	movs	r3, #0
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	2103      	movs	r1, #3
 8000c6c:	400a      	ands	r2, r1
 8000c6e:	0092      	lsls	r2, r2, #2
 8000c70:	4093      	lsls	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c78:	4935      	ldr	r1, [pc, #212]	; (8000d50 <HAL_GPIO_Init+0x2d4>)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	089b      	lsrs	r3, r3, #2
 8000c7e:	3302      	adds	r3, #2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c86:	4b37      	ldr	r3, [pc, #220]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	2380      	movs	r3, #128	; 0x80
 8000c9c:	035b      	lsls	r3, r3, #13
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	d003      	beq.n	8000caa <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000caa:	4b2e      	ldr	r3, [pc, #184]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cb0:	4b2c      	ldr	r3, [pc, #176]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43da      	mvns	r2, r3
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	039b      	lsls	r3, r3, #14
 8000cc8:	4013      	ands	r3, r2
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cd4:	4b23      	ldr	r3, [pc, #140]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000cda:	4b22      	ldr	r3, [pc, #136]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685a      	ldr	r2, [r3, #4]
 8000cee:	2380      	movs	r3, #128	; 0x80
 8000cf0:	029b      	lsls	r3, r3, #10
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	d003      	beq.n	8000cfe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cfe:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d04:	4b17      	ldr	r3, [pc, #92]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	43da      	mvns	r2, r3
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	4013      	ands	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	025b      	lsls	r3, r3, #9
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	d003      	beq.n	8000d28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d28:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <HAL_GPIO_Init+0x2e8>)
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3301      	adds	r3, #1
 8000d32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	40da      	lsrs	r2, r3
 8000d3c:	1e13      	subs	r3, r2, #0
 8000d3e:	d000      	beq.n	8000d42 <HAL_GPIO_Init+0x2c6>
 8000d40:	e6a8      	b.n	8000a94 <HAL_GPIO_Init+0x18>
  }
}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b006      	add	sp, #24
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	40010000 	.word	0x40010000
 8000d54:	50000400 	.word	0x50000400
 8000d58:	50000800 	.word	0x50000800
 8000d5c:	50000c00 	.word	0x50000c00
 8000d60:	50001c00 	.word	0x50001c00
 8000d64:	40010400 	.word	0x40010400

08000d68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d68:	b5b0      	push	{r4, r5, r7, lr}
 8000d6a:	b08a      	sub	sp, #40	; 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d102      	bne.n	8000d7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	f000 fbaf 	bl	80014da <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d7c:	4bcf      	ldr	r3, [pc, #828]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	220c      	movs	r2, #12
 8000d82:	4013      	ands	r3, r2
 8000d84:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d86:	4bcd      	ldr	r3, [pc, #820]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000d88:	68da      	ldr	r2, [r3, #12]
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	025b      	lsls	r3, r3, #9
 8000d8e:	4013      	ands	r3, r2
 8000d90:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2201      	movs	r2, #1
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d100      	bne.n	8000d9e <HAL_RCC_OscConfig+0x36>
 8000d9c:	e07e      	b.n	8000e9c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d9e:	6a3b      	ldr	r3, [r7, #32]
 8000da0:	2b08      	cmp	r3, #8
 8000da2:	d007      	beq.n	8000db4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000da4:	6a3b      	ldr	r3, [r7, #32]
 8000da6:	2b0c      	cmp	r3, #12
 8000da8:	d112      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x68>
 8000daa:	69fa      	ldr	r2, [r7, #28]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	025b      	lsls	r3, r3, #9
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d10d      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db4:	4bc1      	ldr	r3, [pc, #772]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	2380      	movs	r3, #128	; 0x80
 8000dba:	029b      	lsls	r3, r3, #10
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d100      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x5a>
 8000dc0:	e06b      	b.n	8000e9a <HAL_RCC_OscConfig+0x132>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d167      	bne.n	8000e9a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	f000 fb85 	bl	80014da <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685a      	ldr	r2, [r3, #4]
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	025b      	lsls	r3, r3, #9
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d107      	bne.n	8000dec <HAL_RCC_OscConfig+0x84>
 8000ddc:	4bb7      	ldr	r3, [pc, #732]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4bb6      	ldr	r3, [pc, #728]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000de2:	2180      	movs	r1, #128	; 0x80
 8000de4:	0249      	lsls	r1, r1, #9
 8000de6:	430a      	orrs	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	e027      	b.n	8000e3c <HAL_RCC_OscConfig+0xd4>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685a      	ldr	r2, [r3, #4]
 8000df0:	23a0      	movs	r3, #160	; 0xa0
 8000df2:	02db      	lsls	r3, r3, #11
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d10e      	bne.n	8000e16 <HAL_RCC_OscConfig+0xae>
 8000df8:	4bb0      	ldr	r3, [pc, #704]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	4baf      	ldr	r3, [pc, #700]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000dfe:	2180      	movs	r1, #128	; 0x80
 8000e00:	02c9      	lsls	r1, r1, #11
 8000e02:	430a      	orrs	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	4bad      	ldr	r3, [pc, #692]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4bac      	ldr	r3, [pc, #688]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e0c:	2180      	movs	r1, #128	; 0x80
 8000e0e:	0249      	lsls	r1, r1, #9
 8000e10:	430a      	orrs	r2, r1
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	e012      	b.n	8000e3c <HAL_RCC_OscConfig+0xd4>
 8000e16:	4ba9      	ldr	r3, [pc, #676]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	4ba8      	ldr	r3, [pc, #672]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e1c:	49a8      	ldr	r1, [pc, #672]	; (80010c0 <HAL_RCC_OscConfig+0x358>)
 8000e1e:	400a      	ands	r2, r1
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	4ba6      	ldr	r3, [pc, #664]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	025b      	lsls	r3, r3, #9
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	4ba2      	ldr	r3, [pc, #648]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4ba1      	ldr	r3, [pc, #644]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e36:	49a3      	ldr	r1, [pc, #652]	; (80010c4 <HAL_RCC_OscConfig+0x35c>)
 8000e38:	400a      	ands	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d015      	beq.n	8000e70 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e44:	f7ff fd5c 	bl	8000900 <HAL_GetTick>
 8000e48:	0003      	movs	r3, r0
 8000e4a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e4c:	e009      	b.n	8000e62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e4e:	f7ff fd57 	bl	8000900 <HAL_GetTick>
 8000e52:	0002      	movs	r2, r0
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b64      	cmp	r3, #100	; 0x64
 8000e5a:	d902      	bls.n	8000e62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	f000 fb3c 	bl	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e62:	4b96      	ldr	r3, [pc, #600]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	029b      	lsls	r3, r3, #10
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	d0ef      	beq.n	8000e4e <HAL_RCC_OscConfig+0xe6>
 8000e6e:	e015      	b.n	8000e9c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e70:	f7ff fd46 	bl	8000900 <HAL_GetTick>
 8000e74:	0003      	movs	r3, r0
 8000e76:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e78:	e008      	b.n	8000e8c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7a:	f7ff fd41 	bl	8000900 <HAL_GetTick>
 8000e7e:	0002      	movs	r2, r0
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	2b64      	cmp	r3, #100	; 0x64
 8000e86:	d901      	bls.n	8000e8c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e326      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e8c:	4b8b      	ldr	r3, [pc, #556]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	2380      	movs	r3, #128	; 0x80
 8000e92:	029b      	lsls	r3, r3, #10
 8000e94:	4013      	ands	r3, r2
 8000e96:	d1f0      	bne.n	8000e7a <HAL_RCC_OscConfig+0x112>
 8000e98:	e000      	b.n	8000e9c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2202      	movs	r2, #2
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d100      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x140>
 8000ea6:	e08b      	b.n	8000fc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eae:	6a3b      	ldr	r3, [r7, #32]
 8000eb0:	2b04      	cmp	r3, #4
 8000eb2:	d005      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000eb4:	6a3b      	ldr	r3, [r7, #32]
 8000eb6:	2b0c      	cmp	r3, #12
 8000eb8:	d13e      	bne.n	8000f38 <HAL_RCC_OscConfig+0x1d0>
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d13b      	bne.n	8000f38 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000ec0:	4b7e      	ldr	r3, [pc, #504]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d004      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x16c>
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e302      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ed4:	4b79      	ldr	r3, [pc, #484]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	4a7b      	ldr	r2, [pc, #492]	; (80010c8 <HAL_RCC_OscConfig+0x360>)
 8000eda:	4013      	ands	r3, r2
 8000edc:	0019      	movs	r1, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	691b      	ldr	r3, [r3, #16]
 8000ee2:	021a      	lsls	r2, r3, #8
 8000ee4:	4b75      	ldr	r3, [pc, #468]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000ee6:	430a      	orrs	r2, r1
 8000ee8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000eea:	4b74      	ldr	r3, [pc, #464]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2209      	movs	r2, #9
 8000ef0:	4393      	bics	r3, r2
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	4b71      	ldr	r3, [pc, #452]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000efc:	f000 fc40 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 8000f00:	0001      	movs	r1, r0
 8000f02:	4b6e      	ldr	r3, [pc, #440]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	091b      	lsrs	r3, r3, #4
 8000f08:	220f      	movs	r2, #15
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	4a6f      	ldr	r2, [pc, #444]	; (80010cc <HAL_RCC_OscConfig+0x364>)
 8000f0e:	5cd3      	ldrb	r3, [r2, r3]
 8000f10:	000a      	movs	r2, r1
 8000f12:	40da      	lsrs	r2, r3
 8000f14:	4b6e      	ldr	r3, [pc, #440]	; (80010d0 <HAL_RCC_OscConfig+0x368>)
 8000f16:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000f18:	4b6e      	ldr	r3, [pc, #440]	; (80010d4 <HAL_RCC_OscConfig+0x36c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2513      	movs	r5, #19
 8000f1e:	197c      	adds	r4, r7, r5
 8000f20:	0018      	movs	r0, r3
 8000f22:	f7ff fca7 	bl	8000874 <HAL_InitTick>
 8000f26:	0003      	movs	r3, r0
 8000f28:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000f2a:	197b      	adds	r3, r7, r5
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d046      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8000f32:	197b      	adds	r3, r7, r5
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	e2d0      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d027      	beq.n	8000f8e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f3e:	4b5f      	ldr	r3, [pc, #380]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2209      	movs	r2, #9
 8000f44:	4393      	bics	r3, r2
 8000f46:	0019      	movs	r1, r3
 8000f48:	4b5c      	ldr	r3, [pc, #368]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f50:	f7ff fcd6 	bl	8000900 <HAL_GetTick>
 8000f54:	0003      	movs	r3, r0
 8000f56:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f5a:	f7ff fcd1 	bl	8000900 <HAL_GetTick>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e2b6      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f6c:	4b53      	ldr	r3, [pc, #332]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2204      	movs	r2, #4
 8000f72:	4013      	ands	r3, r2
 8000f74:	d0f1      	beq.n	8000f5a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f76:	4b51      	ldr	r3, [pc, #324]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	4a53      	ldr	r2, [pc, #332]	; (80010c8 <HAL_RCC_OscConfig+0x360>)
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	0019      	movs	r1, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	021a      	lsls	r2, r3, #8
 8000f86:	4b4d      	ldr	r3, [pc, #308]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	e018      	b.n	8000fc0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8e:	4b4b      	ldr	r3, [pc, #300]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	4b4a      	ldr	r3, [pc, #296]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000f94:	2101      	movs	r1, #1
 8000f96:	438a      	bics	r2, r1
 8000f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fcb1 	bl	8000900 <HAL_GetTick>
 8000f9e:	0003      	movs	r3, r0
 8000fa0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa4:	f7ff fcac 	bl	8000900 <HAL_GetTick>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e291      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fb6:	4b41      	ldr	r3, [pc, #260]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2204      	movs	r2, #4
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d1f1      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2210      	movs	r2, #16
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d100      	bne.n	8000fcc <HAL_RCC_OscConfig+0x264>
 8000fca:	e0a1      	b.n	8001110 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fcc:	6a3b      	ldr	r3, [r7, #32]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d140      	bne.n	8001054 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fd2:	4b3a      	ldr	r3, [pc, #232]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	2380      	movs	r3, #128	; 0x80
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d005      	beq.n	8000fea <HAL_RCC_OscConfig+0x282>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e277      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fea:	4b34      	ldr	r3, [pc, #208]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	4a3a      	ldr	r2, [pc, #232]	; (80010d8 <HAL_RCC_OscConfig+0x370>)
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	0019      	movs	r1, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff8:	4b30      	ldr	r3, [pc, #192]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ffe:	4b2f      	ldr	r3, [pc, #188]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	0a19      	lsrs	r1, r3, #8
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6a1b      	ldr	r3, [r3, #32]
 800100a:	061a      	lsls	r2, r3, #24
 800100c:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 800100e:	430a      	orrs	r2, r1
 8001010:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001016:	0b5b      	lsrs	r3, r3, #13
 8001018:	3301      	adds	r3, #1
 800101a:	2280      	movs	r2, #128	; 0x80
 800101c:	0212      	lsls	r2, r2, #8
 800101e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001020:	4b26      	ldr	r3, [pc, #152]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	210f      	movs	r1, #15
 8001028:	400b      	ands	r3, r1
 800102a:	4928      	ldr	r1, [pc, #160]	; (80010cc <HAL_RCC_OscConfig+0x364>)
 800102c:	5ccb      	ldrb	r3, [r1, r3]
 800102e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <HAL_RCC_OscConfig+0x368>)
 8001032:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001034:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <HAL_RCC_OscConfig+0x36c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2513      	movs	r5, #19
 800103a:	197c      	adds	r4, r7, r5
 800103c:	0018      	movs	r0, r3
 800103e:	f7ff fc19 	bl	8000874 <HAL_InitTick>
 8001042:	0003      	movs	r3, r0
 8001044:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001046:	197b      	adds	r3, r7, r5
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d060      	beq.n	8001110 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800104e:	197b      	adds	r3, r7, r5
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	e242      	b.n	80014da <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	69db      	ldr	r3, [r3, #28]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d03f      	beq.n	80010dc <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800105c:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b16      	ldr	r3, [pc, #88]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8001062:	2180      	movs	r1, #128	; 0x80
 8001064:	0049      	lsls	r1, r1, #1
 8001066:	430a      	orrs	r2, r1
 8001068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fc49 	bl	8000900 <HAL_GetTick>
 800106e:	0003      	movs	r3, r0
 8001070:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001072:	e008      	b.n	8001086 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001074:	f7ff fc44 	bl	8000900 <HAL_GetTick>
 8001078:	0002      	movs	r2, r0
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d901      	bls.n	8001086 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e229      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001086:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4013      	ands	r3, r2
 8001090:	d0f0      	beq.n	8001074 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	4a10      	ldr	r2, [pc, #64]	; (80010d8 <HAL_RCC_OscConfig+0x370>)
 8001098:	4013      	ands	r3, r2
 800109a:	0019      	movs	r1, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 80010a2:	430a      	orrs	r2, r1
 80010a4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010a6:	4b05      	ldr	r3, [pc, #20]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	0a19      	lsrs	r1, r3, #8
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	061a      	lsls	r2, r3, #24
 80010b4:	4b01      	ldr	r3, [pc, #4]	; (80010bc <HAL_RCC_OscConfig+0x354>)
 80010b6:	430a      	orrs	r2, r1
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	e029      	b.n	8001110 <HAL_RCC_OscConfig+0x3a8>
 80010bc:	40021000 	.word	0x40021000
 80010c0:	fffeffff 	.word	0xfffeffff
 80010c4:	fffbffff 	.word	0xfffbffff
 80010c8:	ffffe0ff 	.word	0xffffe0ff
 80010cc:	08002374 	.word	0x08002374
 80010d0:	20000000 	.word	0x20000000
 80010d4:	20000004 	.word	0x20000004
 80010d8:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010dc:	4bbd      	ldr	r3, [pc, #756]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4bbc      	ldr	r3, [pc, #752]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80010e2:	49bd      	ldr	r1, [pc, #756]	; (80013d8 <HAL_RCC_OscConfig+0x670>)
 80010e4:	400a      	ands	r2, r1
 80010e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e8:	f7ff fc0a 	bl	8000900 <HAL_GetTick>
 80010ec:	0003      	movs	r3, r0
 80010ee:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80010f0:	e008      	b.n	8001104 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010f2:	f7ff fc05 	bl	8000900 <HAL_GetTick>
 80010f6:	0002      	movs	r2, r0
 80010f8:	69bb      	ldr	r3, [r7, #24]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e1ea      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001104:	4bb3      	ldr	r3, [pc, #716]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4013      	ands	r3, r2
 800110e:	d1f0      	bne.n	80010f2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2208      	movs	r2, #8
 8001116:	4013      	ands	r3, r2
 8001118:	d036      	beq.n	8001188 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d019      	beq.n	8001156 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001122:	4bac      	ldr	r3, [pc, #688]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001124:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001126:	4bab      	ldr	r3, [pc, #684]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001128:	2101      	movs	r1, #1
 800112a:	430a      	orrs	r2, r1
 800112c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112e:	f7ff fbe7 	bl	8000900 <HAL_GetTick>
 8001132:	0003      	movs	r3, r0
 8001134:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001136:	e008      	b.n	800114a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001138:	f7ff fbe2 	bl	8000900 <HAL_GetTick>
 800113c:	0002      	movs	r2, r0
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	2b02      	cmp	r3, #2
 8001144:	d901      	bls.n	800114a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e1c7      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800114a:	4ba2      	ldr	r3, [pc, #648]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800114c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800114e:	2202      	movs	r2, #2
 8001150:	4013      	ands	r3, r2
 8001152:	d0f1      	beq.n	8001138 <HAL_RCC_OscConfig+0x3d0>
 8001154:	e018      	b.n	8001188 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001156:	4b9f      	ldr	r3, [pc, #636]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001158:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800115a:	4b9e      	ldr	r3, [pc, #632]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800115c:	2101      	movs	r1, #1
 800115e:	438a      	bics	r2, r1
 8001160:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001162:	f7ff fbcd 	bl	8000900 <HAL_GetTick>
 8001166:	0003      	movs	r3, r0
 8001168:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800116c:	f7ff fbc8 	bl	8000900 <HAL_GetTick>
 8001170:	0002      	movs	r2, r0
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e1ad      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800117e:	4b95      	ldr	r3, [pc, #596]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	d1f1      	bne.n	800116c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2204      	movs	r2, #4
 800118e:	4013      	ands	r3, r2
 8001190:	d100      	bne.n	8001194 <HAL_RCC_OscConfig+0x42c>
 8001192:	e0ae      	b.n	80012f2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001194:	2027      	movs	r0, #39	; 0x27
 8001196:	183b      	adds	r3, r7, r0
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800119c:	4b8d      	ldr	r3, [pc, #564]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800119e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	055b      	lsls	r3, r3, #21
 80011a4:	4013      	ands	r3, r2
 80011a6:	d109      	bne.n	80011bc <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a8:	4b8a      	ldr	r3, [pc, #552]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80011aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011ac:	4b89      	ldr	r3, [pc, #548]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80011ae:	2180      	movs	r1, #128	; 0x80
 80011b0:	0549      	lsls	r1, r1, #21
 80011b2:	430a      	orrs	r2, r1
 80011b4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80011b6:	183b      	adds	r3, r7, r0
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011bc:	4b87      	ldr	r3, [pc, #540]	; (80013dc <HAL_RCC_OscConfig+0x674>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4013      	ands	r3, r2
 80011c6:	d11a      	bne.n	80011fe <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c8:	4b84      	ldr	r3, [pc, #528]	; (80013dc <HAL_RCC_OscConfig+0x674>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b83      	ldr	r3, [pc, #524]	; (80013dc <HAL_RCC_OscConfig+0x674>)
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	0049      	lsls	r1, r1, #1
 80011d2:	430a      	orrs	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d6:	f7ff fb93 	bl	8000900 <HAL_GetTick>
 80011da:	0003      	movs	r3, r0
 80011dc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011de:	e008      	b.n	80011f2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e0:	f7ff fb8e 	bl	8000900 <HAL_GetTick>
 80011e4:	0002      	movs	r2, r0
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b64      	cmp	r3, #100	; 0x64
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e173      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f2:	4b7a      	ldr	r3, [pc, #488]	; (80013dc <HAL_RCC_OscConfig+0x674>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	2380      	movs	r3, #128	; 0x80
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	4013      	ands	r3, r2
 80011fc:	d0f0      	beq.n	80011e0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689a      	ldr	r2, [r3, #8]
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	429a      	cmp	r2, r3
 8001208:	d107      	bne.n	800121a <HAL_RCC_OscConfig+0x4b2>
 800120a:	4b72      	ldr	r3, [pc, #456]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800120c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800120e:	4b71      	ldr	r3, [pc, #452]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	0049      	lsls	r1, r1, #1
 8001214:	430a      	orrs	r2, r1
 8001216:	651a      	str	r2, [r3, #80]	; 0x50
 8001218:	e031      	b.n	800127e <HAL_RCC_OscConfig+0x516>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d10c      	bne.n	800123c <HAL_RCC_OscConfig+0x4d4>
 8001222:	4b6c      	ldr	r3, [pc, #432]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001224:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001226:	4b6b      	ldr	r3, [pc, #428]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001228:	496b      	ldr	r1, [pc, #428]	; (80013d8 <HAL_RCC_OscConfig+0x670>)
 800122a:	400a      	ands	r2, r1
 800122c:	651a      	str	r2, [r3, #80]	; 0x50
 800122e:	4b69      	ldr	r3, [pc, #420]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001230:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001232:	4b68      	ldr	r3, [pc, #416]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001234:	496a      	ldr	r1, [pc, #424]	; (80013e0 <HAL_RCC_OscConfig+0x678>)
 8001236:	400a      	ands	r2, r1
 8001238:	651a      	str	r2, [r3, #80]	; 0x50
 800123a:	e020      	b.n	800127e <HAL_RCC_OscConfig+0x516>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689a      	ldr	r2, [r3, #8]
 8001240:	23a0      	movs	r3, #160	; 0xa0
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	429a      	cmp	r2, r3
 8001246:	d10e      	bne.n	8001266 <HAL_RCC_OscConfig+0x4fe>
 8001248:	4b62      	ldr	r3, [pc, #392]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800124a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800124c:	4b61      	ldr	r3, [pc, #388]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800124e:	2180      	movs	r1, #128	; 0x80
 8001250:	00c9      	lsls	r1, r1, #3
 8001252:	430a      	orrs	r2, r1
 8001254:	651a      	str	r2, [r3, #80]	; 0x50
 8001256:	4b5f      	ldr	r3, [pc, #380]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001258:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800125a:	4b5e      	ldr	r3, [pc, #376]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800125c:	2180      	movs	r1, #128	; 0x80
 800125e:	0049      	lsls	r1, r1, #1
 8001260:	430a      	orrs	r2, r1
 8001262:	651a      	str	r2, [r3, #80]	; 0x50
 8001264:	e00b      	b.n	800127e <HAL_RCC_OscConfig+0x516>
 8001266:	4b5b      	ldr	r3, [pc, #364]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001268:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800126a:	4b5a      	ldr	r3, [pc, #360]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800126c:	495a      	ldr	r1, [pc, #360]	; (80013d8 <HAL_RCC_OscConfig+0x670>)
 800126e:	400a      	ands	r2, r1
 8001270:	651a      	str	r2, [r3, #80]	; 0x50
 8001272:	4b58      	ldr	r3, [pc, #352]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001274:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001276:	4b57      	ldr	r3, [pc, #348]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001278:	4959      	ldr	r1, [pc, #356]	; (80013e0 <HAL_RCC_OscConfig+0x678>)
 800127a:	400a      	ands	r2, r1
 800127c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d015      	beq.n	80012b2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001286:	f7ff fb3b 	bl	8000900 <HAL_GetTick>
 800128a:	0003      	movs	r3, r0
 800128c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800128e:	e009      	b.n	80012a4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001290:	f7ff fb36 	bl	8000900 <HAL_GetTick>
 8001294:	0002      	movs	r2, r0
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	4a52      	ldr	r2, [pc, #328]	; (80013e4 <HAL_RCC_OscConfig+0x67c>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e11a      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012a4:	4b4b      	ldr	r3, [pc, #300]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80012a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012a8:	2380      	movs	r3, #128	; 0x80
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4013      	ands	r3, r2
 80012ae:	d0ef      	beq.n	8001290 <HAL_RCC_OscConfig+0x528>
 80012b0:	e014      	b.n	80012dc <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b2:	f7ff fb25 	bl	8000900 <HAL_GetTick>
 80012b6:	0003      	movs	r3, r0
 80012b8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012ba:	e009      	b.n	80012d0 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012bc:	f7ff fb20 	bl	8000900 <HAL_GetTick>
 80012c0:	0002      	movs	r2, r0
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	4a47      	ldr	r2, [pc, #284]	; (80013e4 <HAL_RCC_OscConfig+0x67c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e104      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012d0:	4b40      	ldr	r3, [pc, #256]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80012d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4013      	ands	r3, r2
 80012da:	d1ef      	bne.n	80012bc <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012dc:	2327      	movs	r3, #39	; 0x27
 80012de:	18fb      	adds	r3, r7, r3
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d105      	bne.n	80012f2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e6:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80012e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ea:	4b3a      	ldr	r3, [pc, #232]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80012ec:	493e      	ldr	r1, [pc, #248]	; (80013e8 <HAL_RCC_OscConfig+0x680>)
 80012ee:	400a      	ands	r2, r1
 80012f0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2220      	movs	r2, #32
 80012f8:	4013      	ands	r3, r2
 80012fa:	d049      	beq.n	8001390 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d026      	beq.n	8001352 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001304:	4b33      	ldr	r3, [pc, #204]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	4b32      	ldr	r3, [pc, #200]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 800130a:	2101      	movs	r1, #1
 800130c:	430a      	orrs	r2, r1
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	4b30      	ldr	r3, [pc, #192]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001312:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001314:	4b2f      	ldr	r3, [pc, #188]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001316:	2101      	movs	r1, #1
 8001318:	430a      	orrs	r2, r1
 800131a:	635a      	str	r2, [r3, #52]	; 0x34
 800131c:	4b33      	ldr	r3, [pc, #204]	; (80013ec <HAL_RCC_OscConfig+0x684>)
 800131e:	6a1a      	ldr	r2, [r3, #32]
 8001320:	4b32      	ldr	r3, [pc, #200]	; (80013ec <HAL_RCC_OscConfig+0x684>)
 8001322:	2180      	movs	r1, #128	; 0x80
 8001324:	0189      	lsls	r1, r1, #6
 8001326:	430a      	orrs	r2, r1
 8001328:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800132a:	f7ff fae9 	bl	8000900 <HAL_GetTick>
 800132e:	0003      	movs	r3, r0
 8001330:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001334:	f7ff fae4 	bl	8000900 <HAL_GetTick>
 8001338:	0002      	movs	r2, r0
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b02      	cmp	r3, #2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e0c9      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001346:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2202      	movs	r2, #2
 800134c:	4013      	ands	r3, r2
 800134e:	d0f1      	beq.n	8001334 <HAL_RCC_OscConfig+0x5cc>
 8001350:	e01e      	b.n	8001390 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001352:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001358:	2101      	movs	r1, #1
 800135a:	438a      	bics	r2, r1
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	4b23      	ldr	r3, [pc, #140]	; (80013ec <HAL_RCC_OscConfig+0x684>)
 8001360:	6a1a      	ldr	r2, [r3, #32]
 8001362:	4b22      	ldr	r3, [pc, #136]	; (80013ec <HAL_RCC_OscConfig+0x684>)
 8001364:	4922      	ldr	r1, [pc, #136]	; (80013f0 <HAL_RCC_OscConfig+0x688>)
 8001366:	400a      	ands	r2, r1
 8001368:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fac9 	bl	8000900 <HAL_GetTick>
 800136e:	0003      	movs	r3, r0
 8001370:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001374:	f7ff fac4 	bl	8000900 <HAL_GetTick>
 8001378:	0002      	movs	r2, r0
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e0a9      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2202      	movs	r2, #2
 800138c:	4013      	ands	r3, r2
 800138e:	d1f1      	bne.n	8001374 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001394:	2b00      	cmp	r3, #0
 8001396:	d100      	bne.n	800139a <HAL_RCC_OscConfig+0x632>
 8001398:	e09e      	b.n	80014d8 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800139a:	6a3b      	ldr	r3, [r7, #32]
 800139c:	2b0c      	cmp	r3, #12
 800139e:	d100      	bne.n	80013a2 <HAL_RCC_OscConfig+0x63a>
 80013a0:	e077      	b.n	8001492 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d158      	bne.n	800145c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013aa:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <HAL_RCC_OscConfig+0x66c>)
 80013b0:	4910      	ldr	r1, [pc, #64]	; (80013f4 <HAL_RCC_OscConfig+0x68c>)
 80013b2:	400a      	ands	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b6:	f7ff faa3 	bl	8000900 <HAL_GetTick>
 80013ba:	0003      	movs	r3, r0
 80013bc:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013be:	e01b      	b.n	80013f8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013c0:	f7ff fa9e 	bl	8000900 <HAL_GetTick>
 80013c4:	0002      	movs	r2, r0
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d914      	bls.n	80013f8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e083      	b.n	80014da <HAL_RCC_OscConfig+0x772>
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	40021000 	.word	0x40021000
 80013d8:	fffffeff 	.word	0xfffffeff
 80013dc:	40007000 	.word	0x40007000
 80013e0:	fffffbff 	.word	0xfffffbff
 80013e4:	00001388 	.word	0x00001388
 80013e8:	efffffff 	.word	0xefffffff
 80013ec:	40010000 	.word	0x40010000
 80013f0:	ffffdfff 	.word	0xffffdfff
 80013f4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013f8:	4b3a      	ldr	r3, [pc, #232]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	049b      	lsls	r3, r3, #18
 8001400:	4013      	ands	r3, r2
 8001402:	d1dd      	bne.n	80013c0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001404:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4a37      	ldr	r2, [pc, #220]	; (80014e8 <HAL_RCC_OscConfig+0x780>)
 800140a:	4013      	ands	r3, r2
 800140c:	0019      	movs	r1, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	431a      	orrs	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800141c:	431a      	orrs	r2, r3
 800141e:	4b31      	ldr	r3, [pc, #196]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001420:	430a      	orrs	r2, r1
 8001422:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001424:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b2e      	ldr	r3, [pc, #184]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 800142a:	2180      	movs	r1, #128	; 0x80
 800142c:	0449      	lsls	r1, r1, #17
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001432:	f7ff fa65 	bl	8000900 <HAL_GetTick>
 8001436:	0003      	movs	r3, r0
 8001438:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800143c:	f7ff fa60 	bl	8000900 <HAL_GetTick>
 8001440:	0002      	movs	r2, r0
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e045      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800144e:	4b25      	ldr	r3, [pc, #148]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	2380      	movs	r3, #128	; 0x80
 8001454:	049b      	lsls	r3, r3, #18
 8001456:	4013      	ands	r3, r2
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x6d4>
 800145a:	e03d      	b.n	80014d8 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800145c:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001462:	4922      	ldr	r1, [pc, #136]	; (80014ec <HAL_RCC_OscConfig+0x784>)
 8001464:	400a      	ands	r2, r1
 8001466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7ff fa4a 	bl	8000900 <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001470:	e008      	b.n	8001484 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001472:	f7ff fa45 	bl	8000900 <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e02a      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	049b      	lsls	r3, r3, #18
 800148c:	4013      	ands	r3, r2
 800148e:	d1f0      	bne.n	8001472 <HAL_RCC_OscConfig+0x70a>
 8001490:	e022      	b.n	80014d8 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001496:	2b01      	cmp	r3, #1
 8001498:	d101      	bne.n	800149e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e01d      	b.n	80014da <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_RCC_OscConfig+0x77c>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a4:	69fa      	ldr	r2, [r7, #28]
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	025b      	lsls	r3, r3, #9
 80014aa:	401a      	ands	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d10f      	bne.n	80014d4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014b4:	69fa      	ldr	r2, [r7, #28]
 80014b6:	23f0      	movs	r3, #240	; 0xf0
 80014b8:	039b      	lsls	r3, r3, #14
 80014ba:	401a      	ands	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d107      	bne.n	80014d4 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80014c4:	69fa      	ldr	r2, [r7, #28]
 80014c6:	23c0      	movs	r3, #192	; 0xc0
 80014c8:	041b      	lsls	r3, r3, #16
 80014ca:	401a      	ands	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d001      	beq.n	80014d8 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	0018      	movs	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	b00a      	add	sp, #40	; 0x28
 80014e0:	bdb0      	pop	{r4, r5, r7, pc}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	40021000 	.word	0x40021000
 80014e8:	ff02ffff 	.word	0xff02ffff
 80014ec:	feffffff 	.word	0xfeffffff

080014f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f0:	b5b0      	push	{r4, r5, r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e128      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001504:	4b96      	ldr	r3, [pc, #600]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2201      	movs	r2, #1
 800150a:	4013      	ands	r3, r2
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	429a      	cmp	r2, r3
 8001510:	d91e      	bls.n	8001550 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001512:	4b93      	ldr	r3, [pc, #588]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2201      	movs	r2, #1
 8001518:	4393      	bics	r3, r2
 800151a:	0019      	movs	r1, r3
 800151c:	4b90      	ldr	r3, [pc, #576]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001524:	f7ff f9ec 	bl	8000900 <HAL_GetTick>
 8001528:	0003      	movs	r3, r0
 800152a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800152c:	e009      	b.n	8001542 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800152e:	f7ff f9e7 	bl	8000900 <HAL_GetTick>
 8001532:	0002      	movs	r2, r0
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	4a8a      	ldr	r2, [pc, #552]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e109      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	4b87      	ldr	r3, [pc, #540]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2201      	movs	r2, #1
 8001548:	4013      	ands	r3, r2
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d1ee      	bne.n	800152e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2202      	movs	r2, #2
 8001556:	4013      	ands	r3, r2
 8001558:	d009      	beq.n	800156e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800155a:	4b83      	ldr	r3, [pc, #524]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	22f0      	movs	r2, #240	; 0xf0
 8001560:	4393      	bics	r3, r2
 8001562:	0019      	movs	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	4b7f      	ldr	r3, [pc, #508]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 800156a:	430a      	orrs	r2, r1
 800156c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	4013      	ands	r3, r2
 8001576:	d100      	bne.n	800157a <HAL_RCC_ClockConfig+0x8a>
 8001578:	e089      	b.n	800168e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d107      	bne.n	8001592 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001582:	4b79      	ldr	r3, [pc, #484]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	2380      	movs	r3, #128	; 0x80
 8001588:	029b      	lsls	r3, r3, #10
 800158a:	4013      	ands	r3, r2
 800158c:	d120      	bne.n	80015d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e0e1      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b03      	cmp	r3, #3
 8001598:	d107      	bne.n	80015aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800159a:	4b73      	ldr	r3, [pc, #460]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	2380      	movs	r3, #128	; 0x80
 80015a0:	049b      	lsls	r3, r3, #18
 80015a2:	4013      	ands	r3, r2
 80015a4:	d114      	bne.n	80015d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e0d5      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d106      	bne.n	80015c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015b2:	4b6d      	ldr	r3, [pc, #436]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2204      	movs	r2, #4
 80015b8:	4013      	ands	r3, r2
 80015ba:	d109      	bne.n	80015d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e0ca      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015c0:	4b69      	ldr	r3, [pc, #420]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	2380      	movs	r3, #128	; 0x80
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4013      	ands	r3, r2
 80015ca:	d101      	bne.n	80015d0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0c2      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015d0:	4b65      	ldr	r3, [pc, #404]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2203      	movs	r2, #3
 80015d6:	4393      	bics	r3, r2
 80015d8:	0019      	movs	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	4b62      	ldr	r3, [pc, #392]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80015e0:	430a      	orrs	r2, r1
 80015e2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015e4:	f7ff f98c 	bl	8000900 <HAL_GetTick>
 80015e8:	0003      	movs	r3, r0
 80015ea:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d111      	bne.n	8001618 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80015f4:	e009      	b.n	800160a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f6:	f7ff f983 	bl	8000900 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	4a58      	ldr	r2, [pc, #352]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d901      	bls.n	800160a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e0a5      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800160a:	4b57      	ldr	r3, [pc, #348]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	220c      	movs	r2, #12
 8001610:	4013      	ands	r3, r2
 8001612:	2b08      	cmp	r3, #8
 8001614:	d1ef      	bne.n	80015f6 <HAL_RCC_ClockConfig+0x106>
 8001616:	e03a      	b.n	800168e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b03      	cmp	r3, #3
 800161e:	d111      	bne.n	8001644 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001620:	e009      	b.n	8001636 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001622:	f7ff f96d 	bl	8000900 <HAL_GetTick>
 8001626:	0002      	movs	r2, r0
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	4a4d      	ldr	r2, [pc, #308]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d901      	bls.n	8001636 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e08f      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001636:	4b4c      	ldr	r3, [pc, #304]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	220c      	movs	r2, #12
 800163c:	4013      	ands	r3, r2
 800163e:	2b0c      	cmp	r3, #12
 8001640:	d1ef      	bne.n	8001622 <HAL_RCC_ClockConfig+0x132>
 8001642:	e024      	b.n	800168e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d11b      	bne.n	8001684 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800164c:	e009      	b.n	8001662 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800164e:	f7ff f957 	bl	8000900 <HAL_GetTick>
 8001652:	0002      	movs	r2, r0
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	4a42      	ldr	r2, [pc, #264]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e079      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001662:	4b41      	ldr	r3, [pc, #260]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	220c      	movs	r2, #12
 8001668:	4013      	ands	r3, r2
 800166a:	2b04      	cmp	r3, #4
 800166c:	d1ef      	bne.n	800164e <HAL_RCC_ClockConfig+0x15e>
 800166e:	e00e      	b.n	800168e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001670:	f7ff f946 	bl	8000900 <HAL_GetTick>
 8001674:	0002      	movs	r2, r0
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	4a3a      	ldr	r2, [pc, #232]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e068      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001684:	4b38      	ldr	r3, [pc, #224]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	220c      	movs	r2, #12
 800168a:	4013      	ands	r3, r2
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800168e:	4b34      	ldr	r3, [pc, #208]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2201      	movs	r2, #1
 8001694:	4013      	ands	r3, r2
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	429a      	cmp	r2, r3
 800169a:	d21e      	bcs.n	80016da <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169c:	4b30      	ldr	r3, [pc, #192]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2201      	movs	r2, #1
 80016a2:	4393      	bics	r3, r2
 80016a4:	0019      	movs	r1, r3
 80016a6:	4b2e      	ldr	r3, [pc, #184]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016ae:	f7ff f927 	bl	8000900 <HAL_GetTick>
 80016b2:	0003      	movs	r3, r0
 80016b4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	e009      	b.n	80016cc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b8:	f7ff f922 	bl	8000900 <HAL_GetTick>
 80016bc:	0002      	movs	r2, r0
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	4a28      	ldr	r2, [pc, #160]	; (8001764 <HAL_RCC_ClockConfig+0x274>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e044      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016cc:	4b24      	ldr	r3, [pc, #144]	; (8001760 <HAL_RCC_ClockConfig+0x270>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	4013      	ands	r3, r2
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d1ee      	bne.n	80016b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2204      	movs	r2, #4
 80016e0:	4013      	ands	r3, r2
 80016e2:	d009      	beq.n	80016f8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016e4:	4b20      	ldr	r3, [pc, #128]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	4a20      	ldr	r2, [pc, #128]	; (800176c <HAL_RCC_ClockConfig+0x27c>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	0019      	movs	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	68da      	ldr	r2, [r3, #12]
 80016f2:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 80016f4:	430a      	orrs	r2, r1
 80016f6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2208      	movs	r2, #8
 80016fe:	4013      	ands	r3, r2
 8001700:	d00a      	beq.n	8001718 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	4a1a      	ldr	r2, [pc, #104]	; (8001770 <HAL_RCC_ClockConfig+0x280>)
 8001708:	4013      	ands	r3, r2
 800170a:	0019      	movs	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	00da      	lsls	r2, r3, #3
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001714:	430a      	orrs	r2, r1
 8001716:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001718:	f000 f832 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 800171c:	0001      	movs	r1, r0
 800171e:	4b12      	ldr	r3, [pc, #72]	; (8001768 <HAL_RCC_ClockConfig+0x278>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	220f      	movs	r2, #15
 8001726:	4013      	ands	r3, r2
 8001728:	4a12      	ldr	r2, [pc, #72]	; (8001774 <HAL_RCC_ClockConfig+0x284>)
 800172a:	5cd3      	ldrb	r3, [r2, r3]
 800172c:	000a      	movs	r2, r1
 800172e:	40da      	lsrs	r2, r3
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <HAL_RCC_ClockConfig+0x288>)
 8001732:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_RCC_ClockConfig+0x28c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	250b      	movs	r5, #11
 800173a:	197c      	adds	r4, r7, r5
 800173c:	0018      	movs	r0, r3
 800173e:	f7ff f899 	bl	8000874 <HAL_InitTick>
 8001742:	0003      	movs	r3, r0
 8001744:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001746:	197b      	adds	r3, r7, r5
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800174e:	197b      	adds	r3, r7, r5
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	e000      	b.n	8001756 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	0018      	movs	r0, r3
 8001758:	46bd      	mov	sp, r7
 800175a:	b004      	add	sp, #16
 800175c:	bdb0      	pop	{r4, r5, r7, pc}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	40022000 	.word	0x40022000
 8001764:	00001388 	.word	0x00001388
 8001768:	40021000 	.word	0x40021000
 800176c:	fffff8ff 	.word	0xfffff8ff
 8001770:	ffffc7ff 	.word	0xffffc7ff
 8001774:	08002374 	.word	0x08002374
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001780:	b5b0      	push	{r4, r5, r7, lr}
 8001782:	b08e      	sub	sp, #56	; 0x38
 8001784:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001786:	4b4c      	ldr	r3, [pc, #304]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800178c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800178e:	230c      	movs	r3, #12
 8001790:	4013      	ands	r3, r2
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d014      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x40>
 8001796:	d900      	bls.n	800179a <HAL_RCC_GetSysClockFreq+0x1a>
 8001798:	e07b      	b.n	8001892 <HAL_RCC_GetSysClockFreq+0x112>
 800179a:	2b04      	cmp	r3, #4
 800179c:	d002      	beq.n	80017a4 <HAL_RCC_GetSysClockFreq+0x24>
 800179e:	2b08      	cmp	r3, #8
 80017a0:	d00b      	beq.n	80017ba <HAL_RCC_GetSysClockFreq+0x3a>
 80017a2:	e076      	b.n	8001892 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80017a4:	4b44      	ldr	r3, [pc, #272]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x138>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2210      	movs	r2, #16
 80017aa:	4013      	ands	r3, r2
 80017ac:	d002      	beq.n	80017b4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80017ae:	4b43      	ldr	r3, [pc, #268]	; (80018bc <HAL_RCC_GetSysClockFreq+0x13c>)
 80017b0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80017b2:	e07c      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80017b4:	4b42      	ldr	r3, [pc, #264]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x140>)
 80017b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017b8:	e079      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017ba:	4b42      	ldr	r3, [pc, #264]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x144>)
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017be:	e076      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80017c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c2:	0c9a      	lsrs	r2, r3, #18
 80017c4:	230f      	movs	r3, #15
 80017c6:	401a      	ands	r2, r3
 80017c8:	4b3f      	ldr	r3, [pc, #252]	; (80018c8 <HAL_RCC_GetSysClockFreq+0x148>)
 80017ca:	5c9b      	ldrb	r3, [r3, r2]
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80017ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d0:	0d9a      	lsrs	r2, r3, #22
 80017d2:	2303      	movs	r3, #3
 80017d4:	4013      	ands	r3, r2
 80017d6:	3301      	adds	r3, #1
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017da:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x138>)
 80017dc:	68da      	ldr	r2, [r3, #12]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	025b      	lsls	r3, r3, #9
 80017e2:	4013      	ands	r3, r2
 80017e4:	d01a      	beq.n	800181c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80017e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e8:	61bb      	str	r3, [r7, #24]
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	4a35      	ldr	r2, [pc, #212]	; (80018c4 <HAL_RCC_GetSysClockFreq+0x144>)
 80017f0:	2300      	movs	r3, #0
 80017f2:	69b8      	ldr	r0, [r7, #24]
 80017f4:	69f9      	ldr	r1, [r7, #28]
 80017f6:	f7fe fd33 	bl	8000260 <__aeabi_lmul>
 80017fa:	0002      	movs	r2, r0
 80017fc:	000b      	movs	r3, r1
 80017fe:	0010      	movs	r0, r2
 8001800:	0019      	movs	r1, r3
 8001802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	f7fe fd07 	bl	8000220 <__aeabi_uldivmod>
 8001812:	0002      	movs	r2, r0
 8001814:	000b      	movs	r3, r1
 8001816:	0013      	movs	r3, r2
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
 800181a:	e037      	b.n	800188c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800181c:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x138>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2210      	movs	r2, #16
 8001822:	4013      	ands	r3, r2
 8001824:	d01a      	beq.n	800185c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	4a23      	ldr	r2, [pc, #140]	; (80018bc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001830:	2300      	movs	r3, #0
 8001832:	68b8      	ldr	r0, [r7, #8]
 8001834:	68f9      	ldr	r1, [r7, #12]
 8001836:	f7fe fd13 	bl	8000260 <__aeabi_lmul>
 800183a:	0002      	movs	r2, r0
 800183c:	000b      	movs	r3, r1
 800183e:	0010      	movs	r0, r2
 8001840:	0019      	movs	r1, r3
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f7fe fce7 	bl	8000220 <__aeabi_uldivmod>
 8001852:	0002      	movs	r2, r0
 8001854:	000b      	movs	r3, r1
 8001856:	0013      	movs	r3, r2
 8001858:	637b      	str	r3, [r7, #52]	; 0x34
 800185a:	e017      	b.n	800188c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800185c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800185e:	0018      	movs	r0, r3
 8001860:	2300      	movs	r3, #0
 8001862:	0019      	movs	r1, r3
 8001864:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001866:	2300      	movs	r3, #0
 8001868:	f7fe fcfa 	bl	8000260 <__aeabi_lmul>
 800186c:	0002      	movs	r2, r0
 800186e:	000b      	movs	r3, r1
 8001870:	0010      	movs	r0, r2
 8001872:	0019      	movs	r1, r3
 8001874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001876:	001c      	movs	r4, r3
 8001878:	2300      	movs	r3, #0
 800187a:	001d      	movs	r5, r3
 800187c:	0022      	movs	r2, r4
 800187e:	002b      	movs	r3, r5
 8001880:	f7fe fcce 	bl	8000220 <__aeabi_uldivmod>
 8001884:	0002      	movs	r2, r0
 8001886:	000b      	movs	r3, r1
 8001888:	0013      	movs	r3, r2
 800188a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800188c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800188e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001890:	e00d      	b.n	80018ae <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	0b5b      	lsrs	r3, r3, #13
 8001898:	2207      	movs	r2, #7
 800189a:	4013      	ands	r3, r2
 800189c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	3301      	adds	r3, #1
 80018a2:	2280      	movs	r2, #128	; 0x80
 80018a4:	0212      	lsls	r2, r2, #8
 80018a6:	409a      	lsls	r2, r3
 80018a8:	0013      	movs	r3, r2
 80018aa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018ac:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b00e      	add	sp, #56	; 0x38
 80018b6:	bdb0      	pop	{r4, r5, r7, pc}
 80018b8:	40021000 	.word	0x40021000
 80018bc:	003d0900 	.word	0x003d0900
 80018c0:	00f42400 	.word	0x00f42400
 80018c4:	007a1200 	.word	0x007a1200
 80018c8:	08002384 	.word	0x08002384

080018cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e032      	b.n	8001944 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2239      	movs	r2, #57	; 0x39
 80018e2:	5c9b      	ldrb	r3, [r3, r2]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2238      	movs	r2, #56	; 0x38
 80018ee:	2100      	movs	r1, #0
 80018f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f7fe ff05 	bl	8000704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2239      	movs	r2, #57	; 0x39
 80018fe:	2102      	movs	r1, #2
 8001900:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3304      	adds	r3, #4
 800190a:	0019      	movs	r1, r3
 800190c:	0010      	movs	r0, r2
 800190e:	f000 fa8b 	bl	8001e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	223e      	movs	r2, #62	; 0x3e
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	223a      	movs	r2, #58	; 0x3a
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223b      	movs	r2, #59	; 0x3b
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	223c      	movs	r2, #60	; 0x3c
 800192e:	2101      	movs	r1, #1
 8001930:	5499      	strb	r1, [r3, r2]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	223d      	movs	r2, #61	; 0x3d
 8001936:	2101      	movs	r1, #1
 8001938:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2239      	movs	r2, #57	; 0x39
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b002      	add	sp, #8
 800194a:	bd80      	pop	{r7, pc}

0800194c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e032      	b.n	80019c4 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2239      	movs	r2, #57	; 0x39
 8001962:	5c9b      	ldrb	r3, [r3, r2]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d107      	bne.n	800197a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2238      	movs	r2, #56	; 0x38
 800196e:	2100      	movs	r1, #0
 8001970:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0018      	movs	r0, r3
 8001976:	f000 f829 	bl	80019cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2239      	movs	r2, #57	; 0x39
 800197e:	2102      	movs	r1, #2
 8001980:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3304      	adds	r3, #4
 800198a:	0019      	movs	r1, r3
 800198c:	0010      	movs	r0, r2
 800198e:	f000 fa4b 	bl	8001e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	223e      	movs	r2, #62	; 0x3e
 8001996:	2101      	movs	r1, #1
 8001998:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	223a      	movs	r2, #58	; 0x3a
 800199e:	2101      	movs	r1, #1
 80019a0:	5499      	strb	r1, [r3, r2]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	223b      	movs	r2, #59	; 0x3b
 80019a6:	2101      	movs	r1, #1
 80019a8:	5499      	strb	r1, [r3, r2]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	223c      	movs	r2, #60	; 0x3c
 80019ae:	2101      	movs	r1, #1
 80019b0:	5499      	strb	r1, [r3, r2]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	223d      	movs	r2, #61	; 0x3d
 80019b6:	2101      	movs	r1, #1
 80019b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2239      	movs	r2, #57	; 0x39
 80019be:	2101      	movs	r1, #1
 80019c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b002      	add	sp, #8
 80019ca:	bd80      	pop	{r7, pc}

080019cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80019d4:	46c0      	nop			; (mov r8, r8)
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}

080019dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d108      	bne.n	80019fe <HAL_TIM_PWM_Start+0x22>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	223a      	movs	r2, #58	; 0x3a
 80019f0:	5c9b      	ldrb	r3, [r3, r2]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	3b01      	subs	r3, #1
 80019f6:	1e5a      	subs	r2, r3, #1
 80019f8:	4193      	sbcs	r3, r2
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	e01f      	b.n	8001a3e <HAL_TIM_PWM_Start+0x62>
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d108      	bne.n	8001a16 <HAL_TIM_PWM_Start+0x3a>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	223b      	movs	r2, #59	; 0x3b
 8001a08:	5c9b      	ldrb	r3, [r3, r2]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	1e5a      	subs	r2, r3, #1
 8001a10:	4193      	sbcs	r3, r2
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	e013      	b.n	8001a3e <HAL_TIM_PWM_Start+0x62>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d108      	bne.n	8001a2e <HAL_TIM_PWM_Start+0x52>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	223c      	movs	r2, #60	; 0x3c
 8001a20:	5c9b      	ldrb	r3, [r3, r2]
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	3b01      	subs	r3, #1
 8001a26:	1e5a      	subs	r2, r3, #1
 8001a28:	4193      	sbcs	r3, r2
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	e007      	b.n	8001a3e <HAL_TIM_PWM_Start+0x62>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	223d      	movs	r2, #61	; 0x3d
 8001a32:	5c9b      	ldrb	r3, [r3, r2]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	3b01      	subs	r3, #1
 8001a38:	1e5a      	subs	r2, r3, #1
 8001a3a:	4193      	sbcs	r3, r2
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e04d      	b.n	8001ae2 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d104      	bne.n	8001a56 <HAL_TIM_PWM_Start+0x7a>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	223a      	movs	r2, #58	; 0x3a
 8001a50:	2102      	movs	r1, #2
 8001a52:	5499      	strb	r1, [r3, r2]
 8001a54:	e013      	b.n	8001a7e <HAL_TIM_PWM_Start+0xa2>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d104      	bne.n	8001a66 <HAL_TIM_PWM_Start+0x8a>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	223b      	movs	r2, #59	; 0x3b
 8001a60:	2102      	movs	r1, #2
 8001a62:	5499      	strb	r1, [r3, r2]
 8001a64:	e00b      	b.n	8001a7e <HAL_TIM_PWM_Start+0xa2>
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	d104      	bne.n	8001a76 <HAL_TIM_PWM_Start+0x9a>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	223c      	movs	r2, #60	; 0x3c
 8001a70:	2102      	movs	r1, #2
 8001a72:	5499      	strb	r1, [r3, r2]
 8001a74:	e003      	b.n	8001a7e <HAL_TIM_PWM_Start+0xa2>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	223d      	movs	r2, #61	; 0x3d
 8001a7a:	2102      	movs	r1, #2
 8001a7c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6839      	ldr	r1, [r7, #0]
 8001a84:	2201      	movs	r2, #1
 8001a86:	0018      	movs	r0, r3
 8001a88:	f000 fbc0 	bl	800220c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	05db      	lsls	r3, r3, #23
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d009      	beq.n	8001aac <HAL_TIM_PWM_Start+0xd0>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a13      	ldr	r2, [pc, #76]	; (8001aec <HAL_TIM_PWM_Start+0x110>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d004      	beq.n	8001aac <HAL_TIM_PWM_Start+0xd0>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <HAL_TIM_PWM_Start+0x114>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d111      	bne.n	8001ad0 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2207      	movs	r2, #7
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b06      	cmp	r3, #6
 8001abc:	d010      	beq.n	8001ae0 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2101      	movs	r1, #1
 8001aca:	430a      	orrs	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ace:	e007      	b.n	8001ae0 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2101      	movs	r1, #1
 8001adc:	430a      	orrs	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b004      	add	sp, #16
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	40010800 	.word	0x40010800
 8001af0:	40011400 	.word	0x40011400

08001af4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b00:	2317      	movs	r3, #23
 8001b02:	18fb      	adds	r3, r7, r3
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2238      	movs	r2, #56	; 0x38
 8001b0c:	5c9b      	ldrb	r3, [r3, r2]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d101      	bne.n	8001b16 <HAL_TIM_PWM_ConfigChannel+0x22>
 8001b12:	2302      	movs	r3, #2
 8001b14:	e0ad      	b.n	8001c72 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2238      	movs	r2, #56	; 0x38
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b0c      	cmp	r3, #12
 8001b22:	d100      	bne.n	8001b26 <HAL_TIM_PWM_ConfigChannel+0x32>
 8001b24:	e076      	b.n	8001c14 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b0c      	cmp	r3, #12
 8001b2a:	d900      	bls.n	8001b2e <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001b2c:	e095      	b.n	8001c5a <HAL_TIM_PWM_ConfigChannel+0x166>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d04e      	beq.n	8001bd2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b08      	cmp	r3, #8
 8001b38:	d900      	bls.n	8001b3c <HAL_TIM_PWM_ConfigChannel+0x48>
 8001b3a:	e08e      	b.n	8001c5a <HAL_TIM_PWM_ConfigChannel+0x166>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_TIM_PWM_ConfigChannel+0x56>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b04      	cmp	r3, #4
 8001b46:	d021      	beq.n	8001b8c <HAL_TIM_PWM_ConfigChannel+0x98>
 8001b48:	e087      	b.n	8001c5a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	0011      	movs	r1, r2
 8001b52:	0018      	movs	r0, r3
 8001b54:	f000 f9bc 	bl	8001ed0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	699a      	ldr	r2, [r3, #24]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2108      	movs	r1, #8
 8001b64:	430a      	orrs	r2, r1
 8001b66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699a      	ldr	r2, [r3, #24]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2104      	movs	r1, #4
 8001b74:	438a      	bics	r2, r1
 8001b76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6999      	ldr	r1, [r3, #24]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	619a      	str	r2, [r3, #24]
      break;
 8001b8a:	e06b      	b.n	8001c64 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	0011      	movs	r1, r2
 8001b94:	0018      	movs	r0, r3
 8001b96:	f000 f9d7 	bl	8001f48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	699a      	ldr	r2, [r3, #24]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2180      	movs	r1, #128	; 0x80
 8001ba6:	0109      	lsls	r1, r1, #4
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	699a      	ldr	r2, [r3, #24]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4931      	ldr	r1, [pc, #196]	; (8001c7c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001bb8:	400a      	ands	r2, r1
 8001bba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6999      	ldr	r1, [r3, #24]
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	021a      	lsls	r2, r3, #8
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	619a      	str	r2, [r3, #24]
      break;
 8001bd0:	e048      	b.n	8001c64 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	0011      	movs	r1, r2
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f000 f9f6 	bl	8001fcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	69da      	ldr	r2, [r3, #28]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2108      	movs	r1, #8
 8001bec:	430a      	orrs	r2, r1
 8001bee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	69da      	ldr	r2, [r3, #28]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2104      	movs	r1, #4
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	69d9      	ldr	r1, [r3, #28]
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	68da      	ldr	r2, [r3, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	61da      	str	r2, [r3, #28]
      break;
 8001c12:	e027      	b.n	8001c64 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	0011      	movs	r1, r2
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f000 fa15 	bl	800204c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	69da      	ldr	r2, [r3, #28]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2180      	movs	r1, #128	; 0x80
 8001c2e:	0109      	lsls	r1, r1, #4
 8001c30:	430a      	orrs	r2, r1
 8001c32:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	69da      	ldr	r2, [r3, #28]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	490f      	ldr	r1, [pc, #60]	; (8001c7c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001c40:	400a      	ands	r2, r1
 8001c42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	69d9      	ldr	r1, [r3, #28]
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	021a      	lsls	r2, r3, #8
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	61da      	str	r2, [r3, #28]
      break;
 8001c58:	e004      	b.n	8001c64 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8001c5a:	2317      	movs	r3, #23
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	2201      	movs	r2, #1
 8001c60:	701a      	strb	r2, [r3, #0]
      break;
 8001c62:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2238      	movs	r2, #56	; 0x38
 8001c68:	2100      	movs	r1, #0
 8001c6a:	5499      	strb	r1, [r3, r2]

  return status;
 8001c6c:	2317      	movs	r3, #23
 8001c6e:	18fb      	adds	r3, r7, r3
 8001c70:	781b      	ldrb	r3, [r3, #0]
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b006      	add	sp, #24
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	fffffbff 	.word	0xfffffbff

08001c80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c8a:	230f      	movs	r3, #15
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2238      	movs	r2, #56	; 0x38
 8001c96:	5c9b      	ldrb	r3, [r3, r2]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d101      	bne.n	8001ca0 <HAL_TIM_ConfigClockSource+0x20>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	e0bc      	b.n	8001e1a <HAL_TIM_ConfigClockSource+0x19a>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2238      	movs	r2, #56	; 0x38
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2239      	movs	r2, #57	; 0x39
 8001cac:	2102      	movs	r1, #2
 8001cae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2277      	movs	r2, #119	; 0x77
 8001cbc:	4393      	bics	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	4a58      	ldr	r2, [pc, #352]	; (8001e24 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68ba      	ldr	r2, [r7, #8]
 8001cce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2280      	movs	r2, #128	; 0x80
 8001cd6:	0192      	lsls	r2, r2, #6
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d040      	beq.n	8001d5e <HAL_TIM_ConfigClockSource+0xde>
 8001cdc:	2280      	movs	r2, #128	; 0x80
 8001cde:	0192      	lsls	r2, r2, #6
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d900      	bls.n	8001ce6 <HAL_TIM_ConfigClockSource+0x66>
 8001ce4:	e088      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001ce6:	2280      	movs	r2, #128	; 0x80
 8001ce8:	0152      	lsls	r2, r2, #5
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d100      	bne.n	8001cf0 <HAL_TIM_ConfigClockSource+0x70>
 8001cee:	e088      	b.n	8001e02 <HAL_TIM_ConfigClockSource+0x182>
 8001cf0:	2280      	movs	r2, #128	; 0x80
 8001cf2:	0152      	lsls	r2, r2, #5
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d900      	bls.n	8001cfa <HAL_TIM_ConfigClockSource+0x7a>
 8001cf8:	e07e      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001cfa:	2b70      	cmp	r3, #112	; 0x70
 8001cfc:	d018      	beq.n	8001d30 <HAL_TIM_ConfigClockSource+0xb0>
 8001cfe:	d900      	bls.n	8001d02 <HAL_TIM_ConfigClockSource+0x82>
 8001d00:	e07a      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d02:	2b60      	cmp	r3, #96	; 0x60
 8001d04:	d04f      	beq.n	8001da6 <HAL_TIM_ConfigClockSource+0x126>
 8001d06:	d900      	bls.n	8001d0a <HAL_TIM_ConfigClockSource+0x8a>
 8001d08:	e076      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d0a:	2b50      	cmp	r3, #80	; 0x50
 8001d0c:	d03b      	beq.n	8001d86 <HAL_TIM_ConfigClockSource+0x106>
 8001d0e:	d900      	bls.n	8001d12 <HAL_TIM_ConfigClockSource+0x92>
 8001d10:	e072      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d12:	2b40      	cmp	r3, #64	; 0x40
 8001d14:	d057      	beq.n	8001dc6 <HAL_TIM_ConfigClockSource+0x146>
 8001d16:	d900      	bls.n	8001d1a <HAL_TIM_ConfigClockSource+0x9a>
 8001d18:	e06e      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d1a:	2b30      	cmp	r3, #48	; 0x30
 8001d1c:	d063      	beq.n	8001de6 <HAL_TIM_ConfigClockSource+0x166>
 8001d1e:	d86b      	bhi.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	d060      	beq.n	8001de6 <HAL_TIM_ConfigClockSource+0x166>
 8001d24:	d868      	bhi.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d05d      	beq.n	8001de6 <HAL_TIM_ConfigClockSource+0x166>
 8001d2a:	2b10      	cmp	r3, #16
 8001d2c:	d05b      	beq.n	8001de6 <HAL_TIM_ConfigClockSource+0x166>
 8001d2e:	e063      	b.n	8001df8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d40:	f000 fa44 	bl	80021cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	2277      	movs	r2, #119	; 0x77
 8001d50:	4313      	orrs	r3, r2
 8001d52:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	609a      	str	r2, [r3, #8]
      break;
 8001d5c:	e052      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d6e:	f000 fa2d 	bl	80021cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	01c9      	lsls	r1, r1, #7
 8001d80:	430a      	orrs	r2, r1
 8001d82:	609a      	str	r2, [r3, #8]
      break;
 8001d84:	e03e      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d92:	001a      	movs	r2, r3
 8001d94:	f000 f9a0 	bl	80020d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2150      	movs	r1, #80	; 0x50
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 f9fa 	bl	8002198 <TIM_ITRx_SetConfig>
      break;
 8001da4:	e02e      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001db2:	001a      	movs	r2, r3
 8001db4:	f000 f9be 	bl	8002134 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2160      	movs	r1, #96	; 0x60
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f000 f9ea 	bl	8002198 <TIM_ITRx_SetConfig>
      break;
 8001dc4:	e01e      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dd2:	001a      	movs	r2, r3
 8001dd4:	f000 f980 	bl	80020d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2140      	movs	r1, #64	; 0x40
 8001dde:	0018      	movs	r0, r3
 8001de0:	f000 f9da 	bl	8002198 <TIM_ITRx_SetConfig>
      break;
 8001de4:	e00e      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0019      	movs	r1, r3
 8001df0:	0010      	movs	r0, r2
 8001df2:	f000 f9d1 	bl	8002198 <TIM_ITRx_SetConfig>
      break;
 8001df6:	e005      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001df8:	230f      	movs	r3, #15
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
      break;
 8001e00:	e000      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001e02:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2239      	movs	r2, #57	; 0x39
 8001e08:	2101      	movs	r1, #1
 8001e0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2238      	movs	r2, #56	; 0x38
 8001e10:	2100      	movs	r1, #0
 8001e12:	5499      	strb	r1, [r3, r2]

  return status;
 8001e14:	230f      	movs	r3, #15
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	781b      	ldrb	r3, [r3, #0]
}
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	b004      	add	sp, #16
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	ffff00ff 	.word	0xffff00ff

08001e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	2380      	movs	r3, #128	; 0x80
 8001e3c:	05db      	lsls	r3, r3, #23
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d007      	beq.n	8001e52 <TIM_Base_SetConfig+0x2a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a1f      	ldr	r2, [pc, #124]	; (8001ec4 <TIM_Base_SetConfig+0x9c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d003      	beq.n	8001e52 <TIM_Base_SetConfig+0x2a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a1e      	ldr	r2, [pc, #120]	; (8001ec8 <TIM_Base_SetConfig+0xa0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d108      	bne.n	8001e64 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2270      	movs	r2, #112	; 0x70
 8001e56:	4393      	bics	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	2380      	movs	r3, #128	; 0x80
 8001e68:	05db      	lsls	r3, r3, #23
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d007      	beq.n	8001e7e <TIM_Base_SetConfig+0x56>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a14      	ldr	r2, [pc, #80]	; (8001ec4 <TIM_Base_SetConfig+0x9c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d003      	beq.n	8001e7e <TIM_Base_SetConfig+0x56>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a13      	ldr	r2, [pc, #76]	; (8001ec8 <TIM_Base_SetConfig+0xa0>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d108      	bne.n	8001e90 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4a12      	ldr	r2, [pc, #72]	; (8001ecc <TIM_Base_SetConfig+0xa4>)
 8001e82:	4013      	ands	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2280      	movs	r2, #128	; 0x80
 8001e94:	4393      	bics	r3, r2
 8001e96:	001a      	movs	r2, r3
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	615a      	str	r2, [r3, #20]
}
 8001ebc:	46c0      	nop			; (mov r8, r8)
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b004      	add	sp, #16
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40010800 	.word	0x40010800
 8001ec8:	40011400 	.word	0x40011400
 8001ecc:	fffffcff 	.word	0xfffffcff

08001ed0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4393      	bics	r3, r2
 8001ee2:	001a      	movs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2270      	movs	r2, #112	; 0x70
 8001efe:	4393      	bics	r3, r2
 8001f00:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2203      	movs	r2, #3
 8001f06:	4393      	bics	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2202      	movs	r2, #2
 8001f18:	4393      	bics	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	621a      	str	r2, [r3, #32]
}
 8001f40:	46c0      	nop			; (mov r8, r8)
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b006      	add	sp, #24
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	2210      	movs	r2, #16
 8001f58:	4393      	bics	r3, r2
 8001f5a:	001a      	movs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4a13      	ldr	r2, [pc, #76]	; (8001fc4 <TIM_OC2_SetConfig+0x7c>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <TIM_OC2_SetConfig+0x80>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2220      	movs	r2, #32
 8001f92:	4393      	bics	r3, r2
 8001f94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	011b      	lsls	r3, r3, #4
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	621a      	str	r2, [r3, #32]
}
 8001fbc:	46c0      	nop			; (mov r8, r8)
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b006      	add	sp, #24
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	ffff8fff 	.word	0xffff8fff
 8001fc8:	fffffcff 	.word	0xfffffcff

08001fcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	4a1a      	ldr	r2, [pc, #104]	; (8002044 <TIM_OC3_SetConfig+0x78>)
 8001fdc:	401a      	ands	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2270      	movs	r2, #112	; 0x70
 8001ff8:	4393      	bics	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2203      	movs	r2, #3
 8002000:	4393      	bics	r3, r2
 8002002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <TIM_OC3_SetConfig+0x7c>)
 8002012:	4013      	ands	r3, r2
 8002014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	4313      	orrs	r3, r2
 8002020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685a      	ldr	r2, [r3, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	621a      	str	r2, [r3, #32]
}
 800203c:	46c0      	nop			; (mov r8, r8)
 800203e:	46bd      	mov	sp, r7
 8002040:	b006      	add	sp, #24
 8002042:	bd80      	pop	{r7, pc}
 8002044:	fffffeff 	.word	0xfffffeff
 8002048:	fffffdff 	.word	0xfffffdff

0800204c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	4a1b      	ldr	r2, [pc, #108]	; (80020c8 <TIM_OC4_SetConfig+0x7c>)
 800205c:	401a      	ands	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4a15      	ldr	r2, [pc, #84]	; (80020cc <TIM_OC4_SetConfig+0x80>)
 8002078:	4013      	ands	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4a14      	ldr	r2, [pc, #80]	; (80020d0 <TIM_OC4_SetConfig+0x84>)
 8002080:	4013      	ands	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	4313      	orrs	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <TIM_OC4_SetConfig+0x88>)
 8002094:	4013      	ands	r3, r2
 8002096:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	031b      	lsls	r3, r3, #12
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	621a      	str	r2, [r3, #32]
}
 80020be:	46c0      	nop			; (mov r8, r8)
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b006      	add	sp, #24
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	ffffefff 	.word	0xffffefff
 80020cc:	ffff8fff 	.word	0xffff8fff
 80020d0:	fffffcff 	.word	0xfffffcff
 80020d4:	ffffdfff 	.word	0xffffdfff

080020d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	2201      	movs	r2, #1
 80020f0:	4393      	bics	r3, r2
 80020f2:	001a      	movs	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	22f0      	movs	r2, #240	; 0xf0
 8002102:	4393      	bics	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	220a      	movs	r2, #10
 8002114:	4393      	bics	r3, r2
 8002116:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4313      	orrs	r3, r2
 800211e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	697a      	ldr	r2, [r7, #20]
 800212a:	621a      	str	r2, [r3, #32]
}
 800212c:	46c0      	nop			; (mov r8, r8)
 800212e:	46bd      	mov	sp, r7
 8002130:	b006      	add	sp, #24
 8002132:	bd80      	pop	{r7, pc}

08002134 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	2210      	movs	r2, #16
 8002146:	4393      	bics	r3, r2
 8002148:	001a      	movs	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <TIM_TI2_ConfigInputStage+0x60>)
 800215e:	4013      	ands	r3, r2
 8002160:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	031b      	lsls	r3, r3, #12
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	4313      	orrs	r3, r2
 800216a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	22a0      	movs	r2, #160	; 0xa0
 8002170:	4393      	bics	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	011b      	lsls	r3, r3, #4
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	621a      	str	r2, [r3, #32]
}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	46bd      	mov	sp, r7
 800218e:	b006      	add	sp, #24
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	ffff0fff 	.word	0xffff0fff

08002198 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2270      	movs	r2, #112	; 0x70
 80021ac:	4393      	bics	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	2207      	movs	r2, #7
 80021b8:	4313      	orrs	r3, r2
 80021ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	609a      	str	r2, [r3, #8]
}
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b004      	add	sp, #16
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
 80021d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	4a09      	ldr	r2, [pc, #36]	; (8002208 <TIM_ETR_SetConfig+0x3c>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	021a      	lsls	r2, r3, #8
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	609a      	str	r2, [r3, #8]
}
 8002200:	46c0      	nop			; (mov r8, r8)
 8002202:	46bd      	mov	sp, r7
 8002204:	b006      	add	sp, #24
 8002206:	bd80      	pop	{r7, pc}
 8002208:	ffff00ff 	.word	0xffff00ff

0800220c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	221f      	movs	r2, #31
 800221c:	4013      	ands	r3, r2
 800221e:	2201      	movs	r2, #1
 8002220:	409a      	lsls	r2, r3
 8002222:	0013      	movs	r3, r2
 8002224:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	43d2      	mvns	r2, r2
 800222e:	401a      	ands	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a1a      	ldr	r2, [r3, #32]
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	211f      	movs	r1, #31
 800223c:	400b      	ands	r3, r1
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4099      	lsls	r1, r3
 8002242:	000b      	movs	r3, r1
 8002244:	431a      	orrs	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	621a      	str	r2, [r3, #32]
}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	46bd      	mov	sp, r7
 800224e:	b006      	add	sp, #24
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2238      	movs	r2, #56	; 0x38
 8002262:	5c9b      	ldrb	r3, [r3, r2]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d101      	bne.n	800226c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002268:	2302      	movs	r3, #2
 800226a:	e042      	b.n	80022f2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2238      	movs	r2, #56	; 0x38
 8002270:	2101      	movs	r1, #1
 8002272:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2239      	movs	r2, #57	; 0x39
 8002278:	2102      	movs	r1, #2
 800227a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2270      	movs	r2, #112	; 0x70
 8002290:	4393      	bics	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	4313      	orrs	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	05db      	lsls	r3, r3, #23
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a11      	ldr	r2, [pc, #68]	; (80022fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d004      	beq.n	80022c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0f      	ldr	r2, [pc, #60]	; (8002300 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10c      	bne.n	80022e0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2280      	movs	r2, #128	; 0x80
 80022ca:	4393      	bics	r3, r2
 80022cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2239      	movs	r2, #57	; 0x39
 80022e4:	2101      	movs	r1, #1
 80022e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2238      	movs	r2, #56	; 0x38
 80022ec:	2100      	movs	r1, #0
 80022ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	0018      	movs	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b004      	add	sp, #16
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	40010800 	.word	0x40010800
 8002300:	40011400 	.word	0x40011400

08002304 <memset>:
 8002304:	0003      	movs	r3, r0
 8002306:	1882      	adds	r2, r0, r2
 8002308:	4293      	cmp	r3, r2
 800230a:	d100      	bne.n	800230e <memset+0xa>
 800230c:	4770      	bx	lr
 800230e:	7019      	strb	r1, [r3, #0]
 8002310:	3301      	adds	r3, #1
 8002312:	e7f9      	b.n	8002308 <memset+0x4>

08002314 <__libc_init_array>:
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	2600      	movs	r6, #0
 8002318:	4c0c      	ldr	r4, [pc, #48]	; (800234c <__libc_init_array+0x38>)
 800231a:	4d0d      	ldr	r5, [pc, #52]	; (8002350 <__libc_init_array+0x3c>)
 800231c:	1b64      	subs	r4, r4, r5
 800231e:	10a4      	asrs	r4, r4, #2
 8002320:	42a6      	cmp	r6, r4
 8002322:	d109      	bne.n	8002338 <__libc_init_array+0x24>
 8002324:	2600      	movs	r6, #0
 8002326:	f000 f819 	bl	800235c <_init>
 800232a:	4c0a      	ldr	r4, [pc, #40]	; (8002354 <__libc_init_array+0x40>)
 800232c:	4d0a      	ldr	r5, [pc, #40]	; (8002358 <__libc_init_array+0x44>)
 800232e:	1b64      	subs	r4, r4, r5
 8002330:	10a4      	asrs	r4, r4, #2
 8002332:	42a6      	cmp	r6, r4
 8002334:	d105      	bne.n	8002342 <__libc_init_array+0x2e>
 8002336:	bd70      	pop	{r4, r5, r6, pc}
 8002338:	00b3      	lsls	r3, r6, #2
 800233a:	58eb      	ldr	r3, [r5, r3]
 800233c:	4798      	blx	r3
 800233e:	3601      	adds	r6, #1
 8002340:	e7ee      	b.n	8002320 <__libc_init_array+0xc>
 8002342:	00b3      	lsls	r3, r6, #2
 8002344:	58eb      	ldr	r3, [r5, r3]
 8002346:	4798      	blx	r3
 8002348:	3601      	adds	r6, #1
 800234a:	e7f2      	b.n	8002332 <__libc_init_array+0x1e>
 800234c:	08002398 	.word	0x08002398
 8002350:	08002398 	.word	0x08002398
 8002354:	0800239c 	.word	0x0800239c
 8002358:	08002398 	.word	0x08002398

0800235c <_init>:
 800235c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002362:	bc08      	pop	{r3}
 8002364:	469e      	mov	lr, r3
 8002366:	4770      	bx	lr

08002368 <_fini>:
 8002368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800236a:	46c0      	nop			; (mov r8, r8)
 800236c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800236e:	bc08      	pop	{r3}
 8002370:	469e      	mov	lr, r3
 8002372:	4770      	bx	lr
