<root><simulation><result_generated_time />2023-05-17 19:22:43<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [800, 1, 1], 'O': [25, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 25)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 25)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 25)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 4), ('OY', 2), ('OX', 50)], [('FX', 3), ('FY', 3)], [('C', 2)]]<I />[[('K', 16), ('C', 4), ('OY', 2)], [('OX', 50), ('FX', 3), ('FY', 3)], [('C', 2)]]<O />[[('K', 16), ('C', 4), ('OY', 2)], [('OX', 50), ('FX', 3), ('FY', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [25.0, 100, 1, 1], 'I': [1.0, 16.0, 1.0, 1.0], 'O': [32.0, 4, 18, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 147456, 294912], 'I': [64, 23040000, 46080000], 'O': [256, 320000, 320000], 'O_partial': [256, 320000, 0], 'O_final': [0, 0, 320000]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.12, 0.69, 0.0], 'O': [0.5, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.7, 0.0], 'I': [0.12, 0.7, 0.0], 'O': [0.5, 0.7, 0.0]}<effective_mem_size_bit />{'W': [512, 49152, 147456], 'I': [64, 23040000, 23040000], 'O': [128, 320000, 320000], 'O_partial': [128, 320000, 0], 'O_final': [0, 0, 320000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [800, 25, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [25, 25, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3686400, 36864], [36864, 36864], [36864, 0]]<I />[[5760000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(2840000, 2880000), (720000, 680000)], [(680000, 720000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(2840000, 2880000), (720000, 680000)], [(680000, 720000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[460800, 4608], [576, 576], [144, 0]]<I />[[720000, 720000], [90000, 90000], [22500, 0]]<O />[[(355000, 360000), (90000, 85000)], [(10625, 11250), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([355000, 360000], [90000, 85000]), ([10625, 11250], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />25804800</mac_count></basic_info><energy><total_energy />202803519.8<mem_energy_breakdown><W />[156.5, 114.2, 191.8]<I />[504.4, 17836.9, 29966.6]<O />[311.8, 2229.6, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />1290240.0<total />202752000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5607<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.7177<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />160520<latency_cycle_without_data_loading />115200<ideal_computing_cycle />115200<data_loading><load_cycle_total />45320<load_cycle_individual />{'W': [32, 288, 0], 'I': [100, 45000, 0]}<load_cycle_combined />{'W': 288, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-115199], [-952, -544], [-57312, -57528]], 'I': [[-115199], [-114173, -25172], [-12600, -46350]], 'O': [[-115200], [-111600, -104400], [-114575, -115044]]}<mem_stall_cycle_shared />{'W': [[-115199], [-952, 0], [0, 0]], 'I': [[-115199], [-114173, 0], [0, 0]], 'O': [[-115200], [-111600, -104400], [-114575, -115044]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 147456, 294912], 'I': [64, 23040000, 46080000], 'O': [256, 320000, 320000], 'O_partial': [256, 320000, 0], 'O_final': [0, 0, 320000]}<data_size_each_level_total />{'W': [16384, 147456, 294912], 'I': [51200, 23040000, 46080000], 'O': [6400, 320000, 320000]}<loop_cycles_each_level />{'W': [6400, 57600, 115200], 'I': [128, 57600, 115200], 'O': [128, 115200, 115200]}<top_ir_loop_size />{'W': [100, 1, 1], 'I': [1, 9, 1], 'O': [1, 18, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [2.6, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.5], [400.0, 400.0], [400.0, 400.0]], 'O': [[8.0, 2.0], [50.0, 2.8], [2.8, 2.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.5], [400.0, 3600.0], [3600.0, 400.0]], 'O': [[8.0, 2.0], [50.0, 50.0], [50.0, 2.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 2.6], [2.6, 0]], 'I': [[8.0, 0.5], [400.0, 400.0], [400.0, 0]], 'O': [[8.0, 2.0], [50.0, 2.8], [2.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [708.8, 452.6], [402.6, 2.8]], 'I': [[8.0, 0.5], [708.8, 452.6], [402.6, 2.8]], 'O': [[8.0, 2.0], [708.8, 452.6], [402.6, 2.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 115200], [64, 6400, 18], [57600, 57600, 2]], 'I': [[1, 1, 115200], [128, 128, 900], [57600, 57600, 2]], 'O': [[1, 1, 115200], [128, 128, 900], [115200, 115200, 1]]}<trans_time_real />{'W': [[0, 1, 115200], [[8, 6400, 18], [32, 6400, 18]], [[288, 57600, 2], [72, 57600, 2]]], 'I': [[0, 1, 115200], [[1, 128, 900], [100, 128, 900]], [[45000, 57600, 2], [11250, 57600, 2]]], 'O': [[0, 1, 115200], [[4, 128, 900], [12, 128, 900]], [[625, 115200, 1], [156, 115200, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -32], [-57312, -57528]], 'I': [[-1], [-127, -28], [-12600, -46350]], 'O': [[-1], [-124, -116], [-114575, -115044]]}<single_stall_count />{'W': [115199, 17, 1], 'I': [115199, 899, 1], 'O': [115200, 900, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [288, 0], 'I': [45000, 0], 'O': [625, 0]}, 1: {'W': [544, 288], 'I': [89900, 45000], 'O': [10800, 625]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-69912, -115200], [-114575, -115200]], 1: [[-13956, -69912], [-104400, -114575]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />7</simulation></root>