Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/test_dec_isim_beh.exe -prj C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/test_dec_beh.prj work.test_dec 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/encoder.vhd" into library work
Parsing VHDL file "C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/decoder.vhd" into library work
Parsing VHDL file "C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/test_dec.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package attributes
Compiling package std_logic_misc
Compiling architecture behavioral of entity encoder [encoder_default]
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavior of entity test_dec
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/Fabio/Downloads/HaaFuncionandoJaneiro-20180501T153158Z-001/TrabalhoCLC/test_dec_isim_beh.exe
Fuse Memory Usage: 30704 KB
Fuse CPU Usage: 311 ms
