# Default settings for synthesis in Vivado, for project/technology configuration and overriding.
synthesis.vivado:
  binary: "vivado" # Location of the binary.
  setup_script: "/tools/projects/erichang/hammer-examples/vivado_setup.sh" # Location of the vivado setup script
  # type: Optional[str]
  constraints_file: "/tools/projects/erichang/hammer-examples/vc707.xdc" # Location of the constraints file
  # type: Optional[str]
  board_files: "" # FPGA board files to add to board repository.  Empty string for no board files.
  board_name: "vc707" # FPGA board name
  part_fpga: "xc7vx485tffg1761-2" # FPGA part name
  part_board: "xilinx.com:vc707:part0:1.3" # FPGA board part
  dcp_macro_dir: "" # DCP macro files directory.  Empty string for no DCP macro.
  ip_def_tcl: "" # IP definition TCL file.  Empty string for no IP.
  generate_only: false # Generate the TCL file but do not run it yet.
