$comment
	File created using the following command:
		vcd file controlUnit.msim.vcd -direction
$end
$date
	Fri May 23 15:23:59 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module controlUnit_vlg_vec_tst $end
$var reg 1 ! RegWRT $end
$var reg 5 " sw [4:0] $end
$var reg 1 # topclock $end
$var reg 1 $ topreset $end
$var wire 1 % hex0 [6] $end
$var wire 1 & hex0 [5] $end
$var wire 1 ' hex0 [4] $end
$var wire 1 ( hex0 [3] $end
$var wire 1 ) hex0 [2] $end
$var wire 1 * hex0 [1] $end
$var wire 1 + hex0 [0] $end
$var wire 1 , hex1 [6] $end
$var wire 1 - hex1 [5] $end
$var wire 1 . hex1 [4] $end
$var wire 1 / hex1 [3] $end
$var wire 1 0 hex1 [2] $end
$var wire 1 1 hex1 [1] $end
$var wire 1 2 hex1 [0] $end
$var wire 1 3 hex2 [6] $end
$var wire 1 4 hex2 [5] $end
$var wire 1 5 hex2 [4] $end
$var wire 1 6 hex2 [3] $end
$var wire 1 7 hex2 [2] $end
$var wire 1 8 hex2 [1] $end
$var wire 1 9 hex2 [0] $end
$var wire 1 : hex3 [6] $end
$var wire 1 ; hex3 [5] $end
$var wire 1 < hex3 [4] $end
$var wire 1 = hex3 [3] $end
$var wire 1 > hex3 [2] $end
$var wire 1 ? hex3 [1] $end
$var wire 1 @ hex3 [0] $end
$var wire 1 A hex4 [6] $end
$var wire 1 B hex4 [5] $end
$var wire 1 C hex4 [4] $end
$var wire 1 D hex4 [3] $end
$var wire 1 E hex4 [2] $end
$var wire 1 F hex4 [1] $end
$var wire 1 G hex4 [0] $end
$var wire 1 H hex5 [6] $end
$var wire 1 I hex5 [5] $end
$var wire 1 J hex5 [4] $end
$var wire 1 K hex5 [3] $end
$var wire 1 L hex5 [2] $end
$var wire 1 M hex5 [1] $end
$var wire 1 N hex5 [0] $end
$var wire 1 O hex6 [6] $end
$var wire 1 P hex6 [5] $end
$var wire 1 Q hex6 [4] $end
$var wire 1 R hex6 [3] $end
$var wire 1 S hex6 [2] $end
$var wire 1 T hex6 [1] $end
$var wire 1 U hex6 [0] $end
$var wire 1 V hex7 [6] $end
$var wire 1 W hex7 [5] $end
$var wire 1 X hex7 [4] $end
$var wire 1 Y hex7 [3] $end
$var wire 1 Z hex7 [2] $end
$var wire 1 [ hex7 [1] $end
$var wire 1 \ hex7 [0] $end
$var wire 1 ] leds [9] $end
$var wire 1 ^ leds [8] $end
$var wire 1 _ leds [7] $end
$var wire 1 ` leds [6] $end
$var wire 1 a leds [5] $end
$var wire 1 b leds [4] $end
$var wire 1 c leds [3] $end
$var wire 1 d leds [2] $end
$var wire 1 e leds [1] $end
$var wire 1 f leds [0] $end
$var wire 1 g sampler $end
$scope module i1 $end
$var wire 1 h gnd $end
$var wire 1 i vcc $end
$var wire 1 j unknown $end
$var tri1 1 k devclrn $end
$var tri1 1 l devpor $end
$var tri1 1 m devoe $end
$var wire 1 n hex0[0]~output_o $end
$var wire 1 o hex0[1]~output_o $end
$var wire 1 p hex0[2]~output_o $end
$var wire 1 q hex0[3]~output_o $end
$var wire 1 r hex0[4]~output_o $end
$var wire 1 s hex0[5]~output_o $end
$var wire 1 t hex0[6]~output_o $end
$var wire 1 u hex1[0]~output_o $end
$var wire 1 v hex1[1]~output_o $end
$var wire 1 w hex1[2]~output_o $end
$var wire 1 x hex1[3]~output_o $end
$var wire 1 y hex1[4]~output_o $end
$var wire 1 z hex1[5]~output_o $end
$var wire 1 { hex1[6]~output_o $end
$var wire 1 | hex2[0]~output_o $end
$var wire 1 } hex2[1]~output_o $end
$var wire 1 ~ hex2[2]~output_o $end
$var wire 1 !! hex2[3]~output_o $end
$var wire 1 "! hex2[4]~output_o $end
$var wire 1 #! hex2[5]~output_o $end
$var wire 1 $! hex2[6]~output_o $end
$var wire 1 %! hex3[0]~output_o $end
$var wire 1 &! hex3[1]~output_o $end
$var wire 1 '! hex3[2]~output_o $end
$var wire 1 (! hex3[3]~output_o $end
$var wire 1 )! hex3[4]~output_o $end
$var wire 1 *! hex3[5]~output_o $end
$var wire 1 +! hex3[6]~output_o $end
$var wire 1 ,! hex4[0]~output_o $end
$var wire 1 -! hex4[1]~output_o $end
$var wire 1 .! hex4[2]~output_o $end
$var wire 1 /! hex4[3]~output_o $end
$var wire 1 0! hex4[4]~output_o $end
$var wire 1 1! hex4[5]~output_o $end
$var wire 1 2! hex4[6]~output_o $end
$var wire 1 3! hex5[0]~output_o $end
$var wire 1 4! hex5[1]~output_o $end
$var wire 1 5! hex5[2]~output_o $end
$var wire 1 6! hex5[3]~output_o $end
$var wire 1 7! hex5[4]~output_o $end
$var wire 1 8! hex5[5]~output_o $end
$var wire 1 9! hex5[6]~output_o $end
$var wire 1 :! hex6[0]~output_o $end
$var wire 1 ;! hex6[1]~output_o $end
$var wire 1 <! hex6[2]~output_o $end
$var wire 1 =! hex6[3]~output_o $end
$var wire 1 >! hex6[4]~output_o $end
$var wire 1 ?! hex6[5]~output_o $end
$var wire 1 @! hex6[6]~output_o $end
$var wire 1 A! hex7[0]~output_o $end
$var wire 1 B! hex7[1]~output_o $end
$var wire 1 C! hex7[2]~output_o $end
$var wire 1 D! hex7[3]~output_o $end
$var wire 1 E! hex7[4]~output_o $end
$var wire 1 F! hex7[5]~output_o $end
$var wire 1 G! hex7[6]~output_o $end
$var wire 1 H! leds[0]~output_o $end
$var wire 1 I! leds[1]~output_o $end
$var wire 1 J! leds[2]~output_o $end
$var wire 1 K! leds[3]~output_o $end
$var wire 1 L! leds[4]~output_o $end
$var wire 1 M! leds[5]~output_o $end
$var wire 1 N! leds[6]~output_o $end
$var wire 1 O! leds[7]~output_o $end
$var wire 1 P! leds[8]~output_o $end
$var wire 1 Q! leds[9]~output_o $end
$var wire 1 R! topclock~input_o $end
$var wire 1 S! topclock~inputclkctrl_outclk $end
$var wire 1 T! f1|pc[0]~9_combout $end
$var wire 1 U! topreset~input_o $end
$var wire 1 V! topreset~inputclkctrl_outclk $end
$var wire 1 W! f1|pc[1]~3_combout $end
$var wire 1 X! f1|pc[1]~4 $end
$var wire 1 Y! f1|pc[2]~5_combout $end
$var wire 1 Z! f1|pc[2]~6 $end
$var wire 1 [! f1|pc[3]~7_combout $end
$var wire 1 \! f1|mem~4_combout $end
$var wire 1 ]! sw[2]~input_o $end
$var wire 1 ^! sw[3]~input_o $end
$var wire 1 _! Equal0~0_combout $end
$var wire 1 `! sw[1]~input_o $end
$var wire 1 a! sw[4]~input_o $end
$var wire 1 b! sw[0]~input_o $end
$var wire 1 c! Equal4~0_combout $end
$var wire 1 d! Equal3~0_combout $end
$var wire 1 e! Equal2~0_combout $end
$var wire 1 f! hexout[1]~12_combout $end
$var wire 1 g! hexout[1]~13_combout $end
$var wire 1 h! f1|mem~6_combout $end
$var wire 1 i! hexout[1]~14_combout $end
$var wire 1 j! RegWRT~input_o $end
$var wire 1 k! f1|mem~0_combout $end
$var wire 1 l! F2|Reg_File[31][0]~0_combout $end
$var wire 1 m! F2|Reg_File[31][0]~q $end
$var wire 1 n! f1|mem~5_combout $end
$var wire 1 o! F2|Mux95~0_combout $end
$var wire 1 p! hexout[1]~15_combout $end
$var wire 1 q! f1|mem~7_combout $end
$var wire 1 r! hexout[1]~16_combout $end
$var wire 1 s! hexout[3]~17_combout $end
$var wire 1 t! Equal5~0_combout $end
$var wire 1 u! Equal0~1_combout $end
$var wire 1 v! Equal1~0_combout $end
$var wire 1 w! hexout[9]~18_combout $end
$var wire 1 x! hexout[9]~18clkctrl_outclk $end
$var wire 1 y! f1|mem~8_combout $end
$var wire 1 z! f1|mem~9_combout $end
$var wire 1 {! hexout[0]~22_combout $end
$var wire 1 |! f1|mem~10_combout $end
$var wire 1 }! hexout[0]~23_combout $end
$var wire 1 ~! hexout[23]~24_combout $end
$var wire 1 !" F2|Decoder0~0_combout $end
$var wire 1 "" F2|Reg_File[4][2]~1_combout $end
$var wire 1 #" F2|Reg_File[4][2]~q $end
$var wire 1 $" hexout[2]~25_combout $end
$var wire 1 %" hexout[3]~19_combout $end
$var wire 1 &" hexout[2]~26_combout $end
$var wire 1 '" hexout[2]~27_combout $end
$var wire 1 (" hexout[2]~28_combout $end
$var wire 1 )" hexout[2]~29_combout $end
$var wire 1 *" hexout[2]~30_combout $end
$var wire 1 +" hexout[3]~20_combout $end
$var wire 1 ," hexout[3]~21_combout $end
$var wire 1 -" u0|cathodes[0]~0_combout $end
$var wire 1 ." u0|cathodes[1]~1_combout $end
$var wire 1 /" u0|cathodes[2]~2_combout $end
$var wire 1 0" u0|cathodes[3]~3_combout $end
$var wire 1 1" u0|cathodes[4]~4_combout $end
$var wire 1 2" u0|cathodes[5]~5_combout $end
$var wire 1 3" u0|cathodes[6]~6_combout $end
$var wire 1 4" hexout[5]~31_combout $end
$var wire 1 5" u1|cathodes[0]~0_combout $end
$var wire 1 6" hexout[6]~32_combout $end
$var wire 1 7" u1|cathodes[1]~1_combout $end
$var wire 1 8" u1|cathodes[2]~2_combout $end
$var wire 1 9" u1|cathodes[3]~3_combout $end
$var wire 1 :" u1|cathodes[4]~4_combout $end
$var wire 1 ;" u1|cathodes[5]~5_combout $end
$var wire 1 <" u1|cathodes[6]~6_combout $end
$var wire 1 =" u3|cathodes[0]~0_combout $end
$var wire 1 >" u3|cathodes[3]~1_combout $end
$var wire 1 ?" u3|cathodes[5]~2_combout $end
$var wire 1 @" u1|cathodes[6]~7_combout $end
$var wire 1 A" hexout[17]~39_combout $end
$var wire 1 B" hexout[18]~38_combout $end
$var wire 1 C" hexout[26]~33_combout $end
$var wire 1 D" hexout[16]~40_combout $end
$var wire 1 E" u4|cathodes[0]~0_combout $end
$var wire 1 F" u4|cathodes[1]~1_combout $end
$var wire 1 G" u4|cathodes[2]~2_combout $end
$var wire 1 H" u4|cathodes[3]~3_combout $end
$var wire 1 I" u4|cathodes[4]~4_combout $end
$var wire 1 J" u4|cathodes[5]~5_combout $end
$var wire 1 K" u4|cathodes[6]~6_combout $end
$var wire 1 L" hexout[23]~43_combout $end
$var wire 1 M" hexout[21]~42_combout $end
$var wire 1 N" hexout[22]~41_combout $end
$var wire 1 O" u5|cathodes[0]~0_combout $end
$var wire 1 P" u5|cathodes[1]~1_combout $end
$var wire 1 Q" u5|cathodes[2]~2_combout $end
$var wire 1 R" u5|cathodes[3]~3_combout $end
$var wire 1 S" u5|cathodes[4]~4_combout $end
$var wire 1 T" u5|cathodes[5]~5_combout $end
$var wire 1 U" u5|cathodes[6]~6_combout $end
$var wire 1 V" f1|mem~1_combout $end
$var wire 1 W" hexout[26]~35_combout $end
$var wire 1 X" f1|mem~2_combout $end
$var wire 1 Y" hexout[27]~34_combout $end
$var wire 1 Z" u6|cathodes[0]~0_combout $end
$var wire 1 [" u6|cathodes[1]~1_combout $end
$var wire 1 \" u6|cathodes[1]~2_combout $end
$var wire 1 ]" u6|cathodes[3]~3_combout $end
$var wire 1 ^" u6|cathodes[4]~4_combout $end
$var wire 1 _" u6|cathodes[5]~5_combout $end
$var wire 1 `" u6|cathodes[6]~6_combout $end
$var wire 1 a" f1|mem~3_combout $end
$var wire 1 b" hexout[29]~36_combout $end
$var wire 1 c" hexout[28]~37_combout $end
$var wire 1 d" u7|cathodes[0]~0_combout $end
$var wire 1 e" u7|cathodes[1]~1_combout $end
$var wire 1 f" u7|cathodes[2]~2_combout $end
$var wire 1 g" u7|cathodes[3]~3_combout $end
$var wire 1 h" u7|cathodes[4]~4_combout $end
$var wire 1 i" u7|cathodes[5]~5_combout $end
$var wire 1 j" u7|cathodes[6]~6_combout $end
$var wire 1 k" Mux9~8_combout $end
$var wire 1 l" Mux8~5_combout $end
$var wire 1 m" Mux7~8_combout $end
$var wire 1 n" Mux5~8_combout $end
$var wire 1 o" Mux4~13_combout $end
$var wire 1 p" Mux3~0_combout $end
$var wire 1 q" Mux4~14_combout $end
$var wire 1 r" f1|pc [31] $end
$var wire 1 s" f1|pc [30] $end
$var wire 1 t" f1|pc [29] $end
$var wire 1 u" f1|pc [28] $end
$var wire 1 v" f1|pc [27] $end
$var wire 1 w" f1|pc [26] $end
$var wire 1 x" f1|pc [25] $end
$var wire 1 y" f1|pc [24] $end
$var wire 1 z" f1|pc [23] $end
$var wire 1 {" f1|pc [22] $end
$var wire 1 |" f1|pc [21] $end
$var wire 1 }" f1|pc [20] $end
$var wire 1 ~" f1|pc [19] $end
$var wire 1 !# f1|pc [18] $end
$var wire 1 "# f1|pc [17] $end
$var wire 1 ## f1|pc [16] $end
$var wire 1 $# f1|pc [15] $end
$var wire 1 %# f1|pc [14] $end
$var wire 1 &# f1|pc [13] $end
$var wire 1 '# f1|pc [12] $end
$var wire 1 (# f1|pc [11] $end
$var wire 1 )# f1|pc [10] $end
$var wire 1 *# f1|pc [9] $end
$var wire 1 +# f1|pc [8] $end
$var wire 1 ,# f1|pc [7] $end
$var wire 1 -# f1|pc [6] $end
$var wire 1 .# f1|pc [5] $end
$var wire 1 /# f1|pc [4] $end
$var wire 1 0# f1|pc [3] $end
$var wire 1 1# f1|pc [2] $end
$var wire 1 2# f1|pc [1] $end
$var wire 1 3# f1|pc [0] $end
$var wire 1 4# hexout [31] $end
$var wire 1 5# hexout [30] $end
$var wire 1 6# hexout [29] $end
$var wire 1 7# hexout [28] $end
$var wire 1 8# hexout [27] $end
$var wire 1 9# hexout [26] $end
$var wire 1 :# hexout [25] $end
$var wire 1 ;# hexout [24] $end
$var wire 1 <# hexout [23] $end
$var wire 1 =# hexout [22] $end
$var wire 1 ># hexout [21] $end
$var wire 1 ?# hexout [20] $end
$var wire 1 @# hexout [19] $end
$var wire 1 A# hexout [18] $end
$var wire 1 B# hexout [17] $end
$var wire 1 C# hexout [16] $end
$var wire 1 D# hexout [15] $end
$var wire 1 E# hexout [14] $end
$var wire 1 F# hexout [13] $end
$var wire 1 G# hexout [12] $end
$var wire 1 H# hexout [11] $end
$var wire 1 I# hexout [10] $end
$var wire 1 J# hexout [9] $end
$var wire 1 K# hexout [8] $end
$var wire 1 L# hexout [7] $end
$var wire 1 M# hexout [6] $end
$var wire 1 N# hexout [5] $end
$var wire 1 O# hexout [4] $end
$var wire 1 P# hexout [3] $end
$var wire 1 Q# hexout [2] $end
$var wire 1 R# hexout [1] $end
$var wire 1 S# hexout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0+
0*
0)
0(
0'
0&
1%
02
01
00
0/
0.
0-
1,
09
08
07
06
05
04
13
0@
0?
0>
0=
0<
0;
1:
0G
0F
1E
0D
0C
1B
0A
0N
0M
1L
0K
0J
1I
0H
0U
1T
1S
0R
0Q
0P
1O
0\
0[
0Z
0Y
0X
0W
0V
0f
0e
0d
0c
0b
1a
1`
1_
1^
0]
xg
0h
1i
xj
1k
1l
1m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
1.!
0/!
00!
11!
02!
03!
04!
15!
06!
07!
18!
09!
0:!
1;!
1<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
1N!
1O!
1P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
1e!
1f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
1t!
0u!
0v!
1w!
1x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
1W"
0X"
1Y"
0Z"
1["
1\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
1q"
03#
02#
01#
00#
z/#
z.#
z-#
z,#
z+#
z*#
z)#
z(#
z'#
z&#
z%#
z$#
z##
z"#
z!#
z~"
z}"
z|"
z{"
zz"
zy"
zx"
zw"
zv"
zu"
zt"
zs"
zr"
0S#
0R#
0Q#
0P#
zO#
0N#
zM#
0L#
zK#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
0C#
1B#
0A#
0@#
z?#
1>#
0=#
0<#
z;#
z:#
19#
18#
07#
06#
z5#
z4#
$end
#30000
1!
1j!
0g
#60000
1#
1R!
1S!
1g
13#
1y!
1q!
1h!
1W!
0T!
1B"
1{!
0A"
1N"
1A#
1}!
0B#
1=#
1G"
1S#
1Q"
0J"
1I"
1H"
1E"
0T"
1P"
0.!
05!
01!
10!
1/!
1,!
08!
14!
0E
0L
0B
1C
1D
1G
0I
1M
12"
11"
10"
1-"
1s
1r
1q
1n
1&
1'
1(
1+
#190000
0!
0j!
0g
#220000
0#
0R!
0S!
1g
#300000
1#
1R!
1S!
0g
12#
03#
1X"
1V"
1~!
0z!
0y!
0q!
1n!
0h!
1\!
1T!
0q"
0o"
1l"
0Y"
0W"
1L"
1$"
0M"
0{!
0B"
1A"
1r!
14"
1'"
0N"
0P!
0O!
0M!
1Q!
1I!
0^
0_
0a
1]
1e
08#
09#
1<#
0>#
0}!
0A#
1B#
1R#
0=#
1N#
0S#
0G"
1'!
1>
0\"
0["
1j"
0P"
1J"
0I"
0H"
0E"
03"
00"
0-"
0@"
1?"
0<"
1;"
18"
1.!
0<!
0;!
1G!
04!
11!
00!
0/!
0,!
0t
0q
0n
0+!
1*!
0{
1z
1w
1E
0S
0T
1V
0M
1B
0C
0D
0G
0%
0(
0+
0:
1;
0,
1-
10
01"
1/"
0r
1p
0'
1)
#450000
0#
0R!
0S!
1g
#1000000
