
*** Running vivado
    with args -log fft_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fft_top.tcl -notrace
Command: synth_design -top fft_top -part xcku035-ffva1156-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035-ffva1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035-ffva1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9118 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.715 ; gain = 45.984 ; free physical = 8443 ; free virtual = 11823
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_top' [/home/will/DSP/HW6/lab_6/src/fft_top.vhd:25]
INFO: [Synth 8-3491] module 'butterfly_st1' declared at '/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:11' bound to instance 'Stage1' of component 'butterfly_st1' [/home/will/DSP/HW6/lab_6/src/fft_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'butterfly_st1' [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:23]
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_04' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:39]
INFO: [Synth 8-638] synthesizing module 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'complex_mult' declared at '/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:10' bound to instance 'Mult_stage' of component 'complex_mult' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:76]
INFO: [Synth 8-638] synthesizing module 'complex_mult' [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex_mult' (1#1) [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter n bound to: 7 - type: integer 
	Parameter i bound to: 16 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Add_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:92]
INFO: [Synth 8-638] synthesizing module 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 16 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub' (2#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter n bound to: 7 - type: integer 
	Parameter i bound to: 16 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Sub_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:110]
INFO: [Synth 8-638] synthesizing module 'complex_addsub__parameterized1' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 16 - type: integer 
	Parameter n bound to: 7 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub__parameterized1' (2#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter iw bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Add_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:127]
INFO: [Synth 8-638] synthesizing module 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'eight_right_shift' (3#1) [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Sub_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'mult_add_block' (4#1) [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_26' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:50]
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_15' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:61]
	Parameter n bound to: 7 - type: integer 
	Parameter s bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_37' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'butterfly_st1' (5#1) [/home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd:23]
INFO: [Synth 8-3491] module 'butterfly_st2' declared at '/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:11' bound to instance 'Stage2' of component 'butterfly_st2' [/home/will/DSP/HW6/lab_6/src/fft_top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'butterfly_st2' [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:26]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_02' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mult_add_block__parameterized2' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 9 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 9 - type: integer 
	Parameter s bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'complex_mult' declared at '/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:10' bound to instance 'Mult_stage' of component 'complex_mult' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:76]
INFO: [Synth 8-638] synthesizing module 'complex_mult__parameterized1' [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 9 - type: integer 
	Parameter s bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex_mult__parameterized1' (5#1) [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter n bound to: 9 - type: integer 
	Parameter i bound to: 19 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Add_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:92]
INFO: [Synth 8-638] synthesizing module 'complex_addsub__parameterized3' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 19 - type: integer 
	Parameter n bound to: 9 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub__parameterized3' (5#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter n bound to: 9 - type: integer 
	Parameter i bound to: 19 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Sub_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:110]
INFO: [Synth 8-638] synthesizing module 'complex_addsub__parameterized5' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 19 - type: integer 
	Parameter n bound to: 9 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub__parameterized5' (5#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter iw bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Add_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:127]
INFO: [Synth 8-638] synthesizing module 'eight_right_shift__parameterized2' [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'eight_right_shift__parameterized2' (5#1) [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Sub_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'mult_add_block__parameterized2' (5#1) [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_13' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:51]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_46' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:61]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_57' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'butterfly_st2' (6#1) [/home/will/DSP/HW6/lab_6/src/butterfly_st2.vhd:26]
INFO: [Synth 8-3491] module 'butterfly_st3' declared at '/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:11' bound to instance 'Stage3' of component 'butterfly_st3' [/home/will/DSP/HW6/lab_6/src/fft_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'butterfly_st3' [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:27]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_04' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mult_add_block__parameterized4' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 12 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 12 - type: integer 
	Parameter s bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'complex_mult' declared at '/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:10' bound to instance 'Mult_stage' of component 'complex_mult' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:76]
INFO: [Synth 8-638] synthesizing module 'complex_mult__parameterized3' [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter w bound to: 8 - type: integer 
	Parameter n bound to: 12 - type: integer 
	Parameter s bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex_mult__parameterized3' (6#1) [/home/will/DSP/HW6/lab_6/src/complex_mult.vhd:30]
	Parameter n bound to: 12 - type: integer 
	Parameter i bound to: 22 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Add_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:92]
INFO: [Synth 8-638] synthesizing module 'complex_addsub__parameterized7' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 22 - type: integer 
	Parameter n bound to: 12 - type: integer 
	Parameter op bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub__parameterized7' (6#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter n bound to: 12 - type: integer 
	Parameter i bound to: 22 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-3491] module 'complex_addsub' declared at '/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:10' bound to instance 'Sub_stage' of component 'complex_addsub' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:110]
INFO: [Synth 8-638] synthesizing module 'complex_addsub__parameterized9' [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter i bound to: 22 - type: integer 
	Parameter n bound to: 12 - type: integer 
	Parameter op bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'complex_addsub__parameterized9' (6#1) [/home/will/DSP/HW6/lab_6/src/complex_addsub.vhd:30]
	Parameter iw bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Add_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:127]
INFO: [Synth 8-638] synthesizing module 'eight_right_shift__parameterized4' [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'eight_right_shift__parameterized4' (6#1) [/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:25]
	Parameter iw bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'eight_right_shift' declared at '/home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd:10' bound to instance 'Sub_right_shift' of component 'eight_right_shift' [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'mult_add_block__parameterized4' (6#1) [/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:35]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_15' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:52]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_26' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:62]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mult_add_block' declared at '/home/will/DSP/HW6/lab_6/src/mult_add_block.vhd:10' bound to instance 'mult_add_block_37' of component 'mult_add_block' [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'butterfly_st3' (7#1) [/home/will/DSP/HW6/lab_6/src/butterfly_st3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fft_top' (8#1) [/home/will/DSP/HW6/lab_6/src/fft_top.vhd:25]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[7]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[6]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[5]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[4]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[3]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[2]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[1]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_real[0]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[7]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[6]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[5]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[4]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[3]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[2]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[1]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized4 has unconnected port a_imag[0]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[7]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[6]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[5]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[4]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[3]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[2]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[1]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_real[0]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[7]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[6]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[5]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[4]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[3]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[2]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[1]
WARNING: [Synth 8-3331] design eight_right_shift__parameterized2 has unconnected port a_imag[0]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[7]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[6]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[5]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[4]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[3]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[2]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[1]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_real[0]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[7]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[6]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[5]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[4]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[3]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[2]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[1]
WARNING: [Synth 8-3331] design eight_right_shift has unconnected port a_imag[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.223 ; gain = 87.492 ; free physical = 8453 ; free virtual = 11833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.223 ; gain = 87.492 ; free physical = 8452 ; free virtual = 11832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku035-ffva1156-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/will/DSP/HW6/constraints_lab6.xdc]
Finished Parsing XDC File [/home/will/DSP/HW6/constraints_lab6.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1766.277 ; gain = 0.000 ; free physical = 7716 ; free virtual = 11328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1766.281 ; gain = 578.551 ; free physical = 7841 ; free virtual = 11454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-ffva1156-3-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1766.281 ; gain = 578.551 ; free physical = 7841 ; free virtual = 11454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1766.281 ; gain = 578.551 ; free physical = 7843 ; free virtual = 11455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1766.281 ; gain = 578.551 ; free physical = 7834 ; free virtual = 11446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 8     
	   3 Input     24 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 8     
	   3 Input     21 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 8     
	   3 Input     18 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 2     
Module complex_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
Module complex_addsub__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
Module complex_addsub__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
Module complex_addsub__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 2     
Module complex_addsub__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
Module complex_addsub__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult_add_block_04/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_04/Mult_stage/ARG is absorbed into DSP mult_add_block_04/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_04/Mult_stage/res_real, operation Mode is: PCIN-A*B.
DSP Report: operator mult_add_block_04/Mult_stage/res_real is absorbed into DSP mult_add_block_04/Mult_stage/res_real.
DSP Report: operator mult_add_block_04/Mult_stage/ARG is absorbed into DSP mult_add_block_04/Mult_stage/res_real.
DSP Report: Generating DSP mult_add_block_04/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_04/Mult_stage/ARG is absorbed into DSP mult_add_block_04/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_04/Mult_stage/res_imag, operation Mode is: PCIN+A*B.
DSP Report: operator mult_add_block_04/Mult_stage/res_imag is absorbed into DSP mult_add_block_04/Mult_stage/res_imag.
DSP Report: operator mult_add_block_04/Mult_stage/ARG is absorbed into DSP mult_add_block_04/Mult_stage/res_imag.
DSP Report: Generating DSP mult_add_block_15/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_15/Mult_stage/ARG is absorbed into DSP mult_add_block_15/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_15/Mult_stage/res_real, operation Mode is: PCIN-A*B.
DSP Report: operator mult_add_block_15/Mult_stage/res_real is absorbed into DSP mult_add_block_15/Mult_stage/res_real.
DSP Report: operator mult_add_block_15/Mult_stage/ARG is absorbed into DSP mult_add_block_15/Mult_stage/res_real.
DSP Report: Generating DSP mult_add_block_15/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_15/Mult_stage/ARG is absorbed into DSP mult_add_block_15/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_15/Mult_stage/res_imag, operation Mode is: PCIN+A*B.
DSP Report: operator mult_add_block_15/Mult_stage/res_imag is absorbed into DSP mult_add_block_15/Mult_stage/res_imag.
DSP Report: operator mult_add_block_15/Mult_stage/ARG is absorbed into DSP mult_add_block_15/Mult_stage/res_imag.
DSP Report: Generating DSP mult_add_block_26/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_26/Mult_stage/ARG is absorbed into DSP mult_add_block_26/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_26/Mult_stage/res_real, operation Mode is: PCIN-A*B.
DSP Report: operator mult_add_block_26/Mult_stage/res_real is absorbed into DSP mult_add_block_26/Mult_stage/res_real.
DSP Report: operator mult_add_block_26/Mult_stage/ARG is absorbed into DSP mult_add_block_26/Mult_stage/res_real.
DSP Report: Generating DSP mult_add_block_26/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_26/Mult_stage/ARG is absorbed into DSP mult_add_block_26/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_26/Mult_stage/res_imag, operation Mode is: PCIN+A*B.
DSP Report: operator mult_add_block_26/Mult_stage/res_imag is absorbed into DSP mult_add_block_26/Mult_stage/res_imag.
DSP Report: operator mult_add_block_26/Mult_stage/ARG is absorbed into DSP mult_add_block_26/Mult_stage/res_imag.
DSP Report: Generating DSP mult_add_block_37/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_37/Mult_stage/ARG is absorbed into DSP mult_add_block_37/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_37/Mult_stage/res_real, operation Mode is: PCIN-A*B.
DSP Report: operator mult_add_block_37/Mult_stage/res_real is absorbed into DSP mult_add_block_37/Mult_stage/res_real.
DSP Report: operator mult_add_block_37/Mult_stage/ARG is absorbed into DSP mult_add_block_37/Mult_stage/res_real.
DSP Report: Generating DSP mult_add_block_37/Mult_stage/ARG, operation Mode is: A*B.
DSP Report: operator mult_add_block_37/Mult_stage/ARG is absorbed into DSP mult_add_block_37/Mult_stage/ARG.
DSP Report: Generating DSP mult_add_block_37/Mult_stage/res_imag, operation Mode is: PCIN+A*B.
DSP Report: operator mult_add_block_37/Mult_stage/res_imag is absorbed into DSP mult_add_block_37/Mult_stage/res_imag.
DSP Report: operator mult_add_block_37/Mult_stage/ARG is absorbed into DSP mult_add_block_37/Mult_stage/res_imag.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1766.281 ; gain = 578.551 ; free physical = 7821 ; free virtual = 11433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN-A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN+A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN-A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN+A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN-A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN+A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN-A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | A*B         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|complex_mult | PCIN+A*B    | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1963.293 ; gain = 775.562 ; free physical = 7477 ; free virtual = 11112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1980.309 ; gain = 792.578 ; free physical = 7469 ; free virtual = 11104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7466 ; free virtual = 11101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7465 ; free virtual = 11100
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7465 ; free virtual = 11100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7463 ; free virtual = 11098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7463 ; free virtual = 11098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7463 ; free virtual = 11098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7463 ; free virtual = 11098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   154|
|3     |DSP_ALU         |    16|
|4     |DSP_A_B_DATA    |    16|
|5     |DSP_C_DATA      |    16|
|6     |DSP_MULTIPLIER  |    16|
|7     |DSP_M_DATA      |    16|
|8     |DSP_OUTPUT      |    16|
|9     |DSP_PREADD      |    16|
|10    |DSP_PREADD_DATA |    16|
|11    |LUT1            |   159|
|12    |LUT2            |   715|
|13    |LUT3            |   208|
|14    |LUT4            |    94|
|15    |LUT5            |    22|
|16    |LUT6            |    12|
|17    |FDCE            |     1|
|18    |FDRE            |   321|
|19    |IBUF            |    67|
|20    |OBUF            |   257|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------------------------------+------+
|      |Instance              |Module                                               |Cells |
+------+----------------------+-----------------------------------------------------+------+
|1     |top                   |                                                     |  2139|
|2     |  Stage1              |butterfly_st1                                        |   745|
|3     |    mult_add_block_04 |mult_add_block                                       |   161|
|4     |      Add_stage       |complex_addsub_33                                    |     4|
|5     |      Mult_stage      |complex_mult_34                                      |   129|
|6     |      Sub_stage       |complex_addsub__parameterized1_35                    |    28|
|7     |    mult_add_block_15 |mult_add_block_24                                    |   136|
|8     |      Add_stage       |complex_addsub_30                                    |     4|
|9     |      Mult_stage      |complex_mult_31                                      |   129|
|10    |      Sub_stage       |complex_addsub__parameterized1_32                    |     3|
|11    |    mult_add_block_26 |mult_add_block_25                                    |   224|
|12    |      Add_stage       |complex_addsub_27                                    |    30|
|13    |      Mult_stage      |complex_mult_28                                      |   169|
|14    |      Sub_stage       |complex_addsub__parameterized1_29                    |    25|
|15    |    mult_add_block_37 |mult_add_block_26                                    |   224|
|16    |      Add_stage       |complex_addsub                                       |    30|
|17    |      Mult_stage      |complex_mult                                         |   169|
|18    |      Sub_stage       |complex_addsub__parameterized1                       |    25|
|19    |  Stage2              |butterfly_st2                                        |   302|
|20    |    mult_add_block_02 |mult_add_block__parameterized2                       |   100|
|21    |      Add_stage       |complex_addsub__parameterized3_21                    |    16|
|22    |      Mult_stage      |complex_mult__parameterized1_22                      |    68|
|23    |      Sub_stage       |complex_addsub__parameterized5_23                    |    16|
|24    |    mult_add_block_13 |mult_add_block__parameterized2_12                    |    83|
|25    |      Add_stage       |complex_addsub__parameterized3_18                    |    13|
|26    |      Mult_stage      |complex_mult__parameterized1_19                      |    30|
|27    |      Sub_stage       |complex_addsub__parameterized5_20                    |    40|
|28    |    mult_add_block_46 |mult_add_block__parameterized2_13                    |    74|
|29    |      Add_stage       |complex_addsub__parameterized3_15                    |     3|
|30    |      Mult_stage      |complex_mult__parameterized1_16                      |    68|
|31    |      Sub_stage       |complex_addsub__parameterized5_17                    |     3|
|32    |    mult_add_block_57 |mult_add_block__parameterized2_14                    |    45|
|33    |      Add_stage       |complex_addsub__parameterized3                       |     2|
|34    |      Mult_stage      |complex_mult__parameterized1                         |    28|
|35    |      Sub_stage       |complex_addsub__parameterized5                       |    15|
|36    |  Stage3              |butterfly_st3                                        |   443|
|37    |    mult_add_block_04 |mult_add_block__parameterized4                       |   110|
|38    |      Add_stage       |complex_addsub__parameterized7_9                     |     5|
|39    |      Mult_stage      |complex_mult__parameterized3_10                      |    87|
|40    |        ARG           |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel      |     8|
|41    |        res_real      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__1   |     8|
|42    |        ARG__0        |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__2   |     8|
|43    |        res_imag      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__3   |     8|
|44    |      Sub_stage       |complex_addsub__parameterized9_11                    |    18|
|45    |    mult_add_block_15 |mult_add_block__parameterized4_0                     |   111|
|46    |      Add_stage       |complex_addsub__parameterized7_6                     |     6|
|47    |      Mult_stage      |complex_mult__parameterized3_7                       |    99|
|48    |        ARG           |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__4   |     8|
|49    |        res_real      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__5   |     8|
|50    |        ARG__0        |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__6   |     8|
|51    |        res_imag      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__7   |     8|
|52    |      Sub_stage       |complex_addsub__parameterized9_8                     |     6|
|53    |    mult_add_block_26 |mult_add_block__parameterized4_1                     |   110|
|54    |      Add_stage       |complex_addsub__parameterized7_3                     |     5|
|55    |      Mult_stage      |complex_mult__parameterized3_4                       |    87|
|56    |        ARG           |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__8   |     8|
|57    |        res_real      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__9   |     8|
|58    |        ARG__0        |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__10  |     8|
|59    |        res_imag      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__11  |     8|
|60    |      Sub_stage       |complex_addsub__parameterized9_5                     |    18|
|61    |    mult_add_block_37 |mult_add_block__parameterized4_2                     |   112|
|62    |      Add_stage       |complex_addsub__parameterized7                       |     6|
|63    |      Mult_stage      |complex_mult__parameterized3                         |   100|
|64    |        ARG           |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__12  |     8|
|65    |        res_real      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__13  |     8|
|66    |        ARG__0        |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__14  |     8|
|67    |        res_imag      |\Stage3/mult_add_block_04/Mult_stage/ARG_funnel__15  |     8|
|68    |      Sub_stage       |complex_addsub__parameterized9                       |     6|
+------+----------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.340 ; gain = 812.609 ; free physical = 7463 ; free virtual = 11098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2000.340 ; gain = 321.555 ; free physical = 7488 ; free virtual = 11122
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2000.348 ; gain = 812.609 ; free physical = 7488 ; free virtual = 11122
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 67 instances

78 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2011.340 ; gain = 836.203 ; free physical = 7477 ; free virtual = 11112
INFO: [Common 17-1381] The checkpoint '/home/will/DSP/HW6/lab_6/run/project_2/project_2.runs/synth_1/fft_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2035.355 ; gain = 0.000 ; free physical = 7476 ; free virtual = 11112
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 20:43:12 2017...
