Classic Timing Analyzer report for x8_2_1
Mon Apr 16 17:00:07 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.883 ns   ; BY   ; Y5 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.883 ns       ; BY   ; Y5 ;
; N/A   ; None              ; 14.774 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 14.746 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 14.712 ns       ; BY   ; Y4 ;
; N/A   ; None              ; 14.576 ns       ; BY   ; Y1 ;
; N/A   ; None              ; 14.567 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 14.549 ns       ; BY   ; Y2 ;
; N/A   ; None              ; 14.519 ns       ; BY   ; Y3 ;
; N/A   ; None              ; 14.411 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 14.347 ns       ; BY   ; Y6 ;
; N/A   ; None              ; 14.169 ns       ; BY   ; Y7 ;
; N/A   ; None              ; 14.154 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 14.039 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 13.944 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 13.836 ns       ; BY   ; Y0 ;
; N/A   ; None              ; 13.392 ns       ; B5   ; Y5 ;
; N/A   ; None              ; 13.334 ns       ; B4   ; Y4 ;
; N/A   ; None              ; 13.281 ns       ; B1   ; Y1 ;
; N/A   ; None              ; 13.195 ns       ; B2   ; Y2 ;
; N/A   ; None              ; 13.179 ns       ; B0   ; Y0 ;
; N/A   ; None              ; 13.164 ns       ; B3   ; Y3 ;
; N/A   ; None              ; 12.942 ns       ; B6   ; Y6 ;
; N/A   ; None              ; 12.811 ns       ; B7   ; Y7 ;
; N/A   ; None              ; 10.693 ns       ; AY   ; Y4 ;
; N/A   ; None              ; 10.557 ns       ; AY   ; Y5 ;
; N/A   ; None              ; 10.550 ns       ; AY   ; Y1 ;
; N/A   ; None              ; 10.530 ns       ; AY   ; Y2 ;
; N/A   ; None              ; 10.500 ns       ; AY   ; Y3 ;
; N/A   ; None              ; 10.327 ns       ; AY   ; Y6 ;
; N/A   ; None              ; 10.148 ns       ; AY   ; Y7 ;
; N/A   ; None              ; 10.123 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 9.810 ns        ; AY   ; Y0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Apr 16 17:00:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off x8_2_1 -c x8_2_1 --timing_analysis_only
Info: Longest tpd from source pin "BY" to destination pin "Y5" is 14.883 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 8; PIN Node = 'BY'
    Info: 2: + IC(6.928 ns) + CELL(0.651 ns) = 8.573 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 1; COMB Node = 'x1_2_1:inst2|inst5'
    Info: 3: + IC(3.204 ns) + CELL(3.106 ns) = 14.883 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Y5'
    Info: Total cell delay = 4.751 ns ( 31.92 % )
    Info: Total interconnect delay = 10.132 ns ( 68.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Mon Apr 16 17:00:07 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


