library ieee;
use ieee.std_logic_1164.all;
entity divisorF is
	generic
	(
		port 	(clk : in std_logic;
		
		out1, out2: buffer std_logic
		
		);
	
end divisorF;



architecture arch_divisorF of divisorF is

	signal count1 : interger range 0 to 7 ;

begin

	process (clk)
	variable count2 : interger range 0 to 7 ;
	
begin
 if (clk'event and clk='1') then
   count1<=count1+ 1;
   count2<=count2 + 1;
  if (count1=2) then
     out1 <= not out1;
     count1 <=0;
       end if;
  if (count2=3) then
   out2 <=not out2;
   count2:=0;
    end if;
 end if;
end process;

end arch_divisorF;

