Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 20:24:08 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_1_1_timing_summary_routed.rpt -pb lab8_1_1_timing_summary_routed.pb -rpx lab8_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.341        0.000                      0                   46        0.287        0.000                      0                   46        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1      195.341        0.000                      0                   46        0.287        0.000                      0                   46       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      195.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.341ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.471%)  route 2.902ns (76.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.812     2.877    C/clear
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[0]/C
                         clock pessimism              0.577   199.060    
                         clock uncertainty           -0.318   198.742    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524   198.218    C/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                195.341    

Slack (MET) :             195.341ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.471%)  route 2.902ns (76.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.812     2.877    C/clear
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[1]/C
                         clock pessimism              0.577   199.060    
                         clock uncertainty           -0.318   198.742    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524   198.218    C/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                195.341    

Slack (MET) :             195.341ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.471%)  route 2.902ns (76.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.812     2.877    C/clear
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[2]/C
                         clock pessimism              0.577   199.060    
                         clock uncertainty           -0.318   198.742    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524   198.218    C/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                195.341    

Slack (MET) :             195.341ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.471%)  route 2.902ns (76.529%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.812     2.877    C/clear
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[3]/C
                         clock pessimism              0.577   199.060    
                         clock uncertainty           -0.318   198.742    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524   198.218    C/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.218    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                195.341    

Slack (MET) :             195.507ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.890ns (24.376%)  route 2.761ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.672     2.736    C/clear
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[4]/C
                         clock pessimism              0.602   199.085    
                         clock uncertainty           -0.318   198.767    
    SLICE_X34Y102        FDRE (Setup_fdre_C_R)       -0.524   198.243    C/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.243    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                195.507    

Slack (MET) :             195.507ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.890ns (24.376%)  route 2.761ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.672     2.736    C/clear
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
                         clock pessimism              0.602   199.085    
                         clock uncertainty           -0.318   198.767    
    SLICE_X34Y102        FDRE (Setup_fdre_C_R)       -0.524   198.243    C/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.243    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                195.507    

Slack (MET) :             195.507ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.890ns (24.376%)  route 2.761ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.672     2.736    C/clear
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[6]/C
                         clock pessimism              0.602   199.085    
                         clock uncertainty           -0.318   198.767    
    SLICE_X34Y102        FDRE (Setup_fdre_C_R)       -0.524   198.243    C/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        198.243    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                195.507    

Slack (MET) :             195.507ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.890ns (24.376%)  route 2.761ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.672     2.736    C/clear
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.504   198.483    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[7]/C
                         clock pessimism              0.602   199.085    
                         clock uncertainty           -0.318   198.767    
    SLICE_X34Y102        FDRE (Setup_fdre_C_R)       -0.524   198.243    C/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.243    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                195.507    

Slack (MET) :             195.554ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.875%)  route 2.688ns (75.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 198.482 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.598     2.663    C/clear
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503   198.482    C/clk_out1
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[12]/C
                         clock pessimism              0.577   199.059    
                         clock uncertainty           -0.318   198.741    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524   198.217    C/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.217    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                195.554    

Slack (MET) :             195.554ns  (required time - arrival time)
  Source:                 C/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_1 rise@200.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.875%)  route 2.688ns (75.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 198.482 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.625    -0.915    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  C/cnt_reg[5]/Q
                         net (fo=3, routed)           0.820     0.423    C/cnt_reg[5]
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124     0.547 r  C/cnt[0]_i_12/O
                         net (fo=1, routed)           0.635     1.182    C/cnt[0]_i_12_n_0
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.306 r  C/cnt[0]_i_4/O
                         net (fo=1, routed)           0.635     1.940    C/cnt[0]_i_4_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I2_O)        0.124     2.064 r  C/cnt[0]_i_1/O
                         net (fo=23, routed)          0.598     2.663    C/clear
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          1.503   198.482    C/clk_out1
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[13]/C
                         clock pessimism              0.577   199.059    
                         clock uncertainty           -0.318   198.741    
    SLICE_X34Y104        FDRE (Setup_fdre_C_R)       -0.524   198.217    C/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.217    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                195.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 C/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.599    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  C/cnt_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.287    C/cnt_reg[3]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  C/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.242    C/cnt[0]_i_7_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.178 r  C/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.178    C/cnt_reg[0]_i_2_n_4
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836    -0.837    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134    -0.465    C/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[11]/Q
                         net (fo=3, routed)           0.149    -0.287    C/cnt_reg[11]
    SLICE_X34Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  C/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    C/cnt[8]_i_2_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.178 r  C/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    C/cnt_reg[8]_i_1_n_4
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[11]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.599    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  C/cnt_reg[7]/Q
                         net (fo=3, routed)           0.149    -0.286    C/cnt_reg[7]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  C/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    C/cnt[4]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  C/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    C/cnt_reg[4]_i_1_n_4
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836    -0.837    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.134    -0.465    C/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 C/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[19]/Q
                         net (fo=3, routed)           0.159    -0.277    C/cnt_reg[19]
    SLICE_X34Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.232 r  C/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    C/cnt[16]_i_2_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.168 r  C/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    C/cnt_reg[16]_i_1_n_4
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[19]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y105        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 C/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.599    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  C/cnt_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.261    C/cnt_reg[0]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  C/cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.216    C/cnt[0]_i_10_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  C/cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.146    C/cnt_reg[0]_i_2_n_7
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836    -0.837    C/clk_out1
    SLICE_X34Y101        FDRE                                         r  C/cnt_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134    -0.465    C/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 C/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y106        FDRE                                         r  C/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[20]/Q
                         net (fo=3, routed)           0.175    -0.261    C/cnt_reg[20]
    SLICE_X34Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  C/cnt[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.216    C/cnt[20]_i_4_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  C/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    C/cnt_reg[20]_i_1_n_7
    SLICE_X34Y106        FDRE                                         r  C/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y106        FDRE                                         r  C/cnt_reg[20]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y106        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 C/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.565    -0.599    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  C/cnt_reg[4]/Q
                         net (fo=2, routed)           0.175    -0.260    C/cnt_reg[4]
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  C/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    C/cnt[4]_i_5_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.145 r  C/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.145    C/cnt_reg[4]_i_1_n_7
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.836    -0.837    C/clk_out1
    SLICE_X34Y102        FDRE                                         r  C/cnt_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.134    -0.465    C/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 C/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.273ns (59.927%)  route 0.183ns (40.073%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[15]/Q
                         net (fo=5, routed)           0.183    -0.254    C/cnt_reg[15]
    SLICE_X34Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.209 r  C/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.209    C/cnt[12]_i_2_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.145 r  C/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    C/cnt_reg[12]_i_1_n_4
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y104        FDRE                                         r  C/cnt_reg[15]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y104        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 C/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[16]/Q
                         net (fo=5, routed)           0.186    -0.250    C/cnt_reg[16]
    SLICE_X34Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  C/cnt[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    C/cnt[16]_i_5_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  C/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    C/cnt_reg[16]_i_1_n_7
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y105        FDRE                                         r  C/cnt_reg[16]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y105        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 C/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            C/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.564    -0.600    C/clk_out1
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  C/cnt_reg[8]/Q
                         net (fo=3, routed)           0.186    -0.250    C/cnt_reg[8]
    SLICE_X34Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  C/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    C/cnt[8]_i_5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  C/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    C/cnt_reg[8]_i_1_n_7
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line62/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line62/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line62/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line62/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line62/inst/clkout1_buf/O
                         net (fo=23, routed)          0.835    -0.838    C/clk_out1
    SLICE_X34Y103        FDRE                                         r  C/cnt_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.134    -0.466    C/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line62/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line62/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y101    C/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y103    C/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y103    C/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y104    C/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y104    C/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y104    C/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y104    C/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y105    C/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y103    C/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y103    C/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y101    C/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y101    C/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y103    C/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y103    C/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y104    C/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y105    C/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line62/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line62/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line62/inst/mmcm_adv_inst/CLKFBOUT



