# vsim -c -do "run -all" tb_top "+UVM_TESTNAME=reg_rw_test" 
# Start time: 16:59:08 on Jul 12,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_monitor_bfm(fast)
# Loading work.apb_driver_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.rgu_reg_pkg(fast)
# Loading work.rgu_monitor_bfm(fast)
# Loading work.rgu_driver_bfm(fast)
# Loading work.rgu_agent_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.rgu_env_pkg(fast)
# Loading work.rgu_bus_sequence_lib_pkg(fast)
# Loading work.rgu_test_seq_lib_pkg(fast)
# Loading work.rgu_test_lib_pkg(fast)
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.apb_driver_bfm(fast)
# Loading work.apb_monitor_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading c:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reg_rw_test...
# UVM_INFO ../sequences/rgu_test_seq_lib_pkg.sv(161) @ 0: reporter@@t_seq [reg_rw_vseq] Virtual Sequence Started
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(94) @ 0: reporter@@reg_seq [reg_rw_seq] Sequence Started
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(96) @ 0: reporter@@reg_seq [reg_rw_seq] Sequence Ended
# UVM_INFO ../sequences/rgu_test_seq_lib_pkg.sv(163) @ 0: reporter@@t_seq [reg_rw_vseq] Virtual Sequence Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [reg_rw_seq]     2
# [reg_rw_vseq]     2
# ** Note: $finish    : c:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 100 ns  Iteration: 54  Instance: /tb_top
# End time: 16:59:10 on Jul 12,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
