Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Oct 12 10:11:37 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.324        0.000                      0                 1434        0.036        0.000                      0                 1434        4.500        0.000                       0                   593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           4.324        0.000                      0                 1434        0.036        0.000                      0                 1434        4.500        0.000                       0                   593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 2.363ns (46.185%)  route 2.753ns (53.815%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.552     5.103    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  uartwishbonebridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.581 r  uartwishbonebridge_address_reg[3]/Q
                         net (fo=2, routed)           0.638     6.219    uartwishbonebridge_address[3]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     6.915 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.915    mem_reg_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.029    mem_reg_i_2_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    mem_reg_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.371    mem_reg_i_11_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.485    mem_reg_i_10_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.798 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.918     8.716    p_0_in[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.306     9.022 r  mem_reg_i_4/O
                         net (fo=4, routed)           1.197    10.220    p_40_out
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.480    14.851    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.544    mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 uartwishbonebridge_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.039ns (20.834%)  route 3.948ns (79.166%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.734     5.286    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     5.804 r  uartwishbonebridge_count_reg[18]/Q
                         net (fo=2, routed)           0.982     6.786    uartwishbonebridge_count_reg[18]
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  uartwishbonebridge_count[0]_i_10/O
                         net (fo=1, routed)           0.938     7.847    uartwishbonebridge_count[0]_i_10_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  uartwishbonebridge_count[0]_i_4/O
                         net (fo=25, routed)          0.613     8.584    sel
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.124     8.708 f  state[2]_i_4/O
                         net (fo=3, routed)           1.025     9.733    state[2]_i_4_n_0
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.149     9.882 r  state[1]_i_1/O
                         net (fo=1, routed)           0.391    10.273    state[1]_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.188    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.255    14.704    state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.363ns (48.073%)  route 2.552ns (51.927%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.552     5.103    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  uartwishbonebridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.581 r  uartwishbonebridge_address_reg[3]/Q
                         net (fo=2, routed)           0.638     6.219    uartwishbonebridge_address[3]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     6.915 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.915    mem_reg_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.029    mem_reg_i_2_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    mem_reg_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.371    mem_reg_i_11_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.485    mem_reg_i_10_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.798 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.918     8.716    p_0_in[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.306     9.022 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.996    10.019    p_40_out
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.480    14.851    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    14.544    mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.363ns (48.073%)  route 2.552ns (51.927%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.552     5.103    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  uartwishbonebridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.581 r  uartwishbonebridge_address_reg[3]/Q
                         net (fo=2, routed)           0.638     6.219    uartwishbonebridge_address[3]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     6.915 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.915    mem_reg_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.029    mem_reg_i_2_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    mem_reg_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.371    mem_reg_i_11_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.485    mem_reg_i_10_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.798 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.918     8.716    p_0_in[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.306     9.022 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.996    10.019    p_40_out
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.480    14.851    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.544    mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 uartwishbonebridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 2.363ns (48.073%)  route 2.552ns (51.927%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.552     5.103    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  uartwishbonebridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.478     5.581 r  uartwishbonebridge_address_reg[3]/Q
                         net (fo=2, routed)           0.638     6.219    uartwishbonebridge_address[3]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     6.915 r  mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.915    mem_reg_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.029    mem_reg_i_2_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  mem_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    mem_reg_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  basesoc_interface_adr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    basesoc_interface_adr_reg[13]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  mem_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.371    mem_reg_i_11_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  mem_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.485    mem_reg_i_10_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.798 f  mem_reg_i_9/O[3]
                         net (fo=6, routed)           0.918     8.716    p_0_in[1]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.306     9.022 r  mem_reg_i_4/O
                         net (fo=4, routed)           0.996    10.019    p_40_out
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.480    14.851    CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.544    mem_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_rx_phase_accumulator_rx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.642ns (13.283%)  route 4.191ns (86.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.558     5.109    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  int_rst_reg/Q
                         net (fo=304, routed)         3.229     8.857    int_rst
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1/O
                         net (fo=31, routed)          0.962     9.943    uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.428    14.799    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[0]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    14.499    uartwishbonebridge_rx_phase_accumulator_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_rx_phase_accumulator_rx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.642ns (13.283%)  route 4.191ns (86.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.558     5.109    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  int_rst_reg/Q
                         net (fo=304, routed)         3.229     8.857    int_rst
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1/O
                         net (fo=31, routed)          0.962     9.943    uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.428    14.799    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[1]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    14.499    uartwishbonebridge_rx_phase_accumulator_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_rx_phase_accumulator_rx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.642ns (13.283%)  route 4.191ns (86.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.558     5.109    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  int_rst_reg/Q
                         net (fo=304, routed)         3.229     8.857    int_rst
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1/O
                         net (fo=31, routed)          0.962     9.943    uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.428    14.799    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[2]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    14.499    uartwishbonebridge_rx_phase_accumulator_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_rx_phase_accumulator_rx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.642ns (13.283%)  route 4.191ns (86.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.558     5.109    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  int_rst_reg/Q
                         net (fo=304, routed)         3.229     8.857    int_rst
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1/O
                         net (fo=31, routed)          0.962     9.943    uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.428    14.799    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[3]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    14.499    uartwishbonebridge_rx_phase_accumulator_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_rx_phase_accumulator_rx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.642ns (13.541%)  route 4.099ns (86.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.558     5.109    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  int_rst_reg/Q
                         net (fo=304, routed)         3.229     8.857    int_rst
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1/O
                         net (fo=31, routed)          0.870     9.850    uartwishbonebridge_rx_phase_accumulator_rx[30]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         1.429    14.800    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  uartwishbonebridge_rx_phase_accumulator_rx_reg[4]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524    14.500    uartwishbonebridge_rx_phase_accumulator_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.993 r  uartwishbonebridge_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    uartwishbonebridge_count_reg[12]_i_1_n_7
    SLICE_X38Y100        FDSE                                         r  uartwishbonebridge_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDSE                                         r  uartwishbonebridge_count_reg[12]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y100        FDSE (Hold_fdse_C_D)         0.134     1.958    uartwishbonebridge_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.006 r  uartwishbonebridge_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    uartwishbonebridge_count_reg[12]_i_1_n_5
    SLICE_X38Y100        FDRE                                         r  uartwishbonebridge_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  uartwishbonebridge_count_reg[14]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.958    uartwishbonebridge_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.029 r  uartwishbonebridge_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.029    uartwishbonebridge_count_reg[12]_i_1_n_6
    SLICE_X38Y100        FDRE                                         r  uartwishbonebridge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  uartwishbonebridge_count_reg[13]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.958    uartwishbonebridge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.690%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.031 r  uartwishbonebridge_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    uartwishbonebridge_count_reg[12]_i_1_n_4
    SLICE_X38Y100        FDSE                                         r  uartwishbonebridge_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDSE                                         r  uartwishbonebridge_count_reg[15]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y100        FDSE (Hold_fdse_C_D)         0.134     1.958    uartwishbonebridge_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.980 r  uartwishbonebridge_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    uartwishbonebridge_count_reg[12]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.033 r  uartwishbonebridge_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.033    uartwishbonebridge_count_reg[16]_i_1_n_7
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[16]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.958    uartwishbonebridge_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.980 r  uartwishbonebridge_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    uartwishbonebridge_count_reg[12]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.046 r  uartwishbonebridge_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    uartwishbonebridge_count_reg[16]_i_1_n_5
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[18]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.958    uartwishbonebridge_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.980 r  uartwishbonebridge_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    uartwishbonebridge_count_reg[12]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.069 r  uartwishbonebridge_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.069    uartwishbonebridge_count_reg[16]_i_1_n_6
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  uartwishbonebridge_count_reg[17]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.134     1.958    uartwishbonebridge_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.449ns (75.096%)  route 0.149ns (24.904%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.980 r  uartwishbonebridge_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    uartwishbonebridge_count_reg[12]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.071 r  uartwishbonebridge_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.071    uartwishbonebridge_count_reg[16]_i_1_n_4
    SLICE_X38Y101        FDSE                                         r  uartwishbonebridge_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y101        FDSE                                         r  uartwishbonebridge_count_reg[19]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y101        FDSE (Hold_fdse_C_D)         0.134     1.958    uartwishbonebridge_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uartwishbonebridge_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartwishbonebridge_count_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.451ns (75.179%)  route 0.149ns (24.821%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  uartwishbonebridge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  uartwishbonebridge_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.786    uartwishbonebridge_count_reg[11]
    SLICE_X38Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  uartwishbonebridge_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    uartwishbonebridge_count[8]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.940 r  uartwishbonebridge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.940    uartwishbonebridge_count_reg[8]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.980 r  uartwishbonebridge_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    uartwishbonebridge_count_reg[12]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.020 r  uartwishbonebridge_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    uartwishbonebridge_count_reg[16]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.073 r  uartwishbonebridge_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.073    uartwishbonebridge_count_reg[20]_i_1_n_7
    SLICE_X38Y102        FDSE                                         r  uartwishbonebridge_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.915     2.073    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y102        FDSE                                         r  uartwishbonebridge_count_reg[20]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X38Y102        FDSE (Hold_fdse_C_D)         0.134     1.958    uartwishbonebridge_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rgbled0_r_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface3_bank_bus_dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  rgbled0_r_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rgbled0_r_storage_full_reg[2]/Q
                         net (fo=3, routed)           0.065     1.682    rgbled0_r_storage[2]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.727 r  interface3_bank_bus_dat_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    interface3_bank_bus_dat_r[2]_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  interface3_bank_bus_dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=592, routed)         0.831     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  interface3_bank_bus_dat_r_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.121     1.610    interface3_bank_bus_dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18    mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y99    basesoc_bus_errors_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y92    basesoc_bus_errors_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y99    basesoc_bus_errors_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y99    basesoc_bus_errors_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y92    basesoc_bus_errors_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y93    basesoc_bus_errors_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y93    basesoc_bus_errors_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y93    basesoc_bus_errors_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y99    basesoc_bus_errors_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y99    basesoc_bus_errors_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y99    basesoc_bus_errors_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y93    basesoc_storage_full_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y93    basesoc_storage_full_reg[26]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y96    basesoc_storage_full_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y93    basesoc_storage_full_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92    basesoc_storage_full_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92    basesoc_storage_full_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X56Y92    basesoc_storage_full_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y97    basesoc_storage_full_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y95    basesoc_wishbone2csr_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y95    count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y95    count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y96    count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y96    count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y96    count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y96    count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y97    count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y97    count_reg[9]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
CLK100MHZ | button0   | FDRE    | -     |     0.464 (r) | FAST    |     1.397 (r) | SLOW    |          |
CLK100MHZ | button1   | FDRE    | -     |     0.413 (r) | FAST    |     1.522 (r) | SLOW    |          |
CLK100MHZ | button2   | FDRE    | -     |     0.575 (r) | FAST    |     1.164 (r) | SLOW    |          |
CLK100MHZ | button3   | FDRE    | -     |     0.480 (r) | FAST    |     1.351 (r) | SLOW    |          |
CLK100MHZ | serial_rx | FDRE    | -     |     0.277 (r) | FAST    |     1.697 (r) | SLOW    |          |
CLK100MHZ | switch0   | FDRE    | -     |     0.413 (r) | FAST    |     1.506 (r) | SLOW    |          |
CLK100MHZ | switch1   | FDRE    | -     |     0.397 (r) | FAST    |     1.517 (r) | SLOW    |          |
CLK100MHZ | switch2   | FDRE    | -     |     0.466 (r) | FAST    |     1.395 (r) | SLOW    |          |
CLK100MHZ | switch3   | FDRE    | -     |     0.381 (r) | FAST    |     1.526 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
CLK100MHZ | Monoled0  | FDRE   | -     |     12.477 (r) | SLOW    |      3.915 (r) | FAST    |          |
CLK100MHZ | Monoled1  | FDRE   | -     |     12.493 (r) | SLOW    |      3.917 (r) | FAST    |          |
CLK100MHZ | Monoled2  | FDRE   | -     |     14.284 (r) | SLOW    |      4.811 (r) | FAST    |          |
CLK100MHZ | Monoled3  | FDRE   | -     |     14.684 (r) | SLOW    |      4.962 (r) | FAST    |          |
CLK100MHZ | RGBled0_b | FDRE   | -     |     15.351 (r) | SLOW    |      4.121 (r) | FAST    |          |
CLK100MHZ | RGBled0_g | FDRE   | -     |     15.053 (r) | SLOW    |      4.150 (r) | FAST    |          |
CLK100MHZ | RGBled0_r | FDRE   | -     |     14.985 (r) | SLOW    |      4.106 (r) | FAST    |          |
CLK100MHZ | RGBled1_b | FDRE   | -     |     14.754 (r) | SLOW    |      4.176 (r) | FAST    |          |
CLK100MHZ | RGBled1_g | FDRE   | -     |     14.698 (r) | SLOW    |      4.163 (r) | FAST    |          |
CLK100MHZ | RGBled1_r | FDRE   | -     |     14.446 (r) | SLOW    |      4.141 (r) | FAST    |          |
CLK100MHZ | RGBled2_b | FDRE   | -     |     14.485 (r) | SLOW    |      4.261 (r) | FAST    |          |
CLK100MHZ | RGBled2_g | FDRE   | -     |     14.460 (r) | SLOW    |      4.187 (r) | FAST    |          |
CLK100MHZ | RGBled2_r | FDRE   | -     |     14.672 (r) | SLOW    |      4.204 (r) | FAST    |          |
CLK100MHZ | RGBled3_b | FDRE   | -     |     14.595 (r) | SLOW    |      4.203 (r) | FAST    |          |
CLK100MHZ | RGBled3_g | FDRE   | -     |     15.851 (r) | SLOW    |      4.235 (r) | FAST    |          |
CLK100MHZ | RGBled3_r | FDRE   | -     |     14.757 (r) | SLOW    |      4.280 (r) | FAST    |          |
CLK100MHZ | serial_tx | FDSE   | -     |     12.175 (r) | SLOW    |      3.771 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
CLK100MHZ | CLK100MHZ   |         5.676 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



