// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_VITIS_LOOP_105_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_10_dout,
        connect_10_num_data_valid,
        connect_10_fifo_cap,
        connect_10_empty_n,
        connect_10_read,
        B_ROW_5_load,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_10_dout;
input  [6:0] connect_10_num_data_valid;
input  [6:0] connect_10_fifo_cap;
input   connect_10_empty_n;
output   connect_10_read;
input  [31:0] B_ROW_5_load;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1;
output  [1:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1;
output  [1:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1;

reg ap_idle;
reg connect_10_read;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln108_reg_627;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln105_fu_477_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_10_blk_n;
wire    ap_block_pp0_stage0;
wire   [4:0] trunc_ln105_fu_493_p1;
reg   [4:0] trunc_ln105_reg_623;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln108_fu_497_p2;
wire   [63:0] zext_ln105_4_fu_552_p1;
reg   [6:0] phi_urem_fu_126;
wire   [6:0] select_ln105_fu_515_p3;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_phi_urem_load;
reg   [13:0] phi_mul_fu_130;
wire   [13:0] add_ln105_7_fu_536_p2;
reg   [6:0] j_fu_134;
wire   [6:0] add_ln105_fu_483_p2;
reg   [6:0] ap_sig_allocacmp_j_4;
wire   [15:0] trunc_ln110_fu_573_p1;
wire   [31:0] zext_ln105_fu_489_p1;
wire   [6:0] add_ln105_8_fu_503_p2;
wire   [0:0] icmp_ln105_4_fu_509_p2;
wire   [1:0] tmp_fu_542_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_537;
reg    ap_condition_540;
reg    ap_condition_543;
reg    ap_condition_546;
reg    ap_condition_549;
reg    ap_condition_552;
reg    ap_condition_570;
reg    ap_condition_573;
reg    ap_condition_576;
reg    ap_condition_579;
reg    ap_condition_582;
reg    ap_condition_585;
reg    ap_condition_588;
reg    ap_condition_591;
reg    ap_condition_594;
reg    ap_condition_597;
reg    ap_condition_600;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 phi_urem_fu_126 = 7'd0;
#0 phi_mul_fu_130 = 14'd0;
#0 j_fu_134 = 7'd0;
#0 ap_done_reg = 1'b0;
end

CIFAR_10_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln105_fu_477_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_134 <= add_ln105_fu_483_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_130 <= 14'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            phi_mul_fu_130 <= add_ln105_7_fu_536_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln105_fu_477_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem_fu_126 <= select_ln105_fu_515_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_126 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln108_reg_627 <= icmp_ln108_fu_497_p2;
        trunc_ln105_reg_623 <= trunc_ln105_fu_493_p1;
    end
end

always @ (*) begin
    if (((icmp_ln105_fu_477_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_4 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_4 = j_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem_load = 7'd0;
    end else begin
        ap_sig_allocacmp_phi_urem_load = phi_urem_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        connect_10_blk_n = connect_10_empty_n;
    end else begin
        connect_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        connect_10_read = 1'b1;
    end else begin
        connect_10_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd10)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_537)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd10)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd11)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd11)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd12)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_543)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd12)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd13)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_546)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd13)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd14)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_549)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd14)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd15)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_552)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd15)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln105_reg_623 == 5'd0) & ~(trunc_ln105_reg_623 == 5'd1) & ~(trunc_ln105_reg_623 == 5'd2) & ~(trunc_ln105_reg_623 == 5'd3) & ~(trunc_ln105_reg_623 == 5'd4) & ~(trunc_ln105_reg_623 == 5'd5) & ~(trunc_ln105_reg_623 == 5'd6) & ~(trunc_ln105_reg_623 == 5'd7) & ~(trunc_ln105_reg_623 == 5'd8) & ~(trunc_ln105_reg_623 == 5'd9) & ~(trunc_ln105_reg_623 == 5'd10) & ~(trunc_ln105_reg_623 == 5'd11) & ~(trunc_ln105_reg_623 == 5'd12) & ~(trunc_ln105_reg_623 == 5'd13) & ~(trunc_ln105_reg_623 == 5'd14) & ~(trunc_ln105_reg_623 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln105_reg_623 == 5'd0) & ~(trunc_ln105_reg_623 == 5'd1) & ~(trunc_ln105_reg_623 == 5'd2) & ~(trunc_ln105_reg_623 == 5'd3) & ~(trunc_ln105_reg_623 == 5'd4) & ~(trunc_ln105_reg_623 == 5'd5) & ~(trunc_ln105_reg_623 == 5'd6) & ~(trunc_ln105_reg_623 == 5'd7) & ~(trunc_ln105_reg_623 == 5'd8) & ~(trunc_ln105_reg_623 == 5'd9) & ~(trunc_ln105_reg_623 
    == 5'd10) & ~(trunc_ln105_reg_623 == 5'd11) & ~(trunc_ln105_reg_623 == 5'd12) & ~(trunc_ln105_reg_623 == 5'd13) & ~(trunc_ln105_reg_623 == 5'd14) & ~(trunc_ln105_reg_623 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_570)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1 = 16'd0;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln105_reg_623 == 5'd0) & ~(trunc_ln105_reg_623 == 5'd1) & ~(trunc_ln105_reg_623 == 5'd2) & ~(trunc_ln105_reg_623 == 5'd3) & ~(trunc_ln105_reg_623 == 5'd4) & ~(trunc_ln105_reg_623 == 5'd5) & ~(trunc_ln105_reg_623 == 5'd6) & ~(trunc_ln105_reg_623 == 5'd7) & ~(trunc_ln105_reg_623 == 5'd8) & ~(trunc_ln105_reg_623 == 5'd9) & ~(trunc_ln105_reg_623 == 5'd10) & ~(trunc_ln105_reg_623 == 5'd11) & ~(trunc_ln105_reg_623 == 5'd12) & ~(trunc_ln105_reg_623 == 5'd13) & ~(trunc_ln105_reg_623 == 5'd14) & ~(trunc_ln105_reg_623 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln105_reg_623 == 5'd0) & ~(trunc_ln105_reg_623 == 5'd1) & ~(trunc_ln105_reg_623 == 5'd2) & ~(trunc_ln105_reg_623 == 5'd3) & ~(trunc_ln105_reg_623 == 5'd4) & ~(trunc_ln105_reg_623 == 5'd5) & ~(trunc_ln105_reg_623 == 5'd6) & ~(trunc_ln105_reg_623 == 5'd7) & ~(trunc_ln105_reg_623 == 5'd8) & ~(trunc_ln105_reg_623 == 5'd9) & ~(trunc_ln105_reg_623 
    == 5'd10) & ~(trunc_ln105_reg_623 == 5'd11) & ~(trunc_ln105_reg_623 == 5'd12) & ~(trunc_ln105_reg_623 == 5'd13) & ~(trunc_ln105_reg_623 == 5'd14) & ~(trunc_ln105_reg_623 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_573)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_576)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_579)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_582)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_585)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_588)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_591)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_594)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_597)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_600)) begin
        if ((icmp_ln108_reg_627 == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = trunc_ln110_fu_573_p1;
        end else if ((icmp_ln108_reg_627 == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 16'd0;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_reg_627 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_7_fu_536_p2 = (phi_mul_fu_130 + 14'd241);

assign add_ln105_8_fu_503_p2 = (ap_sig_allocacmp_phi_urem_load + 7'd1);

assign add_ln105_fu_483_p2 = (ap_sig_allocacmp_j_4 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln108_reg_627 == 1'd1) & (connect_10_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_537 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd10));
end

always @ (*) begin
    ap_condition_540 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd11));
end

always @ (*) begin
    ap_condition_543 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd12));
end

always @ (*) begin
    ap_condition_546 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd13));
end

always @ (*) begin
    ap_condition_549 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd14));
end

always @ (*) begin
    ap_condition_552 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd15));
end

always @ (*) begin
    ap_condition_570 = (~(trunc_ln105_reg_623 == 5'd0) & ~(trunc_ln105_reg_623 == 5'd1) & ~(trunc_ln105_reg_623 == 5'd2) & ~(trunc_ln105_reg_623 == 5'd3) & ~(trunc_ln105_reg_623 == 5'd4) & ~(trunc_ln105_reg_623 == 5'd5) & ~(trunc_ln105_reg_623 == 5'd6) & ~(trunc_ln105_reg_623 == 5'd7) & ~(trunc_ln105_reg_623 == 5'd8) & ~(trunc_ln105_reg_623 == 5'd9) & ~(trunc_ln105_reg_623 == 5'd10) & ~(trunc_ln105_reg_623 == 5'd11) & ~(trunc_ln105_reg_623 == 5'd12) & ~(trunc_ln105_reg_623 == 5'd13) & ~(trunc_ln105_reg_623 == 5'd14) & ~(trunc_ln105_reg_623 == 5'd15) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_573 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd8));
end

always @ (*) begin
    ap_condition_576 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd7));
end

always @ (*) begin
    ap_condition_579 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd6));
end

always @ (*) begin
    ap_condition_582 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd5));
end

always @ (*) begin
    ap_condition_585 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd4));
end

always @ (*) begin
    ap_condition_588 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd3));
end

always @ (*) begin
    ap_condition_591 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd2));
end

always @ (*) begin
    ap_condition_594 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd1));
end

always @ (*) begin
    ap_condition_597 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd0));
end

always @ (*) begin
    ap_condition_600 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln105_reg_623 == 5'd9));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln105_4_fu_509_p2 = ((add_ln105_8_fu_503_p2 < 7'd17) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_477_p2 = ((ap_sig_allocacmp_j_4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_497_p2 = ((zext_ln105_fu_489_p1 < B_ROW_5_load) ? 1'b1 : 1'b0);

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_address1 = zext_ln105_4_fu_552_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_address1 = zext_ln105_4_fu_552_p1;

assign select_ln105_fu_515_p3 = ((icmp_ln105_4_fu_509_p2[0:0] == 1'b1) ? add_ln105_8_fu_503_p2 : 7'd0);

assign tmp_fu_542_p4 = {{phi_mul_fu_130[13:12]}};

assign trunc_ln105_fu_493_p1 = ap_sig_allocacmp_phi_urem_load[4:0];

assign trunc_ln110_fu_573_p1 = connect_10_dout[15:0];

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1 = zext_ln105_4_fu_552_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1 = zext_ln105_4_fu_552_p1;

assign zext_ln105_4_fu_552_p1 = tmp_fu_542_p4;

assign zext_ln105_fu_489_p1 = ap_sig_allocacmp_j_4;

endmodule //CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_VITIS_LOOP_105_6
