Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 22 16:24:14 2023
| Host         : LAPTOP-8JURG2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    179.311        0.000                      0                29624        0.017        0.000                      0                29624       98.750        0.000                       0                 10189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        179.311        0.000                      0                28024        0.017        0.000                      0                28024       98.750        0.000                       0                 10189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0             186.033        0.000                      0                 1600        0.355        0.000                      0                 1600  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      179.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       98.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.311ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.668ns  (logic 3.949ns (22.351%)  route 13.719ns (77.649%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 202.717 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.397    20.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I1_O)        0.124    20.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[2]_i_1/O
                         net (fo=1, routed)           0.000    20.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[2]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.538   202.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X57Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/C
                         clock pessimism              0.229   202.946    
                         clock uncertainty           -3.000   199.946    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)        0.029   199.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]
  -------------------------------------------------------------------
                         required time                        199.975    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                179.311    

Slack (MET) :             179.330ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.648ns  (logic 3.949ns (22.376%)  route 13.699ns (77.624%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 202.716 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.377    20.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X55Y50         LUT4 (Prop_lut4_I1_O)        0.124    20.644 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[3]_i_1/O
                         net (fo=1, routed)           0.000    20.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[3]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.537   202.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X55Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/C
                         clock pessimism              0.229   202.945    
                         clock uncertainty           -3.000   199.945    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)        0.029   199.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]
  -------------------------------------------------------------------
                         required time                        199.974    
                         arrival time                         -20.644    
  -------------------------------------------------------------------
                         slack                                179.330    

Slack (MET) :             179.360ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.619ns  (logic 3.949ns (22.413%)  route 13.670ns (77.587%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 202.716 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         5.006    19.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.348    19.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[18]_i_2/O
                         net (fo=1, routed)           0.667    20.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[18]_i_2_n_0
    SLICE_X59Y54         LUT4 (Prop_lut4_I0_O)        0.124    20.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[18]_i_1/O
                         net (fo=1, routed)           0.000    20.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[18]_i_1_n_0
    SLICE_X59Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.537   202.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X59Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[18]/C
                         clock pessimism              0.229   202.945    
                         clock uncertainty           -3.000   199.945    
    SLICE_X59Y54         FDRE (Setup_fdre_C_D)        0.031   199.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[18]
  -------------------------------------------------------------------
                         required time                        199.976    
                         arrival time                         -20.615    
  -------------------------------------------------------------------
                         slack                                179.360    

Slack (MET) :             179.482ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.496ns  (logic 3.949ns (22.571%)  route 13.547ns (77.429%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 202.716 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.224    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X55Y52         LUT4 (Prop_lut4_I1_O)        0.124    20.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[11]_i_1/O
                         net (fo=1, routed)           0.000    20.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[11]_i_1_n_0
    SLICE_X55Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.537   202.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X55Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]/C
                         clock pessimism              0.229   202.945    
                         clock uncertainty           -3.000   199.945    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)        0.029   199.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[11]
  -------------------------------------------------------------------
                         required time                        199.974    
                         arrival time                         -20.492    
  -------------------------------------------------------------------
                         slack                                179.482    

Slack (MET) :             179.488ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.491ns  (logic 3.949ns (22.577%)  route 13.542ns (77.423%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 202.717 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.220    20.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X57Y52         LUT4 (Prop_lut4_I1_O)        0.124    20.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[10]_i_1/O
                         net (fo=1, routed)           0.000    20.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[10]_i_1_n_0
    SLICE_X57Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.538   202.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X57Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/C
                         clock pessimism              0.229   202.946    
                         clock uncertainty           -3.000   199.946    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.029   199.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]
  -------------------------------------------------------------------
                         required time                        199.975    
                         arrival time                         -20.487    
  -------------------------------------------------------------------
                         slack                                179.488    

Slack (MET) :             179.522ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 3.949ns (22.619%)  route 13.510ns (77.381%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 202.717 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         4.882    19.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I4_O)        0.348    19.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[6]_i_2/O
                         net (fo=1, routed)           0.630    20.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[6]_i_2_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I0_O)        0.124    20.455 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[6]_i_1/O
                         net (fo=1, routed)           0.000    20.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[6]_i_1_n_0
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.538   202.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[6]/C
                         clock pessimism              0.229   202.946    
                         clock uncertainty           -3.000   199.946    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.031   199.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[6]
  -------------------------------------------------------------------
                         required time                        199.977    
                         arrival time                         -20.455    
  -------------------------------------------------------------------
                         slack                                179.522    

Slack (MET) :             179.523ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.456ns  (logic 3.949ns (22.622%)  route 13.507ns (77.378%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 202.717 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.185    20.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[1]_i_1/O
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[1]_i_1_n_0
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.538   202.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/C
                         clock pessimism              0.229   202.946    
                         clock uncertainty           -3.000   199.946    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.029   199.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]
  -------------------------------------------------------------------
                         required time                        199.975    
                         arrival time                         -20.452    
  -------------------------------------------------------------------
                         slack                                179.523    

Slack (MET) :             179.536ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.445ns  (logic 3.949ns (22.637%)  route 13.496ns (77.363%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 202.717 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.174    20.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X56Y51         LUT4 (Prop_lut4_I1_O)        0.124    20.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[4]_i_1/O
                         net (fo=1, routed)           0.000    20.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[4]_i_1_n_0
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.538   202.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X56Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/C
                         clock pessimism              0.229   202.946    
                         clock uncertainty           -3.000   199.946    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.031   199.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]
  -------------------------------------------------------------------
                         required time                        199.977    
                         arrival time                         -20.441    
  -------------------------------------------------------------------
                         slack                                179.536    

Slack (MET) :             179.557ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.423ns  (logic 3.949ns (22.665%)  route 13.474ns (77.335%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 202.716 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.152    20.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X55Y50         LUT4 (Prop_lut4_I1_O)        0.124    20.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[5]_i_1/O
                         net (fo=1, routed)           0.000    20.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[5]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.537   202.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X55Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[5]/C
                         clock pessimism              0.229   202.945    
                         clock uncertainty           -3.000   199.945    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)        0.031   199.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[5]
  -------------------------------------------------------------------
                         required time                        199.976    
                         arrival time                         -20.419    
  -------------------------------------------------------------------
                         slack                                179.557    

Slack (MET) :             179.644ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.333ns  (logic 3.949ns (22.783%)  route 13.384ns (77.217%))
  Logic Levels:           22  (CARRY4=18 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 202.715 - 200.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.702     2.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.456     3.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_reset_reg/Q
                         net (fo=2000, routed)        6.789    10.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170/O
                         net (fo=1, routed)           0.000    10.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_170_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_156_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147/CO[3]
                         net (fo=1, routed)           0.000    10.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_147_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_138_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129/CO[3]
                         net (fo=1, routed)           0.009    11.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_129_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120/CO[3]
                         net (fo=1, routed)           0.000    11.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_120_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111/CO[3]
                         net (fo=1, routed)           0.000    11.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_111_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102/CO[3]
                         net (fo=1, routed)           0.000    11.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_102_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_93_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_84_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_75_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_66_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_57_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_48_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_39_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30/CO[3]
                         net (fo=1, routed)           0.000    12.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_30_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_21_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_18_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.876 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15/CO[0]
                         net (fo=2, routed)           1.199    14.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[256]_i_15_n_3
    SLICE_X62Y88         LUT3 (Prop_lut3_I0_O)        0.395    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8/O
                         net (fo=130, routed)         0.325    14.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.348    15.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3/O
                         net (fo=129, routed)         5.062    20.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[256]_i_3_n_0
    SLICE_X55Y54         LUT4 (Prop_lut4_I1_O)        0.124    20.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[13]_i_1/O
                         net (fo=1, routed)           0.000    20.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R[13]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.536   202.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X55Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[13]/C
                         clock pessimism              0.229   202.944    
                         clock uncertainty           -3.000   199.944    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)        0.029   199.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[13]
  -------------------------------------------------------------------
                         required time                        199.973    
                         arrival time                         -20.329    
  -------------------------------------------------------------------
                         slack                                179.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.730%)  route 0.146ns (39.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X61Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[4]/Q
                         net (fo=1, routed)           0.146     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg[4]
    SLICE_X61Y50         LUT3 (Prop_lut3_I2_O)        0.098     1.294 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.294    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[4]
    SLICE_X61Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X61Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.554     0.890    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1141]/Q
                         net (fo=2, routed)           0.232     1.263    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[51]
    SLICE_X49Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.823     1.189    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1141]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.075     1.229    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1141]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.082%)  route 0.261ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.261     1.317    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.986    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.282    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.257%)  route 0.259ns (64.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=1, routed)           0.259     1.318    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.986    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.296     1.282    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.983%)  route 0.262ns (65.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=1, routed)           0.262     1.319    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.986    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.282    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.122    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X30Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.858     1.224    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y41         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X20Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X20Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X16Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X16Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.169%)  route 0.260ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y39         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=1, routed)           0.260     1.319    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.986    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.282    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.912%)  route 0.170ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.556     0.891    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X52Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.170     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[9]
    SLICE_X49Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)        -0.007     1.149    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y27    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X59Y29    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X59Y29    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X59Y29    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X59Y29    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X30Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      186.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             186.033ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X91Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X91Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[16]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X91Y59         FDCE (Recov_fdce_C_CLR)     -0.405   199.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                        199.506    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.033    

Slack (MET) :             186.033ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X91Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X91Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[17]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X91Y59         FDCE (Recov_fdce_C_CLR)     -0.405   199.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                        199.506    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.033    

Slack (MET) :             186.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X90Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X90Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[18]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y59         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.119    

Slack (MET) :             186.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X90Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X90Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[1]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y59         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.119    

Slack (MET) :             186.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X90Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X90Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[23]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y59         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.119    

Slack (MET) :             186.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 0.642ns (6.212%)  route 9.693ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.244    13.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/rst
    SLICE_X90Y59         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X90Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[33]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y59         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/message_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                186.119    

Slack (MET) :             186.174ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.194ns  (logic 0.642ns (6.298%)  route 9.552ns (93.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.103    13.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X91Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X91Y60         FDCE (Recov_fdce_C_CLR)     -0.405   199.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][16]
  -------------------------------------------------------------------
                         required time                        199.506    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                186.174    

Slack (MET) :             186.174ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.194ns  (logic 0.642ns (6.298%)  route 9.552ns (93.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.103    13.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X91Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X91Y60         FDCE (Recov_fdce_C_CLR)     -0.405   199.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]
  -------------------------------------------------------------------
                         required time                        199.506    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                186.174    

Slack (MET) :             186.260ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.194ns  (logic 0.642ns (6.298%)  route 9.552ns (93.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.103    13.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X90Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X90Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][18]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][18]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                186.260    

Slack (MET) :             186.260ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.194ns  (logic 0.642ns (6.298%)  route 9.552ns (93.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 202.782 - 200.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.449     5.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.229 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2661, routed)        8.103    13.332    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/rst
    SLICE_X90Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.603   202.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X90Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][1]/C
                         clock pessimism              0.129   202.911    
                         clock uncertainty           -3.000   199.911    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319   199.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.591    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                186.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.849%)  route 0.136ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.136     1.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X41Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X41Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X41Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.141     1.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X40Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.141     1.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X40Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.141     1.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X40Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/C
                         clock pessimism             -0.282     0.898    
    SLICE_X40Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.321%)  route 0.192ns (57.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.192     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X41Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X41Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X41Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.775%)  route 0.197ns (58.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.197     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X40Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X40Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.775%)  route 0.197ns (58.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.197     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X40Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X40Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X40Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.439%)  route 0.257ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.257     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X42Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X42Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/C
                         clock pessimism             -0.283     0.897    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.439%)  route 0.257ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.257     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X42Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X42Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/C
                         clock pessimism             -0.283     0.897    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.439%)  route 0.257ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst_reg/Q
                         net (fo=10, routed)          0.257     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X42Y69         FDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X42Y69         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]/C
                         clock pessimism             -0.283     0.897    
    SLICE_X42Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.456    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.124ns (6.187%)  route 1.880ns (93.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.880     1.880    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.124     2.004 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.004    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.045ns (5.568%)  route 0.763ns (94.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.763     0.763    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.808    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 0.642ns (12.791%)  route 4.377ns (87.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.585     7.241    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.365 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.792     8.157    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X59Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.543     2.722    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X59Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 0.518ns (14.010%)  route 3.179ns (85.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.179     6.835    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X70Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.558     2.737    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X70Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 0.580ns (15.099%)  route 3.261ns (84.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.648     6.037    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.161 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     6.774    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 0.580ns (15.099%)  route 3.261ns (84.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.648     6.037    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.161 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     6.774    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 0.580ns (15.099%)  route 3.261ns (84.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.648     6.037    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.161 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     6.774    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.610ns (17.031%)  route 2.972ns (82.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.440     5.829    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y25         LUT1 (Prop_lut1_I0_O)        0.154     5.983 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.515    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.610ns (17.031%)  route 2.972ns (82.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.440     5.829    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y25         LUT1 (Prop_lut1_I0_O)        0.154     5.983 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.515    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 0.610ns (17.031%)  route 2.972ns (82.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.440     5.829    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y25         LUT1 (Prop_lut1_I0_O)        0.154     5.983 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.515    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.428%)  route 2.951ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.440     5.829    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.953 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.511     6.464    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 0.580ns (16.428%)  route 2.951ns (83.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.639     2.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.440     5.829    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X21Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.953 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.511     6.464    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.184ns (23.771%)  route 0.590ns (76.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.470 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.188     1.658    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.184ns (23.771%)  route 0.590ns (76.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.470 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.188     1.658    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.184ns (23.771%)  route 0.590ns (76.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.043     1.470 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.188     1.658    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y30         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.819     1.185    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y30         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.874%)  route 0.593ns (76.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.191     1.663    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.874%)  route 0.593ns (76.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.191     1.663    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.874%)  route 0.593ns (76.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.403     1.427    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.191     1.663    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.184ns (23.233%)  route 0.608ns (76.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.431     1.456    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.043     1.499 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.675    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.184ns (23.233%)  route 0.608ns (76.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.431     1.456    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.043     1.499 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.675    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.184ns (23.233%)  route 0.608ns (76.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.431     1.456    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.043     1.499 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.675    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.837     1.203    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.483%)  route 0.606ns (76.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.548     0.884    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.431     1.456    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     1.676    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X55Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10190, routed)       0.835     1.201    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





