INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:14:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.471ns (29.266%)  route 3.555ns (70.734%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1382, unset)         0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X37Y95         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=99, routed)          0.378     1.102    mem_controller3/read_arbiter/data/sel_prev
    SLICE_X36Y94         LUT5 (Prop_lut5_I2_O)        0.043     1.145 f  mem_controller3/read_arbiter/data/data_tehb/ltOp_carry__1_i_12/O
                         net (fo=8, routed)           0.351     1.496    mem_controller3/read_arbiter/data/weight_loadData[31][0]
    SLICE_X36Y95         LUT4 (Prop_lut4_I1_O)        0.043     1.539 f  mem_controller3/read_arbiter/data/ltOp_carry__3_i_7/O
                         net (fo=1, routed)           0.307     1.846    mem_controller3/read_arbiter/data/ltOp_carry__3_i_7_n_0
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.043     1.889 r  mem_controller3/read_arbiter/data/ltOp_carry__3_i_6/O
                         net (fo=2, routed)           0.139     2.028    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.043     2.071 r  mem_controller3/read_arbiter/data/level4_c1[9]_i_7/O
                         net (fo=23, routed)          0.451     2.522    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X31Y95         LUT3 (Prop_lut3_I1_O)        0.043     2.565 r  mem_controller3/read_arbiter/data/level4_c1[15]_i_4/O
                         net (fo=5, routed)           0.265     2.830    mem_controller2/read_arbiter/data/excExpFracY_c0[13]
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.043     2.873 r  mem_controller2/read_arbiter/data/ltOp_carry__0_i_2/O
                         net (fo=1, routed)           0.172     3.044    addf0/operator/ltOp_carry__1_0[2]
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     3.235 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.235    addf0/operator/ltOp_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.284 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.284    addf0/operator/ltOp_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.333 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.333    addf0/operator/ltOp_carry__2_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.460 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.415     3.875    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.130     4.005 r  mem_controller2/read_arbiter/data/i__carry_i_1/O
                         net (fo=1, routed)           0.265     4.271    addf0/operator/p_1_in[3]
    SLICE_X34Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.455 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.455    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     4.559 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.411     4.970    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I3_O)        0.120     5.090 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.181     5.270    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.043     5.313 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.221     5.534    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1382, unset)         0.483     5.683    addf0/operator/RightShifterComponent/clk
    SLICE_X34Y99         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.295     5.352    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 -0.182    




