Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 10 11:13:43 2016
| Host         : 2010-5 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|  LEDdisplay0/downclk         |                                    |                                    |                1 |              2 |
|  clock_divider0/count_reg[0] | Counter0/counter_signal[3]_i_1_n_0 | Counter0/counter_signal[3]_i_3_n_0 |                1 |              4 |
|  clk_IBUF_BUFG               |                                    |                                    |               11 |             40 |
+------------------------------+------------------------------------+------------------------------------+------------------+----------------+


