
*** Running vivado
    with args -log gtwizard_0_gtpe2_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0_gtpe2_exdes.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source gtwizard_0_gtpe2_exdes.tcl -notrace
Command: synth_design -top gtwizard_0_gtpe2_exdes -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36764
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_common with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:105]
WARNING: [Synth 8-6901] identifier 'init_read' is used before its declaration [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:315]
WARNING: [Synth 8-2507] parameter declaration becomes local in gtwizard_0_gtpe2_exdes with formal parameter declaration list [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:334]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.695 ; gain = 35.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_exdes' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 1 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 83 - type: integer 
	Parameter init_read bound to: 8'b00000000 
	Parameter read_waitdrdy bound to: 8'b00000001 
	Parameter write_waitdrdy bound to: 8'b00000011 
	Parameter read_reg00 bound to: 8'b00000100 
	Parameter reg00_waitdrdy bound to: 8'b00000101 
	Parameter read_reg01 bound to: 8'b00000110 
	Parameter reg01_waitdrdy bound to: 8'b00000111 
	Parameter read_reg02 bound to: 8'b00001000 
	Parameter reg02_waitdrdy bound to: 8'b00001001 
	Parameter read_reg06 bound to: 8'b00001010 
	Parameter reg06_waitdrdy bound to: 8'b00001011 
	Parameter read_reg10 bound to: 8'b00001100 
	Parameter reg10_waitdrdy bound to: 8'b00001101 
	Parameter read_reg11 bound to: 8'b00001110 
	Parameter reg11_waitdrdy bound to: 8'b00001111 
	Parameter read_reg12 bound to: 8'b00010000 
	Parameter reg12_waitdrdy bound to: 8'b00010001 
	Parameter read_reg13 bound to: 8'b00010010 
	Parameter reg13_waitdrdy bound to: 8'b00010011 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_support' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 83 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_GT_USRCLK_SOURCE' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33137]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33137]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_GT_USRCLK_SOURCE' (3#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_cpll_railing' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_cpll_railing.v:68]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (4#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_cpll_railing' (5#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_cpll_railing.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_common' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b010 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter PLL0_FBDIV_IN bound to: 5 - type: integer 
	Parameter PLL1_FBDIV_IN bound to: 1 - type: integer 
	Parameter PLL0_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL1_FBDIV_45_IN bound to: 4 - type: integer 
	Parameter PLL0_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter PLL1_REFCLK_DIV_IN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20679]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 5 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b010 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:20679]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_common' (7#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_common_reset' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 83 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 6 - type: integer 
	Parameter WAIT_MAX bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_common_reset' (8#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/gtwizard_0_gtpe2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2' (9#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/gtwizard_0_gtpe2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_support' (10#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gtpe2_support.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_GT_FRAME_GEN' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_gen.v:142]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_GT_FRAME_GEN' (11#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtpe2_GT_FRAME_CHECK' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000001010111100 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001010111100 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_rx.dat' is read successfully [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_check.v:525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_check.v:459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_check.v:474]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_GT_FRAME_CHECK' (13#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_gt_frame_check.v:69]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (14#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:728]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (15#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:734]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (16#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:745]
INFO: [Synth 8-6157] synthesizing module 'ila_DRP' [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_DRP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_DRP' (17#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/.Xil/Vivado-32396-LAPTOP-IMI5H5SA/realtime/ila_DRP_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_gt_inst'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:707]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gtwizard_0_gtpe2_support_i'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:374]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_tx0_inst'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:728]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_rx0_inst'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:734]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gt0_frame_check'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:585]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_drp'. This will prevent further optimization [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:745]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtpe2_exdes' (18#1) [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/sources_1/imports/example_design/gtwizard_0_gtpe2_exdes.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.367 ; gain = 95.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.367 ; gain = 95.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.367 ; gain = 95.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1118.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/gtwizard_0_gtpe2/gtwizard_0_gtpe2/gtwizard_0_gtpe2_in_context.xdc] for cell 'gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/gtwizard_0_gtpe2/gtwizard_0_gtpe2/gtwizard_0_gtpe2_in_context.xdc] for cell 'gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i'
Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_gt_inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_gt_inst'
Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_rx0_inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_rx0_inst'
Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_tx0_inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_tx0_inst'
Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_DRP/ila_DRP/ila_DRP_in_context.xdc] for cell 'ila_drp'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.gen/sources_1/ip/ila_DRP/ila_DRP/ila_DRP_in_context.xdc] for cell 'ila_drp'
Parsing XDC File [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/constrs_1/imports/example_design/gtwizard_0_gtpe2_exdes.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/constrs_1/imports/example_design/gtwizard_0_gtpe2_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.srcs/constrs_1/imports/example_design/gtwizard_0_gtpe2_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_gtpe2_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_gtpe2_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FD => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1233.211 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_rx0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_tx0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i' at clock pin 'sysclk_in' is different from the actual clock period '83.330', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for gtwizard_0_gtpe2_support_i/gtwizard_0_gtpe2_init_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_gt_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_rx0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_tx0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_drp. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gtwizard_0_gtpe2_exdes'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'gtwizard_0_gtpe2_exdes', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
*
              read_reg00 |                         00000100 |                         00000100
          reg00_waitdrdy |                         00000101 |                         00000101
              read_reg10 |                         00001100 |                         00001100
          reg10_waitdrdy |                         00001101 |                         00001101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 30    
+---Muxes : 
	 513 Input   80 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   5 Input    9 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_gtpe2_support        | cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_gtpe2_support        | cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|gtwizard_0_gtpe2_GT_FRAME_CHECK | rx_data_r_track_reg[15]                                    | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+--------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |gtwizard_0_gtpe2 |         1|
|2     |vio_0            |         1|
|3     |ila_1            |         1|
|4     |ila_0            |         1|
|5     |ila_DRP          |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |gtwizard_0_gtpe2 |     1|
|2     |ila              |     2|
|4     |ila_DRP          |     1|
|5     |vio              |     1|
|6     |BUFG             |     2|
|7     |BUFH             |     1|
|8     |CARRY4           |     4|
|9     |GTPE2_COMMON     |     1|
|10    |IBUFDS_GTE2      |     1|
|11    |LUT1             |   107|
|12    |LUT2             |    28|
|13    |LUT3             |    42|
|14    |LUT4             |    39|
|15    |LUT5             |    23|
|16    |LUT6             |    38|
|17    |SRL16E           |    16|
|18    |SRLC32E          |     7|
|19    |FDCE             |     5|
|20    |FDRE             |   229|
|21    |FDSE             |     4|
|22    |IBUF             |     6|
|23    |OBUF             |    19|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1236.207 ; gain = 95.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.207 ; gain = 212.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1236.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1248.129 ; gain = 224.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/GTPE2/gtwizard_0_gtpe2_ex.runs/synth_1/gtwizard_0_gtpe2_exdes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_0_gtpe2_exdes_utilization_synth.rpt -pb gtwizard_0_gtpe2_exdes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 29 16:01:30 2024...
