--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml two_digits_decimal_add_sub.twx two_digits_decimal_add_sub.ncd
-o two_digits_decimal_add_sub.twr two_digits_decimal_add_sub.pcf -ucf
two_digits_decimal_add_sub.ucf

Design file:              two_digits_decimal_add_sub.ncd
Physical constraint file: two_digits_decimal_add_sub.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    3.320(R)|      SLOW  |   -0.933(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
control<0>  |         8.942(R)|      SLOW  |         4.695(R)|      FAST  |clk_BUFGP         |   0.000|
control<1>  |         9.388(R)|      SLOW  |         4.890(R)|      FAST  |clk_BUFGP         |   0.000|
control<2>  |         9.186(R)|      SLOW  |         4.808(R)|      FAST  |clk_BUFGP         |   0.000|
display<0>  |        11.862(R)|      SLOW  |         4.913(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |        13.001(R)|      SLOW  |         4.909(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |        13.716(R)|      SLOW  |         5.390(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |        12.803(R)|      SLOW  |         5.137(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |        12.899(R)|      SLOW  |         5.200(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |        13.273(R)|      SLOW  |         5.064(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |        12.842(R)|      SLOW  |         4.926(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |        13.174(R)|      SLOW  |         5.144(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |        13.515(R)|      SLOW  |         5.248(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.077|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 23 15:59:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



