# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/adolfo/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor {/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:23:04 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor" /home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 12:23:04 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor {/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:23:04 on Sep 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor" /home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext_tb.sv 
# -- Compiling module signext_tb
# 
# Top level modules:
# 	signext_tb
# End time: 12:23:04 on Sep 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  signext_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" signext_tb 
# Start time: 12:23:04 on Sep 01,2023
# Loading sv_std.std
# Loading work.signext_tb
# Loading work.signext
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: adolfo  Hostname: adolfo-HP  ProcessID: 10434
#           Attempting to use alternate WLF file "./wlft9gUQCl".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9gUQCl
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    7 tests completed with                    0 errors
# ** Note: $stop    : /home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext_tb.sv(51)
#    Time: 65 ns  Iteration: 1  Instance: /signext_tb
# Break in Module signext_tb at /home/adolfo/Documentos/Famaf/3ro/Arqui/TP1_SingleCycleProcessor/signext_tb.sv line 51
# 
# stdin: <EOF>
# End time: 12:23:18 on Sep 01,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
