

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Thu Dec 12 16:52:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   264963|   528643|  2.650 ms|  5.286 ms|  264964|  528644|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mod_product_fu_107  |mod_product  |      513|      513|   5.130 us|   5.130 us|   513|   513|       no|
        |grp_Montgomery_fu_115   |Montgomery   |     1030|     1030|  10.300 us|  10.300 us|  1030|  1030|       no|
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------+---------+---------+-------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-------------+-----------+-----------+------+----------+
        |- RSA_TOP  |   264448|   528128|  1033 ~ 2063|          -|          -|   256|        no|
        +-----------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_V = alloca i32 1"   --->   Operation 7 'alloca' 'd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 9 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%y_read = read i256 @_ssdm_op_Read.s_axilite.i256, i256 %y" [rsa.cpp:61]   --->   Operation 10 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.s_axilite.i256, i256 %N" [rsa.cpp:61]   --->   Operation 11 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%d_read = read i256 @_ssdm_op_Read.s_axilite.i256, i256 %d" [rsa.cpp:61]   --->   Operation 12 'read' 'd_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.58ns)   --->   "%t_V = call i256 @mod_product, i256 %y_read, i256 %N_read" [rsa.cpp:71]   --->   Operation 13 'call' 't_V' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln74 = store i256 1, i256 %m_V" [rsa.cpp:74]   --->   Operation 14 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln74 = store i9 0, i9 %i" [rsa.cpp:74]   --->   Operation 15 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln74 = store i256 %d_read, i256 %d_V" [rsa.cpp:74]   --->   Operation 16 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln61 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [rsa.cpp:61]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %d"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %d, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %N"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %N, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %N, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %y"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %x"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%t_V = call i256 @mod_product, i256 %y_read, i256 %N_read" [rsa.cpp:71]   --->   Operation 31 'call' 't_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln74 = store i256 %t_V, i256 %t_V_1" [rsa.cpp:74]   --->   Operation 32 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body" [rsa.cpp:74]   --->   Operation 33 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [rsa.cpp:74]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.66ns)   --->   "%icmp_ln74 = icmp_eq  i9 %i_1, i9 256" [rsa.cpp:74]   --->   Operation 35 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i_1, i9 1" [rsa.cpp:74]   --->   Operation 37 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.split, void %for.cond.cleanup" [rsa.cpp:74]   --->   Operation 38 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%d_V_load = load i256 %d_V"   --->   Operation 39 'load' 'd_V_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 40 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i256 %d_V_load"   --->   Operation 41 'trunc' 'trunc_ln1497' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %trunc_ln1497, void %for.inc, void %if.then" [rsa.cpp:76]   --->   Operation 42 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_1_load = load i256 %t_V_1" [rsa.cpp:77]   --->   Operation 43 'load' 't_V_1_load' <Predicate = (!icmp_ln74 & trunc_ln1497)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%m_V_load_1 = load i256 %m_V" [rsa.cpp:77]   --->   Operation 44 'load' 'm_V_load_1' <Predicate = (!icmp_ln74 & trunc_ln1497)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.58ns)   --->   "%m_V_1 = call i256 @Montgomery, i256 %N_read, i256 %m_V_load_1, i256 %t_V_1_load" [rsa.cpp:77]   --->   Operation 45 'call' 'm_V_1' <Predicate = (!icmp_ln74 & trunc_ln1497)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%m_V_load = load i256 %m_V" [rsa.cpp:84]   --->   Operation 46 'load' 'm_V_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.s_axilite.i256P0A, i256 %x, i256 %m_V_load" [rsa.cpp:84]   --->   Operation 47 'write' 'write_ln84' <Predicate = (icmp_ln74)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [rsa.cpp:86]   --->   Operation 48 'ret' 'ret_ln86' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 49 [1/2] (4.99ns)   --->   "%m_V_1 = call i256 @Montgomery, i256 %N_read, i256 %m_V_load_1, i256 %t_V_1_load" [rsa.cpp:77]   --->   Operation 49 'call' 'm_V_1' <Predicate = (trunc_ln1497)> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln78 = store i256 %m_V_1, i256 %m_V" [rsa.cpp:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = (trunc_ln1497)> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc" [rsa.cpp:78]   --->   Operation 51 'br' 'br_ln78' <Predicate = (trunc_ln1497)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i256 %t_V_1" [rsa.cpp:79]   --->   Operation 52 'load' 't_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.58ns)   --->   "%ref_tmp8 = call i256 @Montgomery, i256 %N_read, i256 %t_V_1_load_1, i256 %t_V_1_load_1" [rsa.cpp:79]   --->   Operation 53 'call' 'ref_tmp8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln74 = store i9 %i_2, i9 %i" [rsa.cpp:74]   --->   Operation 54 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.58>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%d_V_load_1 = load i256 %d_V"   --->   Operation 55 'load' 'd_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (4.99ns)   --->   "%ref_tmp8 = call i256 @Montgomery, i256 %N_read, i256 %t_V_1_load_1, i256 %t_V_1_load_1" [rsa.cpp:79]   --->   Operation 56 'call' 'ref_tmp8' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %d_V_load_1, i32 1, i32 255"   --->   Operation 57 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i255 %r_V"   --->   Operation 58 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln74 = store i256 %zext_ln1669, i256 %d_V" [rsa.cpp:74]   --->   Operation 59 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln74 = store i256 %ref_tmp8, i256 %t_V_1" [rsa.cpp:74]   --->   Operation 60 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body" [rsa.cpp:74]   --->   Operation 61 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V_1               (alloca           ) [ 001111]
d_V                 (alloca           ) [ 011111]
i                   (alloca           ) [ 011111]
m_V                 (alloca           ) [ 011111]
y_read              (read             ) [ 001000]
N_read              (read             ) [ 001111]
d_read              (read             ) [ 000000]
store_ln74          (store            ) [ 000000]
store_ln74          (store            ) [ 000000]
store_ln74          (store            ) [ 000000]
spectopmodule_ln61  (spectopmodule    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
t_V                 (call             ) [ 000000]
store_ln74          (store            ) [ 000000]
br_ln74             (br               ) [ 000000]
i_1                 (load             ) [ 000000]
icmp_ln74           (icmp             ) [ 000111]
empty               (speclooptripcount) [ 000000]
i_2                 (add              ) [ 000010]
br_ln74             (br               ) [ 000000]
d_V_load            (load             ) [ 000000]
specloopname_ln1633 (specloopname     ) [ 000000]
trunc_ln1497        (trunc            ) [ 000111]
br_ln76             (br               ) [ 000000]
t_V_1_load          (load             ) [ 000010]
m_V_load_1          (load             ) [ 000010]
m_V_load            (load             ) [ 000000]
write_ln84          (write            ) [ 000000]
ret_ln86            (ret              ) [ 000000]
m_V_1               (call             ) [ 000000]
store_ln78          (store            ) [ 000000]
br_ln78             (br               ) [ 000000]
t_V_1_load_1        (load             ) [ 000001]
store_ln74          (store            ) [ 000000]
d_V_load_1          (load             ) [ 000000]
ref_tmp8            (call             ) [ 000000]
r_V                 (partselect       ) [ 000000]
zext_ln1669         (zext             ) [ 000000]
store_ln74          (store            ) [ 000000]
store_ln74          (store            ) [ 000000]
br_ln74             (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i256"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_product"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i255.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="t_V_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="d_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="256" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="N_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="d_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln84_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="256" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_mod_product_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="256" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="0"/>
<pin id="110" dir="0" index="2" bw="256" slack="0"/>
<pin id="111" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_Montgomery_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="256" slack="0"/>
<pin id="117" dir="0" index="1" bw="256" slack="2"/>
<pin id="118" dir="0" index="2" bw="256" slack="0"/>
<pin id="119" dir="0" index="3" bw="256" slack="0"/>
<pin id="120" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="m_V_1/3 ref_tmp8/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="2"/>
<pin id="124" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_V_load/3 d_V_load_1/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="256" slack="2"/>
<pin id="127" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/3 t_V_1_load_1/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="256" slack="2"/>
<pin id="132" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load_1/3 m_V_load/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="256" slack="1"/>
<pin id="137" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_load t_V_1_load_1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln74_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="256" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln74_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln74_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="256" slack="0"/>
<pin id="153" dir="0" index="1" bw="256" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln74_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="256" slack="0"/>
<pin id="158" dir="0" index="1" bw="256" slack="1"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="2"/>
<pin id="163" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln74_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln1497_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="256" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln78_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="256" slack="0"/>
<pin id="182" dir="0" index="1" bw="256" slack="3"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln74_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="1"/>
<pin id="187" dir="0" index="1" bw="9" slack="3"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="255" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="9" slack="0"/>
<pin id="194" dir="1" index="4" bw="255" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln1669_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="255" slack="0"/>
<pin id="201" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln74_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="255" slack="0"/>
<pin id="205" dir="0" index="1" bw="256" slack="4"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln74_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="0" index="1" bw="256" slack="4"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="t_V_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="256" slack="1"/>
<pin id="215" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="d_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="256" slack="0"/>
<pin id="222" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="m_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="256" slack="0"/>
<pin id="236" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="241" class="1005" name="y_read_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="256" slack="1"/>
<pin id="243" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="246" class="1005" name="N_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="1"/>
<pin id="248" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln1497_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1497 "/>
</bind>
</comp>

<comp id="264" class="1005" name="m_V_load_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="1"/>
<pin id="266" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="82" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="88" pin="2"/><net_sink comp="107" pin=2"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="94" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="107" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="122" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="115" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="122" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="115" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="66" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="70" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="230"><net_src comp="74" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="237"><net_src comp="78" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="244"><net_src comp="82" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="249"><net_src comp="88" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="258"><net_src comp="170" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="263"><net_src comp="176" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="130" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {3 }
 - Input state : 
	Port: rsa : d | {1 }
	Port: rsa : N | {1 }
	Port: rsa : y | {1 }
  - Chain level:
	State 1
		store_ln74 : 1
		store_ln74 : 1
	State 2
		store_ln74 : 1
	State 3
		icmp_ln74 : 1
		i_2 : 1
		br_ln74 : 2
		trunc_ln1497 : 1
		br_ln76 : 2
		m_V_1 : 1
		write_ln84 : 1
	State 4
		store_ln78 : 1
		ref_tmp8 : 1
	State 5
		r_V : 1
		zext_ln1669 : 2
		store_ln74 : 3
		store_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   |  grp_mod_product_fu_107 |  1.588  |   1619  |   516   |
|          |  grp_Montgomery_fu_115  |  9.528  |   5092  |   1341  |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_2_fu_170       |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln74_fu_164    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |    y_read_read_fu_82    |    0    |    0    |    0    |
|   read   |    N_read_read_fu_88    |    0    |    0    |    0    |
|          |    d_read_read_fu_94    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln84_write_fu_100 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1497_fu_176   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        r_V_fu_189       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln1669_fu_199   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  11.116 |   6711  |   1882  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   N_read_reg_246   |   256  |
|     d_V_reg_220    |   256  |
|     i_2_reg_255    |    9   |
|      i_reg_227     |    9   |
| m_V_load_1_reg_264 |   256  |
|     m_V_reg_234    |   256  |
|       reg_135      |   256  |
|    t_V_1_reg_213   |   256  |
|trunc_ln1497_reg_260|    1   |
|   y_read_reg_241   |   256  |
+--------------------+--------+
|        Total       |  1811  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_mod_product_fu_107 |  p1  |   2  |  256 |   512  ||    9    |
| grp_mod_product_fu_107 |  p2  |   2  |  256 |   512  ||    9    |
|  grp_Montgomery_fu_115 |  p2  |   4  |  256 |  1024  ||    20   |
|  grp_Montgomery_fu_115 |  p3  |   2  |  256 |   512  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  2560  ||  6.5906 ||    47   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |  6711  |  1882  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   47   |
|  Register |    -   |  1811  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |  8522  |  1929  |
+-----------+--------+--------+--------+
