<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:83:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="conv_output" LoopLoc="HLSEindoefening/hls_process_images.c:83:22" LoopName="VITIS_LOOP_83_1" ParentFunc="process_images" Length="variable" Direction="write" AccessID="conv_outputseq" OrigID="for.inc.store.6" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:85:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="max_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" Length="variable" Direction="write" AccessID="max_outputseq" OrigID="for.inc26.store.6" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:93:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="min_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" Length="variable" Direction="write" AccessID="min_outputseq" OrigID="for.inc26.store.11" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:94:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="avg_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" Length="variable" Direction="write" AccessID="avg_outputseq" OrigID="for.inc26.store.16" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:95:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="HLSEindoefening/hls_process_images.c:15:32" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="convolution" OrigID="if.then.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="HLSEindoefening/hls_process_images.c:8:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:8:25" LoopName="VITIS_LOOP_8_2" ParentFunc="convolution" OrigID="if.then.239.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="HLSEindoefening/hls_process_images.c:15:32" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="convolution" OrigID="if.then.1.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="HLSEindoefening/hls_process_images.c:8:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:8:25" LoopName="VITIS_LOOP_8_2" ParentFunc="convolution" OrigID="if.then.1.2.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="HLSEindoefening/hls_process_images.c:15:32" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="input" ParentFunc="convolution" OrigID="if.then.2.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="HLSEindoefening/hls_process_images.c:8:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:8:25" LoopName="VITIS_LOOP_8_2" ParentFunc="convolution" OrigID="if.then.2.2.load.2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:15:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling.1" Length="2" Direction="read" AccessID="scevgepseq" OrigID="islist for.body5.load.10 for.body5.load.19" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:32:38 HLSEindoefening/hls_process_images.c:42:54" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling.1" Length="2" Direction="read" AccessID="scevgep2seq" OrigID="islist for.body5.load.26 for.body5.load.27" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:43:27 HLSEindoefening/hls_process_images.c:43:60" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling.2" Length="2" Direction="read" AccessID="scevgepseq" OrigID="islist for.body5.load.10 for.body5.load.19" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:32:38 HLSEindoefening/hls_process_images.c:42:54" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling.2" Length="2" Direction="read" AccessID="scevgep2seq" OrigID="islist for.body5.load.26 for.body5.load.27" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:43:27 HLSEindoefening/hls_process_images.c:43:60" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling" Length="2" Direction="read" AccessID="scevgepseq" OrigID="islist for.body5.load.10 for.body5.load.19" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:32:38 HLSEindoefening/hls_process_images.c:42:54" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLSEindoefening/hls_process_images.c:31:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="HLSEindoefening/hls_process_images.c:31:26" LoopName="VITIS_LOOP_31_2" ParentFunc="pooling" Length="2" Direction="read" AccessID="scevgep1seq" OrigID="islist for.body5.load.26 for.body5.load.27" OrigAccess-DebugLoc="isList HLSEindoefening/hls_process_images.c:43:27 HLSEindoefening/hls_process_images.c:43:60" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="max_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" OrigID="max_outputseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:91:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="min_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" OrigID="min_outputseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:91:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="avg_output" LoopLoc="HLSEindoefening/hls_process_images.c:91:22" LoopName="VITIS_LOOP_91_2" ParentFunc="process_images" OrigID="avg_outputseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:91:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:83:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv_output" LoopLoc="HLSEindoefening/hls_process_images.c:83:22" LoopName="VITIS_LOOP_83_1" ParentFunc="process_images" OrigID="conv_outputseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:83:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:32:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling.1" OrigID="scevgepseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:32:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:43:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling.1" OrigID="scevgep2seq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:43:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:32:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling.2" OrigID="scevgepseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:32:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:43:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling.2" OrigID="scevgep2seq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:43:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:32:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling" OrigID="scevgepseq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:32:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLSEindoefening/hls_process_images.c:43:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="pooling" OrigID="scevgep1seq" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:43:27" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLSEindoefening/hls_process_images.c:32:38" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLSEindoefening/hls_process_images.c:43:27" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="8" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="process_images" Direction="write" OrigID="seq1" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:91:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="HLSEindoefening/hls_process_images.c:91:22" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="process_images" Direction="write" OrigID="seq2" OrigAccess-DebugLoc="HLSEindoefening/hls_process_images.c:91:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLSEindoefening/hls_process_images.c:83:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="HLSEindoefening/hls_process_images.c:83:22" LoopName="VITIS_LOOP_83_1" Length="variable" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

