<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_twi.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 two wire interface. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_twi.h,v $
 * Revision 1.1  2006/08/31 19:19:55  haraldkipp
 * No time to write comments. ;-)
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>TWI Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_twi.h::TWI_CR_OFF" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a0">TWI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91_twi.h::TWI_CR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a1">TWI_CR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91_twi.h::TWI_START" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a2">TWI_START</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send start condition. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_twi.h::TWI_STOP" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a3">TWI_STOP</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send stop condition. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_twi.h::TWI_MSEN" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a4">TWI_MSEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable master mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_twi.h::TWI_MSDIS" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a5">TWI_MSDIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable master mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_twi.h::TWI_SVEN" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a6">TWI_SVEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable slave mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_twi.h::TWI_SVDIS" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a7">TWI_SVDIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable slave mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_twi.h::TWI_SWRST" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a8">TWI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Master Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91_twi.h::TWI_MMR_OFF" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a9">TWI_MMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_twi.h::TWI_MMR" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a10">TWI_MMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_MMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a11">TWI_IADRSZ</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal device address size mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_NONE" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a12">TWI_IADRSZ_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No internal device address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_1BYTE" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a13">TWI_IADRSZ_1BYTE</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One byte internal device address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_2BYTE" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a14">TWI_IADRSZ_2BYTE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two byte internal device address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_twi.h::TWI_IADRSZ_3BYTE" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a15">TWI_IADRSZ_3BYTE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three byte internal device address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_twi.h::TWI_MREAD" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a16">TWI_MREAD</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master read direction. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_twi.h::TWI_DADR" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a17">TWI_DADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_twi.h::TWI_DADR_LSB" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a18">TWI_DADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Slave Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_twi.h::TWI_SMR_OFF" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a19">TWI_SMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_twi.h::TWI_SMR" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a20">TWI_SMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_twi.h::TWI_SADR" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a21">TWI_SADR</a>&nbsp;&nbsp;&nbsp;0x007F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_twi.h::TWI_SADR_LSB" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a22">TWI_SADR_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave address LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Internal Address Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91_twi.h::TWI_IADRR_OFF" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a23">TWI_IADRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91_twi.h::TWI_IADRR" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a24">TWI_IADRR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IADRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91_twi.h::TWI_IADR" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a25">TWI_IADR</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91_twi.h::TWI_IADR_LSB" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a26">TWI_IADR_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal address LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Clock Waveform Generator Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR_OFF" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a27">TWI_CWGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91_twi.h::TWI_CWGR" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a28">TWI_CWGR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_CWGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock waveform generator register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a29">TWI_CLDIV</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91_twi.h::TWI_CLDIV_LSB" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a30">TWI_CLDIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock low divider LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a31">TWI_CHDIV</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91_twi.h::TWI_CHDIV_LSB" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a32">TWI_CHDIV_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock high divider LSB. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a33">TWI_CKDIV</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91_twi.h::TWI_CKDIV_LSB" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a34">TWI_CKDIV_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider LSB. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Status and Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91_twi.h::TWI_SR_OFF" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a35">TWI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91_twi.h::TWI_SR" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a36">TWI_SR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91_twi.h::TWI_IER_OFF" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a37">TWI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91_twi.h::TWI_IER" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a38">TWI_IER</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91_twi.h::TWI_IDR_OFF" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a39">TWI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91_twi.h::TWI_IDR" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a40">TWI_IDR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91_twi.h::TWI_IMR_OFF" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a41">TWI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91_twi.h::TWI_IMR" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a42">TWI_IMR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91_twi.h::TWI_TXCOMP" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a43">TWI_TXCOMP</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission completed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91_twi.h::TWI_RXRDY" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a44">TWI_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="at91_twi.h::TWI_TXRDY" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a45">TWI_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="at91_twi.h::TWI_SVREAD" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a46">TWI_SVREAD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="at91_twi.h::TWI_SVACC" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a47">TWI_SVACC</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slave access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="at91_twi.h::TWI_GACC" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a48">TWI_GACC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General call access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="at91_twi.h::TWI_OVRE" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a49">TWI_OVRE</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="at91_twi.h::TWI_NACK" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a50">TWI_NACK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Not acknowledged. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="at91_twi.h::TWI_ARBLST" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a51">TWI_ARBLST</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Arbitration lost. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="at91_twi.h::TWI_SCLWS" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a52">TWI_SCLWS</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock wait state. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="at91_twi.h::TWI_EOSACC" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a53">TWI_EOSACC</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of slave access. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Receive Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="at91_twi.h::TWI_RHR_OFF" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a54">TWI_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="at91_twi.h::TWI_RHR" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a55">TWI_RHR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register address. <br></td></tr>
<tr><td colspan="2"><br><h2>TWI Transmit Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="at91_twi.h::TWI_THR_OFF" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a56">TWI_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="at91_twi.h::TWI_THR" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__twi_8h.html#a57">TWI_THR</a>&nbsp;&nbsp;&nbsp;(TWI_BASE + TWI_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register address. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
