Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Design Linking license for component <pci32_spng> found. This license does not
allow you to generate bitstreams for designs that incorporate this component.
You may generate functional simulation netlists, but you may not evaluate this
component in hardware. For ordering information, please refer to the product
page for this component on: www.xilinx.com Cancelled Customization.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'axi_interconnect_v1_06_a_0'...
Applying external generics to 'axi_interconnect_v1_06_a_0'...
INFO:sim - Running axi_interconnect_v1_06_a_ucfgen.tcl
INFO:sim - No asynchronous clock conversions in axi_interconnect_v1_06_a_0.
INFO:sim - Writing core-level timing constraint file
   /home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_onl
   y/core_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0.ucf.
Delivered 1 file into directory
/home/user/ocpi/bsp_sidekiq_mpcie_sdp_v1.5.0rc5/hdl/assemblies/capture_v2_only/c
ore_pci-axi_bridge/tmp/_cg/axi_interconnect_v1_06_a_0
Delivering associated files for 'axi_interconnect_v1_06_a_0'...
Delivering EJava files for 'axi_interconnect_v1_06_a_0'...
Generating implementation netlist for 'axi_interconnect_v1_06_a_0'...
INFO:sim - Pre-processing HDL files for 'axi_interconnect_v1_06_a_0'...
Running synthesis for 'axi_interconnect_v1_06_a_0'
Running ngcbuild...
Generation cancelled.
Closed project file.
