// Seed: 525132986
module module_0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    output wand id_14
);
  assign id_4 = id_13 == id_13;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    output logic id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input uwire id_16,
    input wand id_17,
    output supply1 id_18,
    output wand id_19,
    output wor id_20,
    input supply0 id_21,
    input uwire id_22
);
  always id_8 <= 1'b0;
  module_0();
  assign id_20 = ~1;
endmodule
