{"id":"cc165a35-4ded-4870-970a-117b0a1d1807","title":"Give me a synopsis of the latest NVIDIA enterprise /datacenter GPU roadmap","create_time":1772077370.8025262,"update_time":1772078178.2291145,"current_node":"2f60c8df-40c1-47b3-99dd-514baffc1c98","mapping":{"client-created-root":{"id":"client-created-root","message":null,"parent":null,"children":["cd5b78a0-0af9-4713-a6bf-02e50580aae9"]},"cd5b78a0-0af9-4713-a6bf-02e50580aae9":{"id":"cd5b78a0-0af9-4713-a6bf-02e50580aae9","message":{"id":"cd5b78a0-0af9-4713-a6bf-02e50580aae9","author":{"role":"user","name":null,"metadata":{}},"create_time":1772077370.8025262,"update_time":null,"content":{"content_type":"text","parts":["Give me a synopsis of the latest NVIDIA enterprise /datacenter GPU roadmap"]},"status":"finished_successfully","end_turn":null,"weight":1.0,"metadata":{"can_save":true},"recipient":"all","channel":null},"parent":"client-created-root","children":["c722dbfe-0399-4a12-99c0-7b882cd00c3b"]},"c722dbfe-0399-4a12-99c0-7b882cd00c3b":{"id":"c722dbfe-0399-4a12-99c0-7b882cd00c3b","message":{"id":"c722dbfe-0399-4a12-99c0-7b882cd00c3b","author":{"role":"assistant","name":null,"metadata":{}},"create_time":1772077370.8025262,"update_time":null,"content":{"content_type":"text","parts":["Here\u2019s a **detailed and up-to-date synopsis** of NVIDIA\u2019s **enterprise/datacenter GPU roadmap**, reflecting the most recent announcements and strategic shifts as of late February 2026:\n\n---\n\n## 1. Blackwell Era & Its Transition\n\n- NVIDIA advanced from the Hopper generation with the **Blackwell architecture**, first revealed publicly in Q1 2024 and ramping through 2025 ([fr.wikipedia.org](https://fr.wikipedia.org/wiki/Blackwell_%28microarchitecture%29?utm_source=openai)).\n- The company adopted a **one-year release cadence**: H200 in 2024 as an H100 successor, followed by Blackwell-based B100 (2024) and then the X100 placeholder architecture in 2025 ([crn.com](https://www.crn.com/news/components-peripherals/nvidia-ai-chip-releases-move-to-one-year-rhythm-with-h100-successors-for-2024-2025?utm_source=openai)).\n- Similarly, upgrades to the Grace Hopper Superchip and the L40S universal accelerator followed the same annual schedule (GH200 \u2192 GB200 \u2192 GX200; L40S \u2192 B40 \u2192 X40) ([crn.com](https://www.crn.com/news/components-peripherals/nvidia-ai-chip-releases-move-to-one-year-rhythm-with-h100-successors-for-2024-2025?utm_source=openai)).\n- The enterprise-grade **NVL (NVLink + CPU/GPU)** system series also follows this cadence\u2014with GH200NVL and GB200NVL arriving in 2024 and GX200NVL slated for 2025 ([crn.com](https://www.crn.com/news/components-peripherals/nvidia-ai-chip-releases-move-to-one-year-rhythm-with-h100-successors-for-2024-2025?utm_source=openai)).\n\n---\n\n## 2. Rubin \u2014 Entering Production (2026)\n\n- NVIDIA\u2019s next-generation **Rubin platform**, featuring deep silicon co-design, entered **full production in 2026**, with partner deployments expected in the **second half of the year** ([forbes.com](https://www.forbes.com/sites/janakirammsv/2026/01/13/nvidia-doubles-down-on-enterprise-ai-infrastructure-with-five-strategic-platform-launches/?ss=enterprise-ai&utm_source=openai)).\n- Designed to integrate six key components\u2014**Rubin GPU**, **Vera CPU**, **NVLink 6**, **ConnectX\u20119 SuperNIC**, **BlueField\u20114 DPU**, and **Spectrum\u20116 Ethernet switch**\u2014this platform delivers massive inference scale and efficiency ([tomshardware.com](https://www.tomshardware.com/pc-components/gpus/nvidia-launches-vera-rubin-nvl72-ai-supercomputer-at-ces-promises-up-to-5x-greater-inference-performance-and-10x-lower-cost-per-token-than-blackwell-coming-2h-2026?utm_source=openai)).\n- The **Rubin GPU** delivers **50 PFLOPS inference** and **35 PFLOPS training** performance in 4-bit floating\u2011point (NVFP4), with **288\u202fGB HBM4** memory per GPU and **3.6\u202fTB/s NVLink bandwidth**, aggregating to **260\u202fTB/s per rack** ([tomshardware.com](https://www.tomshardware.com/pc-components/gpus/nvidia-launches-vera-rubin-nvl72-ai-supercomputer-at-ces-promises-up-to-5x-greater-inference-performance-and-10x-lower-cost-per-token-than-blackwell-coming-2h-2026?utm_source=openai)).\n- NVIDIA claims Rubin reduces **MoE inference costs by up to 10\u00d7** versus Blackwell, and requires **4\u00d7 fewer GPUs for certain training workloads**, offering compelling economics for enterprise-scale usage ([forbes.com](https://www.forbes.com/sites/janakirammsv/2026/01/13/nvidia-doubles-down-on-enterprise-ai-infrastructure-with-five-strategic-platform-launches/?ss=enterprise-ai&utm_source=openai)).\n\n---\n\n## 3. Rubin Ultra (2027) and Feynman (2028)\n\n- Following Rubin, the roadmap includes **Rubin Ultra** in **2027**, essentially a dual\u2011core Rubin setup delivering roughly **100\u202fPFLOPS**, double the base Rubin performance ([en.wikipedia.org](https://en.wikipedia.org/wiki/Rubin_%28microarchitecture%29?utm_source=openai)).\n- Looking further ahead, NVIDIA plans to launch **Feynman** in **2028**, named after the physicist Richard Feynman. This microarchitecture will succeed Rubin and is under design acceleration via Blackwell GPUs ([en.wikipedia.org](https://en.wikipedia.org/wiki/Feynman_%28microarchitecture%29?utm_source=openai)).\n- Feynman will introduce further enhancements across **interconnects (NVSwitch 8th Gen)**, **networking (Spectrum\u20117 Ethernet, CX10 InfiniBand)**, and likely utilize **HBM** or beyond in memory technology ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n\n---\n\n## 4. Networking & Systems \u2014 Silicon Photonics Transition\n\n- Starting with the Rubin generation in 2026, NVIDIA will transition from conventional copper-based switches (Spectrum\u20115, BlueField\u20113) to **Photonics-based networking** with **Spectrum\u2011X (Ethernet)** and **Quantum\u2011X (InfiniBand)**, enabling **1.6\u202fTb/s per port** and total bandwidth up to **400\u202fTb/s** ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n- As the roadmap advances to Feynman (2028), networking will further evolve with **Spectrum\u20117 Ethernet** and **CX10 InfiniBand** optical interconnects for even greater throughput ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n\n---\n\n## 5. System Density Roadmap & Compute Scale\n\nAccording to a system-level view compiled around NVIDIA\u2019s GTC 2025 announcements:\n\n- **2024\u20132025**: The enterprise \u201cNVL72\u201d platform, with 72 GPU packages per rack, offered **~720\u20131080\u202fPFLOPS** (dense FP4 compute) and up to **21\u202fTB HBM capacity**, **576\u202fTB/s bandwidth** ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n- **2026**: \u201cNVL144\u201d doubles GPU count to 144, with Rubin architecture delivering approximately **3600\u202fPFLOPS** compute, same **21\u202fTB HBM capacity**, and **936\u202fTB/s bandwidth** ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n- **2027**: \u201cNVL576\u201d scales massively\u2014576 GPU chiplets per rack with Rubin Ultra\u2014boosting FP4 compute to around **14,400\u202fPFLOPS**, scaling HBM capacity to **147\u202fTB** and bandwidth to **4,608\u202fTB/s** ([tomshardware.com](https://www.tomshardware.com/tech-industry/semiconductors/nvidia-enterprise-roadmap-rubin-rubin-ultra-feynman-and-silicon-photonics?utm_source=openai)).\n\n---\n\n## Summary Table (Enterprise GPU Roadmap)\n\nYear | Architecture / System | Highlights\n---- | ---------------------- | ----------\n2024 | Blackwell (B100, etc.), GH200NVL | Transition from Hopper; one-year cadence; early NVL systems\n2025 | Blackwell Ultra (GB300), X100, GX200NVL | Performance ramps; core NVL72 deployments begin ([barrons.com](https://www.barrons.com/articles/nvidia-stock-blackwell-ultra-coreweave-dell-78f5fa26?utm_source=openai))\n2026 | **Rubin platform**, NVL144 | 50 PFLOPS per GPU; massive efficiency gains; production ramp\n2027 | Rubin Ultra, NVL576 | ~100\u202fPFLOPS per GPU; dense-scale systems with exascale compute\n2028 | **Feynman**, advanced interconnects | Next-gen microarchitecture; NVSwitch 8, Phononic networking\n\n---\n\n## Concluding Insights\n\nNVIDIA is clearly pushing enterprise AI infrastructure into new realms\u2014through extreme silicon co\u2011design, photonic networking, and dense compute systems. The roadmap reflects a strong move from discrete GPU generations to integrated, vertically scaled platforms like Rubin and Rubin Ultra, culminating with Feynman in 2028.\n\nIf you'd like more on specific aspects\u2014such as **power, cooling, software stacks (CUDA, AI Enterprise)**, **deployment timing**, or **ecosystem partners and licensing**\u2014feel free to ask!\n\n---"]},"status":"finished_successfully","end_turn":true,"weight":1.0,"metadata":{"can_save":true,"model_slug":"gpt-4.1","default_model_slug":"gpt-4.1"},"recipient":"all","channel":null},"parent":"cd5b78a0-0af9-4713-a6bf-02e50580aae9","children":["1a443b79-3051-476e-bff5-7f2dcadb7014"]},"1a443b79-3051-476e-bff5-7f2dcadb7014":{"id":"1a443b79-3051-476e-bff5-7f2dcadb7014","message":{"id":"1a443b79-3051-476e-bff5-7f2dcadb7014","author":{"role":"user","name":null,"metadata":{}},"create_time":1772077611.552424,"update_time":null,"content":{"content_type":"text","parts":["Do the same for AMD's roadmap"]},"status":"finished_successfully","end_turn":null,"weight":1.0,"metadata":{"can_save":true},"recipient":"all","channel":null},"parent":"c722dbfe-0399-4a12-99c0-7b882cd00c3b","children":["c91764a6-bb05-4a3a-9308-e0199aa7e88a"]},"c91764a6-bb05-4a3a-9308-e0199aa7e88a":{"id":"c91764a6-bb05-4a3a-9308-e0199aa7e88a","message":{"id":"c91764a6-bb05-4a3a-9308-e0199aa7e88a","author":{"role":"assistant","name":null,"metadata":{}},"create_time":1772077611.552424,"update_time":null,"content":{"content_type":"text","parts":["Here\u2019s a comprehensive and richly sourced synopsis of **AMD\u2019s enterprise/datacenter GPU roadmap** as of February 26, 2026. Where relevant, I\u2019ve framed developments in a year-by-year structure for clarity.\n\n---\n\n##  2024\u20132025: CDNA 3 to CDNA 4 Transition\n\n- In **June 2024**, AMD unveiled an expanded **Instinct GPU roadmap**, committing to an **annual cadence** of AI accelerator upgrades. This began with the **Instinct MI325X** (CDNA 3), arriving in Q4\u202f2024 with **up to 288\u202fGB HBM3E memory**, followed by the **MI350 series** (CDNA 4) in 2025, delivering up to a **35\u00d7 improvement in AI inference performance** over the MI300 series. ([amd.com](https://www.amd.com/en/newsroom/press-releases/2024-6-2-amd-accelerates-pace-of-data-center-ai-innovation-.html?utm_source=openai))\n\n- The **MI350** notably offers **288\u202fGB HBM3 memory**, with strong generational performance and enhanced memory capacity\u2014enough to accommodate large models up to ~520\u202fbillion parameters\u2014alongside compelling cost-per-token advantages. ([forbes.com](https://www.forbes.com/sites/karlfreund/2025/06/12/amd-announces-mi350-gpu-and-future-roadmap-details/?utm_source=openai))\n\n- Alongside GPUs, AMD is advancing its ecosystem through:\n  - **ROCm** software (with ROCm\u202f6 in use and ROCm\u202f7 introduced later),\n  - **Open-standard interconnects** like UALink for GPU scale-up, and\n  - **Helios**, a rack-scale AI reference architecture built around MI400 GPUs, Venice (Zen\u202f6) CPUs, and Pensando Vulcano NICs. ([amd.com](https://www.amd.com/en/blogs/2025/amd-delivering-open-rack-scale-ai-infrastructure-to-unlock-agentic-ai.html?utm_source=openai))\n\n---\n\n##  2026: MI400 and Helios Go Live\n\n- AMD's **MI400 series**, built on the forthcoming **CDNA \u201cNext\u201d architecture**, is expected in 2026. These accelerators push memory capacity to **432\u202fGB HBM4**, along with significant bandwidth and compute improvements. ([amd.com](https://www.amd.com/en/newsroom/press-releases/2024-6-2-amd-accelerates-pace-of-data-center-ai-innovation-.html?utm_source=openai))\n\n- More specifically, the MI400 series offers:\n  - **~40\u202fPFLOPS** FP4 compute and **~20\u202fPFLOPS** FP8 compute,\n  - Approximate **19.6\u202fTB/s memory bandwidth** (more than double MI350), and\n  - **300\u202fGB/s scale\u2011out bandwidth per GPU**. ([wccftech.com](https://wccftech.com/amd-to-battle-nvidia-ai-dominance-instinct-mi400-accelerators-2026-mi500-2027/?utm_source=openai))\n\n- In tandem, at **CES 2026**, AMD showcased **Helios**, a rack-scale platform delivering **3 AI exaflops per rack**, built with MI455X GPUs, EPYC \u201cVenice\u201d (Zen\u202f6) CPUs, and Pensando Vulcano NICs. Partners like **OpenAI** and **Blue\u202fOrigin** are already testing the system. ([timesofindia.indiatimes.com](https://timesofindia.indiatimes.com/technology/tech-news/ces-2026-amd-reveals-yotta-scale-ai-platform-and-next-gen-gpu-roadmap/articleshow/126400030.cms?utm_source=openai))\n\n- At the same event, AMD also revealed details of its full **MI400 series**, including the **MI440X**\u2014designed for scalable enterprise AI workloads in compact eight\u2011GPU configurations\u2014and **MI430X**, tailored for HPC and sovereign AI use cases and powering exascale projects like \u201cDiscovery\u201d at Oak\u202fRidge and France\u2019s \u201cAlice Recoque.\u201d ([datacentremagazine.com](https://datacentremagazine.com/news/amd-unveils-yottascale-data-centre-vision-at-ces-2026?utm_source=openai))\n\n---\n\n##  2027 and Beyond: Verano and MI500 Series\n\n- Looking ahead to **2027**, AMD is developing a **Verano CPU** (Zen\u202f7 architecture) paired with the **Instinct MI500 series** GPUs, forming a more advanced rack-scale system that significantly expands on Helios. Informally dubbed Helios' evolution, the system is expected to scale to **144 MI500 GPUs across 36 racks**, dramatically boosting compute density. ([techradar.com](https://www.techradar.com/pro/here-is-a-glimpse-of-the-absurdly-powerful-ai-rack-amd-will-launch-in-2027-complete-with-verano-cpus-and-144-mi500-ai-gpus?utm_source=openai))\n\n- The **MI500 series**, based on **CDNA\u202f6 architecture** and built on **2\u202fnm process technology** with **HBM4E memory**, promises up to a **1,000\u00d7 increase in AI performance compared to MI300X**. ([datacentremagazine.com](https://datacentremagazine.com/news/amd-unveils-yottascale-data-centre-vision-at-ces-2026?utm_source=openai))\n\n- A summary of architectural evolution:\n\n  - **CDNA 3** \u2192 MI325X (2024)  \n  - **CDNA 4** \u2192 MI350 series (2025)  \n  - **CDNA \u201cNext\u201d** \u2192 MI400 series (2026)  \n  - **CDNA 6** \u2192 MI500 series (2027) ([wccftech.com](https://wccftech.com/amd-to-battle-nvidia-ai-dominance-instinct-mi400-accelerators-2026-mi500-2027/?utm_source=openai))\n\n---\n\n##  Partnership & Ecosystem Momentum\n\n- A landmark **AI infrastructure deal with Meta** was announced on **February 24, 2026**, where AMD will deploy **6 gigawatts** of its custom Instinct GPUs (Helios architecture included), alongside EPYC CPUs and ROCm software, starting in **late 2026**. The agreement is expected to generate **tens of billions in data center AI revenue** per gigawatt, spanning multiple generations. ([tomshardware.com](https://www.tomshardware.com/tech-industry/artificial-intelligence/amd-meta-100-billion-deal?utm_source=openai))\n\n---\n\n##  Summary Table: AMD Enterprise GPU Roadmap\n\nYear | Architecture / System | Highlights\n--- | ---------------------- | ----------\n2024 | MI325X (CDNA 3) | Q4 launch, 288\u202fGB HBM3E, annual release pace\n2025 | MI350 series (CDNA 4) | 35\u00d7 inference gains, high memory capacity\n2026 | MI400 series (CDNA Next) + Helios | 432\u202fGB HBM4, 40\u202fPFLOPS FP4, 3 Exaflops rack system\n2027 | MI500 series (CDNA 6) + Verano CPUs | 2\u202fnm, HBM4E, 1,000\u00d7 performance uplift, 144\u2011GPU rack-scale system\nOngoing | Ecosystem & Partnerships | ROCm software, UALink/UltraEthernet, Meta deal deployment end\u20112026\n\n---\n\n##  Conclusion\n\nAMD is pursuing an aggressive, annual cadence across its **Instinct GPU series (MI325X \u2192 MI350 \u2192 MI400 \u2192 MI500)**, each generation delivering substantial gains in memory capacity, compute performance, and interconnect bandwidth. Complementing this GPU roadmap is a concerted push in **rack-scale architectures**\u2014notably **Helios** and beyond\u2014tied together by EPYC CPUs, Pensando networking, and AMD\u2019s ROCm ecosystem.\n\nThese advances are grounded by major infrastructure deployments, such as the Meta multi-gigawatt deal starting **late 2026**, and pre-production testing with major AI players. AMD\u2019s strategic trajectory shows a clear focus on closing the performance gap with leaders in enterprise AI, leveraging open standards and scalable systems to carve out a stronger position in the competitive datacenter GPU landscape.\n\nLet me know if you\u2019d like further breakdowns\u2014such as detailed specs per MI400 variant, networking specifics (UALink vs UltraEthernet), or comparisons with NVIDIA\u2019s roadmap."]},"status":"finished_successfully","end_turn":true,"weight":1.0,"metadata":{"can_save":true,"model_slug":"gpt-4.1","default_model_slug":"gpt-4.1"},"recipient":"all","channel":null},"parent":"1a443b79-3051-476e-bff5-7f2dcadb7014","children":["b222adaf-c331-46c4-ba7f-6d0b1b68bc47"]},"b222adaf-c331-46c4-ba7f-6d0b1b68bc47":{"id":"b222adaf-c331-46c4-ba7f-6d0b1b68bc47","message":{"id":"b222adaf-c331-46c4-ba7f-6d0b1b68bc47","author":{"role":"user","name":null,"metadata":{}},"create_time":1772077799.6460109,"update_time":null,"content":{"content_type":"text","parts":["Analyse based on current market trends and indications from end users, will AMD be able to erode NVIDIA's dominance in the new few years?"]},"status":"finished_successfully","end_turn":null,"weight":1.0,"metadata":{"can_save":true},"recipient":"all","channel":null},"parent":"c91764a6-bb05-4a3a-9308-e0199aa7e88a","children":["a8952e6d-a4b1-4275-8785-0bf37ca3d7c8"]},"a8952e6d-a4b1-4275-8785-0bf37ca3d7c8":{"id":"a8952e6d-a4b1-4275-8785-0bf37ca3d7c8","message":{"id":"a8952e6d-a4b1-4275-8785-0bf37ca3d7c8","author":{"role":"assistant","name":null,"metadata":{}},"create_time":1772077799.6460109,"update_time":null,"content":{"content_type":"text","parts":["AMD is likely to **erode NVIDIA\u2019s dominance somewhat**, but **not \u201cflip\u201d the market** in the next few years (2026\u20132028). The more realistic outcome is: **NVIDIA stays #1 by a wide margin**, while **AMD becomes a meaningful #2** (especially in hyperscalers and some inference-heavy deployments) and **custom ASICs** take additional share from NVIDIA.\n\n## 1) Starting point: NVIDIA\u2019s lead is still enormous (scale + ecosystem)\nNVIDIA\u2019s current financial scale in datacenter accelerators is so large that even strong AMD growth can translate into **share gains without NVIDIA shrinking**. NVIDIA just reported **FY2026 Data Center revenue of $193.7B** (with **$62.3B in Data Center revenue in Q4 alone**). ([nvidianews.nvidia.com](https://nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-fourth-quarter-and-fiscal-2026?utm_source=openai))  \nAMD, by comparison, reported **FY2025 Data Center segment revenue of $16.6B** (CPU+GPU combined), with Data Center revenue of **$5.4B in Q4**. ([amd.com](https://www.amd.com/en/newsroom/press-releases/2026-2-3-amd-reports-fourth-quarter-and-full-year-2025-fina.html?utm_source=openai))\n\nThat gap implies AMD can \u201cwin a lot\u201d and NVIDIA can still remain dominant in absolute terms.\n\n## 2) Market trend: dominance is being diluted\u2014mostly by ASICs, secondarily by AMD\nExternal tracking shows NVIDIA\u2019s share *already* trending down as the market broadens:\n- TrendForce estimated that in **2024** NVIDIA was near **~90% share of GPU-equipped AI servers**, with AMD around **~8%**; but **including all AI chips in AI servers** (GPU+ASIC+FPGA), NVIDIA was around **~64%**. ([trendforce.com](https://www.trendforce.com/presscenter/news/20240717-12227.html?utm_source=openai))  \n- TrendForce then estimated NVIDIA at about **~70% of the AI chip market in 2025**, explicitly pointing to accelerating **custom ASIC** deployments as a driver of further share dilution. ([trendforce.com](https://www.trendforce.com/presscenter/news/20251030-12762.html?utm_source=openai))  \nOmdia similarly notes that while NVIDIA remains dominant, **alternatives (notably custom ASICs, plus AMD\u2019s Instinct)** are gaining traction. ([omdia.tech.informa.com](https://omdia.tech.informa.com/pr/2025/aug/ai-data-center-chip-market-to-hit-286bn-growth-likely-peaking-as-custom-asics-gain-ground?utm_source=openai))\n\nSo, the \u201cerosion\u201d story over 2026\u20132028 is likely to be **NVIDIA \u2192 (AMD + hyperscaler ASICs)**, not NVIDIA \u2192 AMD only.\n\n## 3) End-user signals: AMD is getting real design-ins (but mostly in hyperscalers)\nWhat\u2019s changed versus prior cycles is that AMD now has **credible, public, multi-year commitments** and visible cloud availability:\n\n**Cloud availability / production usage**\n- Microsoft made **Azure ND MI300X v5 generally available** and described MI300X+ROCm powering **Azure OpenAI Service GPT workloads** (and Hugging Face as an early customer). ([amd.com](https://www.amd.com/en/newsroom/press-releases/2024-5-21-amd-instinct-mi300x-accelerators-power-microsoft-a.html?utm_source=openai))  \n- Oracle has moved beyond \u201cpilot\u201d and announced **general availability** of **MI355X** instances (after earlier MI300X availability). ([blogs.oracle.com](https://blogs.oracle.com/cloud-infrastructure/post/announcing-general-availability-of-oci-amd-mi355x?utm_source=openai))  \n\n**Big forward commitments (deliveries start 2H 2026)**\n- **OpenAI \u2194 AMD:** a **6GW** strategic partnership, with the **first 1GW** deployment starting in **2H 2026**. ([amd.com](https://www.amd.com/en/newsroom/press-releases/2025-10-6-amd-and-openai-announce-strategic-partnership-to-d.html?utm_source=openai))  \n- **Meta \u2194 AMD:** Meta announced a **multi-year agreement up to 6GW**, with **shipments beginning 2H 2026** (Helios-based first deployments). ([about.fb.com](https://about.fb.com/news/2026/02/meta-amd-partner-longterm-ai-infrastructure-agreement/?utm_source=openai))  \n\nThese are strong \u201cend-user indications,\u201d but they\u2019re also a key nuance: **a lot of the biggest volume is scheduled to ramp starting 2H 2026**, so the share impact is **future-weighted**, not fully visible yet.\n\n## 4) Counter-signal: end users are diversifying, not replacing NVIDIA\nMeta is a good example of the likely industry pattern: **buy AMD + keep buying NVIDIA**.\n- NVIDIA\u2019s latest earnings release highlights a **multiyear partnership with Meta** involving \u201cmillions\u201d of Blackwell and Rubin GPUs. ([nvidianews.nvidia.com](https://nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-fourth-quarter-and-fiscal-2026?utm_source=openai))  \n- Reporting also indicates Meta is continuing massive NVIDIA purchases even while adding AMD. ([theverge.com](https://www.theverge.com/ai-artificial-intelligence/880513/nvidia-meta-ai-grace-vera-chips?utm_source=openai))  \n\nThis is consistent with the market reality: the constraint is often **time-to-capacity / supply / deployment speed**, so hyperscalers are incentivized to **multi-source** rather than \u201crip and replace.\u201d\n\n## 5) What would allow AMD to materially erode NVIDIA share (2026\u20132028)?\nAMD\u2019s best path to meaningful share gains is where buyers can absorb porting/ops complexity:\n- **Hyperscalers & frontier labs** that can fund ROCm optimization and want leverage on pricing/supply.\n- **Inference deployments** where **memory capacity / $/token / availability** can matter more than absolute best-in-class training stack integration.\n- **Standardized software stacks** (PyTorch, common inference runtimes) where portability is improving, plus third-party validation (e.g., AMD highlighting MLPerf training submissions as a milestone). ([amd.com](https://www.amd.com/pt/blogs/2025/amd-drives-ai-gains-with-mlperf-training-results.html?utm_source=openai))  \n\n## 6) What still blocks AMD from \u201cbreaking\u201d NVIDIA\u2019s dominance?\nThe blockers remain structural:\n- **CUDA moat / production tooling inertia** (debuggers, profilers, kernels, libraries, decades of battle-testing) and \u201cknown-good\u201d deployment patterns.\n- **Full-platform integration** (GPU + networking + systems + software sold as a cohesive solution) that NVIDIA continues to emphasize at very large scale. ([nvidianews.nvidia.com](https://nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-fourth-quarter-and-fiscal-2026?utm_source=openai))  \n- **Execution risk**: AMD\u2019s big wins (Meta/OpenAI) require **on-time volume delivery** plus **software stability at huge cluster scale** beginning in **2H 2026**. ([amd.com](https://www.amd.com/en/newsroom/press-releases/2025-10-6-amd-and-openai-announce-strategic-partnership-to-d.html?utm_source=openai))  \n\n## Bottom line (probable outcome)\n- **Yes**, AMD is positioned to **erode** NVIDIA\u2019s dominance **noticeably**\u2014especially because hyperscalers are signaling (and contractually committing to) **multi-sourcing**. ([about.fb.com](https://about.fb.com/news/2026/02/meta-amd-partner-longterm-ai-infrastructure-agreement/?utm_source=openai))  \n- **No**, AMD is unlikely to **dethrone** NVIDIA in 2026\u20132028; NVIDIA\u2019s current revenue scale and continued mega-deals suggest it remains the default supplier while the market expands. ([nvidianews.nvidia.com](https://nvidianews.nvidia.com/news/nvidia-announces-financial-results-for-fourth-quarter-and-fiscal-2026?utm_source=openai))  \n- The biggest share loss for NVIDIA in that window may come from **custom ASICs** as much as from AMD. ([trendforce.com](https://www.trendforce.com/presscenter/news/20251030-12762.html?utm_source=openai))  \n\nIf you tell me what you mean by \u201cdominance\u201d (share of **GPU-equipped AI servers**, share of **all accelerators**, or **training vs inference**), I can give a tighter, numbers-based scenario for 2026\u20132028 using the same sources."]},"status":"finished_successfully","end_turn":true,"weight":1.0,"metadata":{"can_save":true,"model_slug":"gpt-5.2","default_model_slug":"gpt-5.2"},"recipient":"all","channel":null},"parent":"b222adaf-c331-46c4-ba7f-6d0b1b68bc47","children":["2e0b6840-59fe-456b-b079-c566e44b4449"]},"2e0b6840-59fe-456b-b079-c566e44b4449":{"id":"2e0b6840-59fe-456b-b079-c566e44b4449","message":{"id":"2e0b6840-59fe-456b-b079-c566e44b4449","author":{"role":"user","name":null,"metadata":{}},"create_time":1772078178.2291145,"update_time":null,"content":{"content_type":"text","parts":["Go deeper into the hyperscalar ASICS. Who are the industry players, what are their strengths and weaknesses, and how can they progress in coming years? Also take into account custom chips built by frontier labs like OpenAI."]},"status":"finished_successfully","end_turn":null,"weight":1.0,"metadata":{"can_save":true},"recipient":"all","channel":null},"parent":"a8952e6d-a4b1-4275-8785-0bf37ca3d7c8","children":["2f60c8df-40c1-47b3-99dd-514baffc1c98"]},"2f60c8df-40c1-47b3-99dd-514baffc1c98":{"id":"2f60c8df-40c1-47b3-99dd-514baffc1c98","message":{"id":"2f60c8df-40c1-47b3-99dd-514baffc1c98","author":{"role":"assistant","name":null,"metadata":{}},"create_time":1772078178.2291145,"update_time":null,"content":{"content_type":"text","parts":["Hyperscaler ASICs are becoming the **second major pillar** of datacenter AI compute (alongside NVIDIA GPUs) because the market is shifting from \u201cjust build bigger training clusters\u201d to \u201cserve enormous, monetizable inference traffic efficiently.\u201d TrendForce now expects **ASIC-based AI servers to reach ~27.8% of 2026 AI server shipments** (with GPUs still leading at ~69.7%). ([trendforce.com](https://www.trendforce.com/presscenter/news/20260120-12887.html?utm_source=openai)) Omdia similarly flags **custom ASICs (e.g., TPUs) and other non-GPU accelerators** as gaining traction in 2025 while NVIDIA remains dominant. ([omdia.tech.informa.com](https://omdia.tech.informa.com/pr/2025/aug/ai-data-center-chip-market-to-hit-286bn-growth-likely-peaking-as-custom-asics-gain-ground?utm_source=openai))\n\nBelow is a deeper look at **who the players are**, their **strengths/weaknesses**, and **how they can progress**\u2014including \u201cfrontier labs\u201d like **OpenAI** pursuing custom silicon.\n\n---\n\n## 1) Who are the industry players?\n\n### A. North American hyperscalers (core group)\nThese are the most important \u201chyperscaler ASIC\u201d programs globally because they have (1) enormous internal demand, (2) the cash to fund silicon + packaging + software, and (3) the ability to deploy at scale quickly.\n\n1) **Google** \u2014 TPU family (Cloud TPU)\n- **Trillium (TPU v6 / v6e)** and **Ironwood (TPU v7)** represent the current public-facing arc. ([cloud.google.com](https://cloud.google.com/blog/products/compute/introducing-trillium-6th-gen-tpus?utm_source=openai))\n\n2) **AWS** \u2014 Trainium (training) + Inferentia (inference)\n- Trainium2/3 and Inferentia2 are in broad use; Trainium4 is publicly discussed and is notable for planned **NVLink Fusion** integration. ([aws.amazon.com](https://aws.amazon.com/about-aws/whats-new/2024/12/amazon-ec2-trn2-instances-available/?utm_source=openai))\n\n3) **Microsoft (Azure)** \u2014 Maia accelerator line (inference-focused)\n- **Maia 200** is now deployed in Azure regions and positioned explicitly as an inference economics play, with a software kit and toolchain story (PyTorch + Triton compiler, etc.). ([aka.ms](https://aka.ms/AAz6kbt))\n\n4) **Meta** \u2014 MTIA (Meta Training and Inference Accelerator)\n- Deployed for **ranking/recommendation inference** at scale; Meta also says a **training chip** for ranking/recs is starting to ramp, and more chips are in development. ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/?utm_source=openai))\n\n### B. Chinese hyperscalers / national-scale cloud players (important \u201cparallel ecosystem\u201d)\nExport controls and \u201ccompute sovereignty\u201d pressures make China\u2019s cloud players unusually motivated to develop in-house accelerators. TrendForce explicitly calls out Chinese CSP ASIC efforts and names **Alibaba, Baidu, Tencent** (plus Huawei\u2019s ecosystem) as part of this shift. ([trendforce.com](https://www.trendforce.com/presscenter/news/20250515-12580.html?utm_source=openai))\n\n1) **Baidu** \u2014 Kunlun (M100/M300) + \u201cTianchi\u201d supernode systems\n- Baidu announced **Kunlun M100 (inference, early 2026)** and **M300 (training+inference, 2027)** plus Tianchi supernode products. ([datacenterdynamics.com](https://www.datacenterdynamics.com/en/news/baidu-launches-kunlun-m100-and-m300-ai-chips/?utm_source=openai))\n\n2) **Alibaba** \u2014 T-Head + Hanguang lineage + reported new inference chip work\n- TrendForce references Alibaba T-Head\u2019s **Hanguang 800** inference chip historically, and CNBC reports Alibaba developing a newer inference chip approach (internal use/rented via cloud). ([trendforce.com](https://www.trendforce.com/presscenter/news/20250515-12580.html?utm_source=openai))\n\n3) **Tencent** \u2014 in-house inference chip efforts + strategic investments\n- TrendForce states Tencent has an in-house **Zixiao inference chip** and also leverages/backs other ASIC efforts via investment. ([trendforce.com](https://www.trendforce.com/presscenter/news/20250515-12580.html?utm_source=openai))  \n(Details are less transparent publicly than Google/AWS/Microsoft.)\n\n### C. \u201cCustom silicon enablers\u201d (the picks-and-shovels)\nHyperscalers rarely do everything alone. Two categories matter:\n\n1) **Custom ASIC design + delivery partners**\n- **Broadcom** is repeatedly identified as a major provider of custom accelerator chips for companies like Google/Meta/OpenAI, and WSJ notes demand driven by custom accelerators used by firms including **Google, OpenAI, Meta**. ([wsj.com](https://www.wsj.com/business/earnings/broadcom-avgo-q4-earnings-report-2025-d870bcfc?utm_source=openai))  \n- **Marvell** is aggressively positioning itself around custom XPU building blocks and, critically, **HBM + die-to-die + packaging architectures**\u2014exactly where many ASIC programs bottleneck. ([marvell.com](https://www.marvell.com/company/newsroom/marvell-announces-breakthrough-custom-hbm-compute-architecture.html?utm_source=openai))\n\n2) **Network silicon vendors**\nEven if the compute die is custom, the cluster needs switching/NIC/optics at insane scale. (Broadcom\u2019s switching/router lines matter here, and TrendForce is highlighting how OCS/optics are becoming central to TPU-scale fabrics.) ([trendforce.com](https://www.trendforce.com/research/download/RP260129GZ?utm_source=openai))\n\n---\n\n## 2) Strengths and weaknesses by major hyperscaler ASIC program\n\n### 2.1 Google TPU (Trillium v6e, Ironwood v7)\n\n**What it is / positioning**\n- **Trillium (6th gen)** is positioned as a major performance-per-chip and energy-efficiency jump vs TPU v5e, with doubled HBM capacity/bandwidth and doubled ICI bandwidth vs v5e. ([cloud.google.com](https://cloud.google.com/blog/products/compute/introducing-trillium-6th-gen-tpus?utm_source=openai))  \n- Google\u2019s documentation for **TPU v6e** lists (vs v5e) **918 TFLOPs bf16 per chip**, **32GB HBM**, and **1.6TB/s HBM bandwidth**. ([docs.cloud.google.com](https://docs.cloud.google.com/tpu/docs/v6e?utm_source=openai))  \n- **Ironwood (7th gen)** is framed as \u201cthe first TPU designed specifically for inference,\u201d with a headline scale-up to **9,216 chips** and large improvements in perf/watt, plus big jumps in per-chip memory and bandwidth (e.g., **192GB per chip**, ~**7.37 TB/s** bandwidth). ([blog.google](https://blog.google/products/google-cloud/ironwood-tpu-age-of-inference/?utm_source=openai))\n\n**Strengths**\n1) **Systems-native scale-up story (pods/superpods + ICI + OCS)**\n   - Google\u2019s TPU approach is explicitly \u201cpod-first,\u201d not \u201cserver-first,\u201d and Ironwood\u2019s scale-up numbers and fabric narrative are unusually coherent for synchronous workloads at huge scale. ([blog.google](https://blog.google/products/google-cloud/ironwood-tpu-age-of-inference/?utm_source=openai))\n2) **Software stack has had a decade to mature**\n   - XLA/JAX/PyTorch-XLA are entrenched internally (DeepMind/Research) and externally (Cloud TPU customers). The portability story is still harder than CUDA, but it\u2019s *real*. ([datacenterfrontier.com](https://www.datacenterfrontier.com/machine-learning/article/55336429/googles-tpu-roadmap-challenging-nvidias-dominance-in-ai-infrastructure?utm_source=openai))\n3) **Inference-first optimization is timely**\n   - The market\u2019s bottleneck is rapidly shifting to inference economics/throughput/power, and Google is explicitly optimizing Ironwood for that \u201cage of inference.\u201d ([blog.google](https://blog.google/products/google-cloud/ironwood-tpu-age-of-inference/?utm_source=openai))\n\n**Weaknesses**\n1) **Ecosystem inertia vs CUDA**\n   - Even with PyTorch/XLA, most production code, kernels, vendor libs, and \u201ctribal knowledge\u201d remain CUDA-centric.\n2) **Workload specificity**\n   - TPU-like systolic/tensor-centric accelerators are fantastic for dense tensor math, but they can be less forgiving for \u201cweird\u201d ops, rapidly shifting model architectures, or bespoke research kernels.\n3) **Availability and procurement model**\n   - You generally access TPUs via Google Cloud / Google\u2019s own environment, not a broad OEM ecosystem the way NVIDIA GPUs permeate the entire market.\n\n**How Google can progress (next few years)**\n- Make **portability** less painful (tooling parity, kernel coverage, debugging/profiling).\n- Continue leaning into **optical fabrics / OCS** and \u201cbuilding-scale\u201d interconnect where they appear to have a differentiated path. ([techradar.com](https://www.techradar.com/pro/googles-most-powerful-supercomputer-ever-has-a-combined-memory-of-1-77pb-apparently-a-new-world-record-for-shared-memory-multi-cpu-setups?utm_source=openai))\n- Expand \u201cTPU as a service\u201d credibility for third parties\u2014TrendForce even notes TPUs increasingly sold externally (example: Anthropic). ([trendforce.com](https://www.trendforce.com/presscenter/news/20260120-12887.html?utm_source=openai))\n\n---\n\n### 2.2 AWS Trainium + Inferentia\n\n**What it is / positioning**\n- **Inferentia2** details from AWS: **32GB HBM** per chip and **NeuronLink** for multi-chip sharding; NeuronCore-v2 includes programmable engines intended to support a range of models up to very large LLMs. ([aws.amazon.com](https://aws.amazon.com/blogs/machine-learning/aws-inferentia2-builds-on-aws-inferentia1-by-delivering-4x-higher-throughput-and-10x-lower-latency/?utm_source=openai))  \n- **Trn2 instances** (Trainium2) scale into **UltraServers** linking 64 chips with a dedicated fabric (NeuronLink), providing a \u201csingle node\u201d abstraction for some workloads. ([aws.amazon.com](https://aws.amazon.com/about-aws/whats-new/2024/12/amazon-ec2-trn2-instances-available/?utm_source=openai))  \n- **Trainium3 UltraServers** (re:Invent 2025) scale to **144 Trainium3 chips** in one integrated system, with AWS claiming **4.4\u00d7 compute** and **4\u00d7 energy efficiency** versus Trainium2 UltraServers. ([aboutamazon.com](https://www.aboutamazon.com/news/aws/aws-re-invent-2025-ai-news-updates?utm_source=openai))  \n- AWS plans for **Trainium4** to integrate with **NVIDIA NVLink Fusion** and NVIDIA MGX rack architecture\u2014an extremely notable convergence between \u201ccustom ASIC\u201d and \u201cNVIDIA rack-scale interconnect.\u201d ([blogs.nvidia.com](https://blogs.nvidia.com/blog/aws-partnership-expansion-reinvent/?utm_source=openai))\n\n**Strengths**\n1) **Clear \u201ctoken economics\u201d narrative + cloud packaging**\n   - AWS can bundle chips into instances, managed services, capacity blocks, and \u201cUltraCluster\u201d offerings; many customers just want a price/perf outcome.\n2) **A credible training alternative at scale**\n   - Trainium is not only an inference chip; AWS is pushing large-scale training as a first-class goal (and publishes system-scale offerings accordingly). ([aws.amazon.com](https://aws.amazon.com/about-aws/whats-new/2024/12/amazon-ec2-trn2-instances-available/?utm_source=openai))\n3) **The Neuron SDK strategy**\n   - AWS explicitly integrates Neuron with popular frameworks (e.g., PyTorch/JAX), lowering porting friction (though not eliminating it). ([press.aboutamazon.com](https://press.aboutamazon.com/2024/12/aws-trainium2-instances-now-generally-available?utm_source=openai))\n\n**Weaknesses**\n1) **Software maturity and \u201clong tail\u201d operator support**\n   - CUDA has a massive ecosystem for profiling, kernel libraries, bespoke ops, and community knowledge. Neuron is improving but remains a narrower world.\n2) **\u201cClosed-world\u201d dynamic**\n   - Trainium/Inferentia success is primarily \u201cinside AWS.\u201d That\u2019s fine for AWS\u2019s business, but it limits broader network effects compared to NVIDIA\u2019s universal OEM footprint.\n3) **Strategic convergence with NVIDIA may dilute differentiation**\n   - NVLink Fusion integration is a double-edged sword: it accelerates Trainium4\u2019s scale-up story, but it also reinforces NVIDIA as the \u201crack-scale fabric provider\u201d even in a world of custom chips. ([blogs.nvidia.com](https://blogs.nvidia.com/blog/aws-partnership-expansion-reinvent/?utm_source=openai))\n\n**How AWS can progress**\n- Keep expanding **model coverage** and reducing \u201cspecial-case\u201d breakage in Neuron.\n- Push deeper into **hybrid clusters** (Trainium + GPU), which NVLink Fusion explicitly enables. ([developer.nvidia.com](https://developer.nvidia.com/blog/aws-integrates-ai-infrastructure-with-nvidia-nvlink-fusion-for-trainium4-deployment/?utm_source=openai))\n- Make **inference deployment** (Inferentia line) more turnkey for the mainstream open-model stack (vLLM, TensorRT-like equivalents, etc.).\n\n---\n\n### 2.3 Microsoft Maia (Maia 200 now; multi-generational intent)\n\n**What it is / positioning**\nMicrosoft is unusually explicit that Maia 200 is built to improve **inference economics** (\u201ctoken generation\u201d cost profile), and it\u2019s already deployed in Azure regions.\n\nKey concrete details Microsoft published:\n- Fabricated on **TSMC 3nm**, with **native FP8/FP4 tensor cores**\n- **216GB HBM3e** at **7 TB/s**\n- **272MB on-chip SRAM**\n- Deployed in **Azure US Central** first, **US West 3** next\n- Maia SDK preview includes **PyTorch integration**, a **Triton compiler**, optimized kernels, plus a low-level language option ([aka.ms](https://aka.ms/AAz6kbt))\n\nAt the systems level:\n- Microsoft describes a **two-tier scale-up network built on standard Ethernet**, and states each accelerator exposes **2.8 TB/s bidirectional dedicated scale-up bandwidth** and supports collectives across up to **6,144 accelerators**. ([aka.ms](https://aka.ms/AAz6kbt))\n\n**Strengths**\n1) **Tight coupling to high-volume first-party workloads**\n   - Copilot, Foundry, Azure OpenAI-style serving patterns: Microsoft can tailor Maia to the exact shape of its inference fleet.\n2) **A serious software story (not just silicon)**\n   - PyTorch + Triton is a pragmatic way to meet developers where they are and reduce the \u201ccustom ASIC tax.\u201d ([aka.ms](https://aka.ms/AAz6kbt))\n3) **Ethernet-first scale-up**\n   - If Microsoft can keep scale-up on Ethernet with good collectives and predictable performance, that aligns with where the broader datacenter is going (and avoids being locked into a proprietary interconnect).\n\n**Weaknesses**\n1) **Still a newer ecosystem than CUDA**\n   - Microsoft can build an internal \u201cgolden path,\u201d but third-party kernel breadth and the long-tail of models/operators is hard.\n2) **Risk of chasing a moving target**\n   - Inference workloads, quantization formats, MoE routing, and serving frameworks are evolving quickly; custom chips can lag if iteration cycles aren\u2019t fast enough.\n\n**How Microsoft can progress**\n- Make the **Maia SDK** genuinely \u201cself-serve\u201d for more teams (internally first, then possibly broader Azure consumption models).\n- Keep investing in compiler + kernel tooling so \u201cport once\u201d becomes plausible across Maia + GPUs in a heterogeneous fleet (which Microsoft explicitly claims is the intent). ([aka.ms](https://aka.ms/AAz6kbt))\n\n---\n\n### 2.4 Meta MTIA (and Meta\u2019s broader hardware diversification)\n\n**What it is / positioning**\nMeta\u2019s public description is consistent over time: MTIA is optimized for **ranking/recommendation inference**, heavily tied to ads workloads (huge volume, tight latency budgets). Meta states MTIA is deployed at scale and has delivered large efficiency benefits vs vendor silicon. ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/))\n\nMeta also states:\n- A **training chip** for ranking/recommendations is \u201cstarting to ramp up production\u201d\n- Multiple additional chips are in development for the next couple of years ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/))\n\n**Strengths**\n1) **Perfect workload fit**\n   - Recommenders are one of the most economically important and hardware-hungry inference workloads on Earth; specialization pays.\n2) **Direct integration with PyTorch-centered internal stack**\n   - Meta\u2019s ML org is deeply PyTorch-native, which pushes them toward toolchains that don\u2019t require a total rewrite of their ML workflow.\n\n**Weaknesses**\n1) **GenAI training is not the original target**\n   - MTIA-class chips may not cover frontier LLM training needs the way GPU superclusters do, so Meta still needs multi-vendor strategies (and says as much).\n2) **Packaging + scaling constraints apply even to hyperscalers**\n   - Meta\u2019s own infra engineering writing highlights practical scaling constraints like reticle limits and the increasing need for advanced packaging/chiplets. ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/))\n\n**How Meta can progress**\n- Expand MTIA beyond recommenders into **select GenAI inference** slices (where operator sets stabilize and specialization wins).\n- Keep building system-level \u201cpods/racks\u201d where MTIA is a first-class citizen, not a bolt-on.\n- Use MTIA plus third-party GPUs/accelerators to avoid single-vendor dependence (explicitly a Meta goal). ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/))\n\n---\n\n## 3) Frontier labs building \u201ccustom chips\u201d: OpenAI as the leading example\n\nFrontier labs historically *used* hyperscaler silicon (GPUs/TPUs/Trainium) but didn\u2019t usually *build* it. That\u2019s changing\u2014primarily because frontier labs have become **compute-scale entities**.\n\n### 3.1 OpenAI + Broadcom: what\u2019s publicly known\nOpenAI has publicly announced a partnership with Broadcom to build and deploy **10 gigawatts** worth of custom AI accelerator hardware, with deployments starting in **2026** and running through **2029** (first racks expected **2H 2026** per multiple reports). ([theverge.com](https://www.theverge.com/news/798827/openai-broadcom-custom-ai-chips?utm_source=openai))\n\nKey strategic implications:\n- OpenAI\u2019s rationale is that designing its own chips/systems lets it embed learnings from frontier model development directly into hardware. ([techcrunch.com](https://techcrunch.com/2025/10/14/openai-and-broadcom-partner-on-ai-hardware/?utm_source=openai))\n- Broadcom brings ASIC execution, supply chain, and (critically) networking/packaging know-how; WSJ reporting also frames Broadcom as a key supplier of custom accelerators to major AI players. ([wsj.com](https://www.wsj.com/business/earnings/broadcom-avgo-q4-earnings-report-2025-d870bcfc?utm_source=openai))\n\n### 3.2 Strengths of the \u201cfrontier lab custom chip\u201d model\n1) **Model-informed specialization**\n   - Frontier labs have an information advantage: they know their next generation serving/training characteristics earlier than anyone else.\n2) **Bargaining power + supply chain control**\n   - Even partial success yields negotiation leverage vs GPU vendors and cloud partners.\n3) **Inference is the best first target**\n   - Inference workloads are more repetitive/production-stable than research training kernels, making them better suited to ASICs.\n\n### 3.3 Weaknesses / risks\n1) **Time-to-silicon vs time-to-model**\n   - Models iterate monthly/quarterly; chips take years. The mismatch can destroy the advantage if the architecture targets yesterday\u2019s bottleneck.\n2) **Software stack burden**\n   - Owning silicon implies owning compilers, kernels, debuggability, reliability tooling, and fleet ops\u2014not just matmul throughput.\n3) **Execution + capacity constraints**\n   - The real constraints are often HBM supply and advanced packaging capacity, not just the design itself (hence why Marvell and others emphasize HBM/packaging innovations as a strategic axis). ([marvell.com](https://www.marvell.com/company/newsroom/marvell-announces-breakthrough-custom-hbm-compute-architecture.html?utm_source=openai))\n\n---\n\n## 4) How hyperscaler ASICs can progress in the coming years (practical roadmap)\n\n### A. Win where the market is going: inference, agents, and \u201ctoken factories\u201d\nTrendForce explicitly connects 2026 growth to inference and expects ASIC share to rise to ~27.8%. ([trendforce.com](https://www.trendforce.com/presscenter/news/20260120-12887.html?utm_source=openai))  \nSo the fastest path to impact is:\n- **Decode throughput per watt**\n- **High utilization under variable sequence lengths**\n- **Serving-aware memory hierarchies**\n- **MoE-friendly routing/collectives**\n\nGoogle (Ironwood) and Microsoft (Maia 200) are both explicitly framing their newest silicon around inference scale and efficiency. ([blog.google](https://blog.google/products/google-cloud/ironwood-tpu-age-of-inference/?utm_source=openai))\n\n### B. Close the tooling gap (the real moat)\nThe most durable NVIDIA advantage remains software + developer productivity. ASIC programs progress fastest when they:\n- Make **PyTorch \u201cjust work\u201d** (or at least \u201cmostly work\u201d)\n- Provide a credible compiler path (XLA, Triton, MLIR-style lowering)\n- Build kernel libraries so teams stop writing custom ops all day\n\nMicrosoft\u2019s Maia SDK explicitly leans on PyTorch + Triton compiler; Google leans on JAX/XLA; AWS leans on Neuron + framework integration. ([aka.ms](https://aka.ms/AAz6kbt))\n\n### C. Systems and interconnect: expect more \u201cfabric wars,\u201d but also convergence\nTwo simultaneous trends are happening:\n\n1) **Ethernet is rising** (especially for scale-out, and increasingly for scale-up with custom transport layers).\n   - Microsoft explicitly uses Ethernet for its scale-up network design on Maia 200. ([aka.ms](https://aka.ms/AAz6kbt))\n   - Google emphasizes massive pod fabrics (including OCS elements in the broader narrative). ([techradar.com](https://www.techradar.com/pro/googles-most-powerful-supercomputer-ever-has-a-combined-memory-of-1-77pb-apparently-a-new-world-record-for-shared-memory-multi-cpu-setups?utm_source=openai))\n\n2) **NVIDIA is exporting its scale-up fabric**\n   - NVLink Fusion is designed to let hyperscalers \u201cdrop in\u201d an NVLink Fusion chiplet and connect custom ASICs to NVLink/NVSwitch, and AWS Trainium4 is a headline adopter. ([developer.nvidia.com](https://developer.nvidia.com/blog/aws-integrates-ai-infrastructure-with-nvidia-nvlink-fusion-for-trainium4-deployment/?utm_source=openai))\n\nThis matters because it suggests a future where:\n- Compute dies diversify (GPU + ASIC + semi-custom),\n- but **rack-scale infrastructure standardizes** (power/cooling/rack designs + maybe even parts of the interconnect ecosystem).\n\n### D. Packaging/HBM becomes the strategic constraint\nOnce everyone can build \u201cenough\u201d TOPS/PFLOPS, differentiation shifts to:\n- HBM capacity and bandwidth per package\n- Chiplet partitioning and die-to-die bandwidth\n- Yield management and serviceability at rack scale\n\nMarvell\u2019s announcement is basically a statement that custom silicon winners will need **HBM subsystem innovation and packaging-aware co-design**, not just a nice compute array. ([marvell.com](https://www.marvell.com/company/newsroom/marvell-announces-breakthrough-custom-hbm-compute-architecture.html?utm_source=openai))  \nMeta\u2019s infra writing also highlights the reality that reticle limits force multi-die approaches. ([engineering.fb.com](https://engineering.fb.com/2025/09/29/data-infrastructure/metas-infrastructure-evolution-and-the-advent-of-ai/))\n\n---\n\n## 5) What this means for NVIDIA (and AMD) over the next few years\nEven though your question is about ASICs, it\u2019s worth stating the \u201cnet effect\u201d:\n\n- ASICs are likely to take **incremental share of inference deployments**, and some share of training in environments where the software stack is controlled (Google/AWS first, maybe Microsoft next). ([trendforce.com](https://www.trendforce.com/presscenter/news/20260120-12887.html?utm_source=openai))\n- But NVIDIA is actively adapting by:\n  - pushing full-stack systems,\n  - and\u2014crucially\u2014positioning **NVLink Fusion** as a fabric layer that can bind heterogeneous silicon, including hyperscaler ASICs, into a consistent rack-scale design. ([developer.nvidia.com](https://developer.nvidia.com/blog/aws-integrates-ai-infrastructure-with-nvidia-nvlink-fusion-for-trainium4-deployment/?utm_source=openai))\n\nSo the likely 2026\u20132028 outcome is not \u201cASICs replace GPUs,\u201d but:\n- **A more mixed accelerator fleet**, where\n- GPUs remain essential for frontier training and fast-moving research,\n- while ASICs increasingly dominate predictable, high-volume inference slices.\n\n---\n\n## If you want, I can go even deeper in one of two directions\n1) **A player-by-player matrix** (TPU vs Trainium vs Inferentia vs Maia vs MTIA vs Kunlun/Hanguang/Zixiao), scoring:\n   - portability, perf/watt, memory, interconnect, maturity, availability, best-fit workloads.\n\n2) **A \u201cfrontier lab silicon\u201d playbook** (OpenAI-style):\n   - what needs to be true (compiler, HBM supply, cluster software, kernel coverage),\n   - what\u2019s realistic by **2027 vs 2029**, given the 2H 2026 start window for OpenAI/Broadcom deployments. ([theverge.com](https://www.theverge.com/news/798827/openai-broadcom-custom-ai-chips?utm_source=openai))"]},"status":"finished_successfully","end_turn":true,"weight":1.0,"metadata":{"can_save":true,"model_slug":"gpt-5.2","default_model_slug":"gpt-5.2"},"recipient":"all","channel":null},"parent":"2e0b6840-59fe-456b-b079-c566e44b4449","children":[]}}}