[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29495       tick       3227295       1502680       1450164       3227295 
      2  29495       tick       4393895       2151990       2134321       4393895 
      3  29495       tick       4395497       2151324       2132562       4395497 
      4  29495       tick       4395907       2151762       2131940       4395907 
      5  29495       tick       4390632       2149132       2128365       4390632 
      6  29495       tick       4394374       2151087       2135760       4394374 
      7  29495       tick       4397880       2152566       2133324       4397880 
      8  29495       tick       4395181       2152322       2127949       4395181 
      9  29495       tick       4386930       2148051       2132931       4386930 
     10  29495       tick       4393684       2149719       2128953       4393684 
     11  29495       tick       4394753       2151640       2132649       4394753 
     12  29495       tick       4398329       2153291       2137330       4398329 
     13  29495       tick       4397275       2152900       2126995       4397275 
     14  29495       tick       4387336       2147764       2133102       4387336 
     15  29495       tick       4390086       2149544       2130504       4390086 
     16  29495       tick       4390186       2149857       2129815       4390186 
     17  29495       tick       4399842       2154152       2136203       4399842 
     18  29495       tick       4394086       2150847       2129501       4394086 
     19  29495       exit       3785765       1853453       1840152       3785765 
