// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_HH_
#define _dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_83_25_1_1.h"
#include "myproject_axi_mux_325_25_1_1.h"
#include "myproject_axi_mac_muladd_16s_4s_25ns_25_3_1.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0dEe.h"
#include "dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0eOg.h"

namespace ap_rtl {

struct dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s : public sc_module {
    // Port declarations 47
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > kernel_data_V_8;
    sc_in< sc_lv<16> > kernel_data_V_0;
    sc_in< sc_lv<16> > kernel_data_V_1333;
    sc_in< sc_lv<16> > kernel_data_V_2334;
    sc_in< sc_lv<16> > kernel_data_V_3335;
    sc_in< sc_lv<16> > kernel_data_V_4;
    sc_in< sc_lv<16> > kernel_data_V_5;
    sc_in< sc_lv<16> > kernel_data_V_6;
    sc_in< sc_lv<16> > kernel_data_V_7;
    sc_out< sc_lv<25> > ap_return_0;
    sc_out< sc_lv<25> > ap_return_1;
    sc_out< sc_lv<25> > ap_return_2;
    sc_out< sc_lv<25> > ap_return_3;
    sc_out< sc_lv<25> > ap_return_4;
    sc_out< sc_lv<25> > ap_return_5;
    sc_out< sc_lv<25> > ap_return_6;
    sc_out< sc_lv<25> > ap_return_7;
    sc_out< sc_lv<25> > ap_return_8;
    sc_out< sc_lv<25> > ap_return_9;
    sc_out< sc_lv<25> > ap_return_10;
    sc_out< sc_lv<25> > ap_return_11;
    sc_out< sc_lv<25> > ap_return_12;
    sc_out< sc_lv<25> > ap_return_13;
    sc_out< sc_lv<25> > ap_return_14;
    sc_out< sc_lv<25> > ap_return_15;
    sc_out< sc_lv<25> > ap_return_16;
    sc_out< sc_lv<25> > ap_return_17;
    sc_out< sc_lv<25> > ap_return_18;
    sc_out< sc_lv<25> > ap_return_19;
    sc_out< sc_lv<25> > ap_return_20;
    sc_out< sc_lv<25> > ap_return_21;
    sc_out< sc_lv<25> > ap_return_22;
    sc_out< sc_lv<25> > ap_return_23;
    sc_out< sc_lv<25> > ap_return_24;
    sc_out< sc_lv<25> > ap_return_25;
    sc_out< sc_lv<25> > ap_return_26;
    sc_out< sc_lv<25> > ap_return_27;
    sc_out< sc_lv<25> > ap_return_28;
    sc_out< sc_lv<25> > ap_return_29;
    sc_out< sc_lv<25> > ap_return_30;
    sc_out< sc_lv<25> > ap_return_31;


    // Module declarations
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s);

    ~dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s();

    sc_trace_file* mVcdFile;

    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0dEe* outidx6_U;
    dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0eOg* w2_V_U;
    myproject_axi_mux_83_25_1_1<1,1,25,25,25,25,25,25,25,25,3,25>* myproject_axi_mux_83_25_1_1_U17;
    myproject_axi_mux_325_25_1_1<1,1,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,5,25>* myproject_axi_mux_325_25_1_1_U18;
    myproject_axi_mux_325_25_1_1<1,1,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,5,25>* myproject_axi_mux_325_25_1_1_U19;
    myproject_axi_mux_325_25_1_1<1,1,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,25,5,25>* myproject_axi_mux_325_25_1_1_U20;
    myproject_axi_mac_muladd_16s_4s_25ns_25_3_1<1,3,16,4,25,25>* myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U21;
    myproject_axi_mac_muladd_16s_4s_25ns_25_3_1<1,3,16,4,25,25>* myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U22;
    myproject_axi_mac_muladd_16s_4s_25ns_25_3_1<1,3,16,4,25,25>* myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U23;
    myproject_axi_mac_muladd_16s_4s_25ns_25_3_1<1,3,16,4,25,25>* myproject_axi_mac_muladd_16s_4s_25ns_25_3_1_U24;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln135_fu_1809_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > outidx6_address0;
    sc_signal< sc_logic > outidx6_ce0;
    sc_signal< sc_lv<3> > outidx6_q0;
    sc_signal< sc_lv<7> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<16> > w2_V_q0;
    sc_signal< sc_lv<7> > w_index82_reg_162;
    sc_signal< sc_lv<32> > in_index_0_i81_reg_176;
    sc_signal< sc_lv<25> > res_4_V_write_assign80_reg_205;
    sc_signal< sc_lv<25> > res_3_V_write_assign78_reg_219;
    sc_signal< sc_lv<25> > res_2_V_write_assign76_reg_233;
    sc_signal< sc_lv<25> > res_1_V_write_assign74_reg_247;
    sc_signal< sc_lv<25> > res_0_V_write_assign72_reg_261;
    sc_signal< sc_lv<25> > res_5_V_write_assign70_reg_275;
    sc_signal< sc_lv<25> > res_6_V_write_assign68_reg_289;
    sc_signal< sc_lv<25> > res_7_V_write_assign66_reg_303;
    sc_signal< sc_lv<25> > res_8_V_write_assign64_reg_317;
    sc_signal< sc_lv<25> > res_9_V_write_assign62_reg_331;
    sc_signal< sc_lv<25> > res_10_V_write_assign60_reg_345;
    sc_signal< sc_lv<25> > res_11_V_write_assign58_reg_359;
    sc_signal< sc_lv<25> > res_12_V_write_assign56_reg_373;
    sc_signal< sc_lv<25> > res_13_V_write_assign54_reg_387;
    sc_signal< sc_lv<25> > res_14_V_write_assign52_reg_401;
    sc_signal< sc_lv<25> > res_15_V_write_assign50_reg_415;
    sc_signal< sc_lv<25> > res_16_V_write_assign48_reg_429;
    sc_signal< sc_lv<25> > res_17_V_write_assign46_reg_443;
    sc_signal< sc_lv<25> > res_18_V_write_assign44_reg_457;
    sc_signal< sc_lv<25> > res_19_V_write_assign42_reg_471;
    sc_signal< sc_lv<25> > res_20_V_write_assign40_reg_485;
    sc_signal< sc_lv<25> > res_21_V_write_assign38_reg_499;
    sc_signal< sc_lv<25> > res_22_V_write_assign36_reg_513;
    sc_signal< sc_lv<25> > res_23_V_write_assign34_reg_527;
    sc_signal< sc_lv<25> > res_24_V_write_assign32_reg_541;
    sc_signal< sc_lv<25> > res_25_V_write_assign30_reg_555;
    sc_signal< sc_lv<25> > res_26_V_write_assign28_reg_569;
    sc_signal< sc_lv<25> > res_27_V_write_assign26_reg_583;
    sc_signal< sc_lv<25> > res_28_V_write_assign24_reg_597;
    sc_signal< sc_lv<25> > res_29_V_write_assign22_reg_611;
    sc_signal< sc_lv<25> > res_30_V_write_assign20_reg_625;
    sc_signal< sc_lv<25> > res_31_V_write_assign18_reg_639;
    sc_signal< sc_lv<1> > icmp_ln19_fu_1655_p2;
    sc_signal< sc_lv<1> > icmp_ln19_reg_2400;
    sc_signal< sc_lv<1> > icmp_ln19_1_fu_1661_p2;
    sc_signal< sc_lv<1> > icmp_ln19_1_reg_2405;
    sc_signal< sc_lv<1> > or_ln19_2_fu_1739_p2;
    sc_signal< sc_lv<1> > or_ln19_2_reg_2410;
    sc_signal< sc_lv<1> > or_ln19_4_fu_1761_p2;
    sc_signal< sc_lv<1> > or_ln19_4_reg_2415;
    sc_signal< sc_lv<16> > select_ln19_6_fu_1775_p3;
    sc_signal< sc_lv<16> > select_ln19_6_reg_2420;
    sc_signal< sc_lv<7> > w_index_fu_1783_p2;
    sc_signal< sc_lv<7> > w_index_reg_2430;
    sc_signal< sc_lv<32> > select_ln154_fu_1801_p3;
    sc_signal< sc_lv<32> > select_ln154_reg_2435;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2440;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2440_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln135_reg_2440_pp0_iter2_reg;
    sc_signal< sc_lv<3> > out_index_reg_2444;
    sc_signal< sc_lv<3> > out_index_reg_2444_pp0_iter2_reg;
    sc_signal< sc_lv<20> > sext_ln1116_fu_1844_p1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<7> > ap_phi_mux_w_index82_phi_fu_166_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i81_phi_fu_180_p6;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_4_1_i_phi_fu_867_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_3_1_i_phi_fu_837_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_2_1_i_phi_fu_807_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_1_1_i_phi_fu_777_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_0_1_i_phi_fu_747_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_5_1_i_phi_fu_717_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_6_1_i_phi_fu_687_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_7_1_i_phi_fu_657_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_8_1_i_phi_fu_1107_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_9_1_i_phi_fu_1077_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_10_1_i_phi_fu_1047_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_11_1_i_phi_fu_1017_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_12_1_i_phi_fu_987_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_13_1_i_phi_fu_957_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_14_1_i_phi_fu_927_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_15_1_i_phi_fu_897_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_16_1_i_phi_fu_1347_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_17_1_i_phi_fu_1317_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_18_1_i_phi_fu_1287_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_19_1_i_phi_fu_1257_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_20_1_i_phi_fu_1227_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_21_1_i_phi_fu_1197_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_22_1_i_phi_fu_1167_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_23_1_i_phi_fu_1137_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_24_1_i_phi_fu_1587_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_25_1_i_phi_fu_1557_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_26_1_i_phi_fu_1527_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_27_1_i_phi_fu_1497_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_28_1_i_phi_fu_1467_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_29_1_i_phi_fu_1437_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_30_1_i_phi_fu_1407_p16;
    sc_signal< sc_lv<25> > ap_phi_mux_acc_V_31_1_i_phi_fu_1377_p16;
    sc_signal< sc_lv<25> > grp_fu_2331_p3;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_7_1_i_reg_653;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_6_1_i_reg_683;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_5_1_i_reg_713;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_0_1_i_reg_743;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_1_1_i_reg_773;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_2_1_i_reg_803;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_3_1_i_reg_833;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_4_1_i_reg_863;
    sc_signal< sc_lv<25> > grp_fu_2347_p3;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_15_1_i_reg_893;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_14_1_i_reg_923;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_13_1_i_reg_953;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_12_1_i_reg_983;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_11_1_i_reg_1013;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_10_1_i_reg_1043;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_9_1_i_reg_1073;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_8_1_i_reg_1103;
    sc_signal< sc_lv<25> > grp_fu_2363_p3;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_23_1_i_reg_1133;
    sc_signal< sc_lv<5> > or_ln_fu_1988_p3;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_22_1_i_reg_1163;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_21_1_i_reg_1193;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_20_1_i_reg_1223;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_19_1_i_reg_1253;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_18_1_i_reg_1283;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_17_1_i_reg_1313;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_16_1_i_reg_1343;
    sc_signal< sc_lv<25> > grp_fu_2379_p3;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_31_1_i_reg_1373;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_30_1_i_reg_1403;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_29_1_i_reg_1433;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_28_1_i_reg_1463;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_27_1_i_reg_1493;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_26_1_i_reg_1523;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_25_1_i_reg_1553;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter3_acc_V_24_1_i_reg_1583;
    sc_signal< sc_lv<64> > zext_ln139_fu_1613_p1;
    sc_signal< sc_lv<4> > trunc_ln145_fu_1619_p1;
    sc_signal< sc_lv<1> > icmp_ln19_7_fu_1697_p2;
    sc_signal< sc_lv<1> > icmp_ln19_6_fu_1691_p2;
    sc_signal< sc_lv<1> > icmp_ln19_5_fu_1685_p2;
    sc_signal< sc_lv<1> > icmp_ln19_4_fu_1679_p2;
    sc_signal< sc_lv<1> > icmp_ln19_3_fu_1673_p2;
    sc_signal< sc_lv<1> > icmp_ln19_2_fu_1667_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_1711_p2;
    sc_signal< sc_lv<16> > select_ln19_fu_1703_p3;
    sc_signal< sc_lv<16> > select_ln19_1_fu_1717_p3;
    sc_signal< sc_lv<1> > or_ln19_1_fu_1725_p2;
    sc_signal< sc_lv<16> > select_ln19_2_fu_1731_p3;
    sc_signal< sc_lv<16> > select_ln19_3_fu_1745_p3;
    sc_signal< sc_lv<16> > select_ln19_4_fu_1753_p3;
    sc_signal< sc_lv<16> > select_ln19_5_fu_1767_p3;
    sc_signal< sc_lv<32> > in_index_fu_1789_p2;
    sc_signal< sc_lv<1> > icmp_ln154_fu_1795_p2;
    sc_signal< sc_lv<1> > or_ln19_3_fu_1819_p2;
    sc_signal< sc_lv<1> > or_ln19_5_fu_1823_p2;
    sc_signal< sc_lv<1> > or_ln19_6_fu_1828_p2;
    sc_signal< sc_lv<16> > select_ln19_7_fu_1833_p3;
    sc_signal< sc_lv<4> > trunc_ln145_2_fu_1840_p1;
    sc_signal< sc_lv<4> > tmp_1024_i_fu_1852_p4;
    sc_signal< sc_lv<4> > tmp_1025_i_fu_1866_p4;
    sc_signal< sc_lv<4> > tmp_1026_i_fu_1880_p4;
    sc_signal< sc_lv<5> > zext_ln1265_fu_1894_p1;
    sc_signal< sc_lv<5> > phi_ln1265_2_i_fu_1995_p33;
    sc_signal< sc_lv<16> > grp_fu_2331_p0;
    sc_signal< sc_lv<25> > phi_ln_fu_1897_p10;
    sc_signal< sc_lv<16> > grp_fu_2347_p0;
    sc_signal< sc_lv<25> > phi_ln1265_1_i_fu_1918_p34;
    sc_signal< sc_lv<16> > grp_fu_2363_p0;
    sc_signal< sc_lv<25> > phi_ln1265_2_i_fu_1995_p34;
    sc_signal< sc_lv<16> > grp_fu_2379_p0;
    sc_signal< sc_lv<25> > phi_ln1265_3_i_fu_2065_p34;
    sc_signal< sc_logic > grp_fu_2331_ce;
    sc_signal< sc_logic > grp_fu_2347_ce;
    sc_signal< sc_logic > grp_fu_2363_ce;
    sc_signal< sc_logic > grp_fu_2379_ce;
    sc_signal< sc_lv<25> > ap_return_0_preg;
    sc_signal< sc_lv<25> > ap_return_1_preg;
    sc_signal< sc_lv<25> > ap_return_2_preg;
    sc_signal< sc_lv<25> > ap_return_3_preg;
    sc_signal< sc_lv<25> > ap_return_4_preg;
    sc_signal< sc_lv<25> > ap_return_5_preg;
    sc_signal< sc_lv<25> > ap_return_6_preg;
    sc_signal< sc_lv<25> > ap_return_7_preg;
    sc_signal< sc_lv<25> > ap_return_8_preg;
    sc_signal< sc_lv<25> > ap_return_9_preg;
    sc_signal< sc_lv<25> > ap_return_10_preg;
    sc_signal< sc_lv<25> > ap_return_11_preg;
    sc_signal< sc_lv<25> > ap_return_12_preg;
    sc_signal< sc_lv<25> > ap_return_13_preg;
    sc_signal< sc_lv<25> > ap_return_14_preg;
    sc_signal< sc_lv<25> > ap_return_15_preg;
    sc_signal< sc_lv<25> > ap_return_16_preg;
    sc_signal< sc_lv<25> > ap_return_17_preg;
    sc_signal< sc_lv<25> > ap_return_18_preg;
    sc_signal< sc_lv<25> > ap_return_19_preg;
    sc_signal< sc_lv<25> > ap_return_20_preg;
    sc_signal< sc_lv<25> > ap_return_21_preg;
    sc_signal< sc_lv<25> > ap_return_22_preg;
    sc_signal< sc_lv<25> > ap_return_23_preg;
    sc_signal< sc_lv<25> > ap_return_24_preg;
    sc_signal< sc_lv<25> > ap_return_25_preg;
    sc_signal< sc_lv<25> > ap_return_26_preg;
    sc_signal< sc_lv<25> > ap_return_27_preg;
    sc_signal< sc_lv<25> > ap_return_28_preg;
    sc_signal< sc_lv<25> > ap_return_29_preg;
    sc_signal< sc_lv<25> > ap_return_30_preg;
    sc_signal< sc_lv<25> > ap_return_31_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_289;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<25> ap_const_lv25_400;
    static const sc_lv<25> ap_const_lv25_1FFFC00;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<2> ap_const_lv2_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_289();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_phi_mux_acc_V_0_1_i_phi_fu_747_p16();
    void thread_ap_phi_mux_acc_V_10_1_i_phi_fu_1047_p16();
    void thread_ap_phi_mux_acc_V_11_1_i_phi_fu_1017_p16();
    void thread_ap_phi_mux_acc_V_12_1_i_phi_fu_987_p16();
    void thread_ap_phi_mux_acc_V_13_1_i_phi_fu_957_p16();
    void thread_ap_phi_mux_acc_V_14_1_i_phi_fu_927_p16();
    void thread_ap_phi_mux_acc_V_15_1_i_phi_fu_897_p16();
    void thread_ap_phi_mux_acc_V_16_1_i_phi_fu_1347_p16();
    void thread_ap_phi_mux_acc_V_17_1_i_phi_fu_1317_p16();
    void thread_ap_phi_mux_acc_V_18_1_i_phi_fu_1287_p16();
    void thread_ap_phi_mux_acc_V_19_1_i_phi_fu_1257_p16();
    void thread_ap_phi_mux_acc_V_1_1_i_phi_fu_777_p16();
    void thread_ap_phi_mux_acc_V_20_1_i_phi_fu_1227_p16();
    void thread_ap_phi_mux_acc_V_21_1_i_phi_fu_1197_p16();
    void thread_ap_phi_mux_acc_V_22_1_i_phi_fu_1167_p16();
    void thread_ap_phi_mux_acc_V_23_1_i_phi_fu_1137_p16();
    void thread_ap_phi_mux_acc_V_24_1_i_phi_fu_1587_p16();
    void thread_ap_phi_mux_acc_V_25_1_i_phi_fu_1557_p16();
    void thread_ap_phi_mux_acc_V_26_1_i_phi_fu_1527_p16();
    void thread_ap_phi_mux_acc_V_27_1_i_phi_fu_1497_p16();
    void thread_ap_phi_mux_acc_V_28_1_i_phi_fu_1467_p16();
    void thread_ap_phi_mux_acc_V_29_1_i_phi_fu_1437_p16();
    void thread_ap_phi_mux_acc_V_2_1_i_phi_fu_807_p16();
    void thread_ap_phi_mux_acc_V_30_1_i_phi_fu_1407_p16();
    void thread_ap_phi_mux_acc_V_31_1_i_phi_fu_1377_p16();
    void thread_ap_phi_mux_acc_V_3_1_i_phi_fu_837_p16();
    void thread_ap_phi_mux_acc_V_4_1_i_phi_fu_867_p16();
    void thread_ap_phi_mux_acc_V_5_1_i_phi_fu_717_p16();
    void thread_ap_phi_mux_acc_V_6_1_i_phi_fu_687_p16();
    void thread_ap_phi_mux_acc_V_7_1_i_phi_fu_657_p16();
    void thread_ap_phi_mux_acc_V_8_1_i_phi_fu_1107_p16();
    void thread_ap_phi_mux_acc_V_9_1_i_phi_fu_1077_p16();
    void thread_ap_phi_mux_in_index_0_i81_phi_fu_180_p6();
    void thread_ap_phi_mux_w_index82_phi_fu_166_p6();
    void thread_ap_phi_reg_pp0_iter3_acc_V_0_1_i_reg_743();
    void thread_ap_phi_reg_pp0_iter3_acc_V_10_1_i_reg_1043();
    void thread_ap_phi_reg_pp0_iter3_acc_V_11_1_i_reg_1013();
    void thread_ap_phi_reg_pp0_iter3_acc_V_12_1_i_reg_983();
    void thread_ap_phi_reg_pp0_iter3_acc_V_13_1_i_reg_953();
    void thread_ap_phi_reg_pp0_iter3_acc_V_14_1_i_reg_923();
    void thread_ap_phi_reg_pp0_iter3_acc_V_15_1_i_reg_893();
    void thread_ap_phi_reg_pp0_iter3_acc_V_16_1_i_reg_1343();
    void thread_ap_phi_reg_pp0_iter3_acc_V_17_1_i_reg_1313();
    void thread_ap_phi_reg_pp0_iter3_acc_V_18_1_i_reg_1283();
    void thread_ap_phi_reg_pp0_iter3_acc_V_19_1_i_reg_1253();
    void thread_ap_phi_reg_pp0_iter3_acc_V_1_1_i_reg_773();
    void thread_ap_phi_reg_pp0_iter3_acc_V_20_1_i_reg_1223();
    void thread_ap_phi_reg_pp0_iter3_acc_V_21_1_i_reg_1193();
    void thread_ap_phi_reg_pp0_iter3_acc_V_22_1_i_reg_1163();
    void thread_ap_phi_reg_pp0_iter3_acc_V_23_1_i_reg_1133();
    void thread_ap_phi_reg_pp0_iter3_acc_V_24_1_i_reg_1583();
    void thread_ap_phi_reg_pp0_iter3_acc_V_25_1_i_reg_1553();
    void thread_ap_phi_reg_pp0_iter3_acc_V_26_1_i_reg_1523();
    void thread_ap_phi_reg_pp0_iter3_acc_V_27_1_i_reg_1493();
    void thread_ap_phi_reg_pp0_iter3_acc_V_28_1_i_reg_1463();
    void thread_ap_phi_reg_pp0_iter3_acc_V_29_1_i_reg_1433();
    void thread_ap_phi_reg_pp0_iter3_acc_V_2_1_i_reg_803();
    void thread_ap_phi_reg_pp0_iter3_acc_V_30_1_i_reg_1403();
    void thread_ap_phi_reg_pp0_iter3_acc_V_31_1_i_reg_1373();
    void thread_ap_phi_reg_pp0_iter3_acc_V_3_1_i_reg_833();
    void thread_ap_phi_reg_pp0_iter3_acc_V_4_1_i_reg_863();
    void thread_ap_phi_reg_pp0_iter3_acc_V_5_1_i_reg_713();
    void thread_ap_phi_reg_pp0_iter3_acc_V_6_1_i_reg_683();
    void thread_ap_phi_reg_pp0_iter3_acc_V_7_1_i_reg_653();
    void thread_ap_phi_reg_pp0_iter3_acc_V_8_1_i_reg_1103();
    void thread_ap_phi_reg_pp0_iter3_acc_V_9_1_i_reg_1073();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_12();
    void thread_ap_return_13();
    void thread_ap_return_14();
    void thread_ap_return_15();
    void thread_ap_return_16();
    void thread_ap_return_17();
    void thread_ap_return_18();
    void thread_ap_return_19();
    void thread_ap_return_2();
    void thread_ap_return_20();
    void thread_ap_return_21();
    void thread_ap_return_22();
    void thread_ap_return_23();
    void thread_ap_return_24();
    void thread_ap_return_25();
    void thread_ap_return_26();
    void thread_ap_return_27();
    void thread_ap_return_28();
    void thread_ap_return_29();
    void thread_ap_return_3();
    void thread_ap_return_30();
    void thread_ap_return_31();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_fu_2331_ce();
    void thread_grp_fu_2331_p0();
    void thread_grp_fu_2347_ce();
    void thread_grp_fu_2347_p0();
    void thread_grp_fu_2363_ce();
    void thread_grp_fu_2363_p0();
    void thread_grp_fu_2379_ce();
    void thread_grp_fu_2379_p0();
    void thread_icmp_ln135_fu_1809_p2();
    void thread_icmp_ln154_fu_1795_p2();
    void thread_icmp_ln19_1_fu_1661_p2();
    void thread_icmp_ln19_2_fu_1667_p2();
    void thread_icmp_ln19_3_fu_1673_p2();
    void thread_icmp_ln19_4_fu_1679_p2();
    void thread_icmp_ln19_5_fu_1685_p2();
    void thread_icmp_ln19_6_fu_1691_p2();
    void thread_icmp_ln19_7_fu_1697_p2();
    void thread_icmp_ln19_fu_1655_p2();
    void thread_in_index_fu_1789_p2();
    void thread_or_ln19_1_fu_1725_p2();
    void thread_or_ln19_2_fu_1739_p2();
    void thread_or_ln19_3_fu_1819_p2();
    void thread_or_ln19_4_fu_1761_p2();
    void thread_or_ln19_5_fu_1823_p2();
    void thread_or_ln19_6_fu_1828_p2();
    void thread_or_ln19_fu_1711_p2();
    void thread_or_ln_fu_1988_p3();
    void thread_outidx6_address0();
    void thread_outidx6_ce0();
    void thread_phi_ln1265_2_i_fu_1995_p33();
    void thread_select_ln154_fu_1801_p3();
    void thread_select_ln19_1_fu_1717_p3();
    void thread_select_ln19_2_fu_1731_p3();
    void thread_select_ln19_3_fu_1745_p3();
    void thread_select_ln19_4_fu_1753_p3();
    void thread_select_ln19_5_fu_1767_p3();
    void thread_select_ln19_6_fu_1775_p3();
    void thread_select_ln19_7_fu_1833_p3();
    void thread_select_ln19_fu_1703_p3();
    void thread_sext_ln1116_fu_1844_p1();
    void thread_tmp_1024_i_fu_1852_p4();
    void thread_tmp_1025_i_fu_1866_p4();
    void thread_tmp_1026_i_fu_1880_p4();
    void thread_trunc_ln145_2_fu_1840_p1();
    void thread_trunc_ln145_fu_1619_p1();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w_index_fu_1783_p2();
    void thread_zext_ln1265_fu_1894_p1();
    void thread_zext_ln139_fu_1613_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
