#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 25 17:28:12 2023
# Process ID: 27876
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31880 D:\three_verilog\MIPI_DDR3_HDMI\Test\Mipi_rx_test\Mipi_rx_test.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.859 ; gain = 366.297
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
set_property PROGRAM.FILE {D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.runs/impl_1/MIPI_rx_test_top.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.runs/impl_1/MIPI_rx_test_top.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.runs/impl_1/MIPI_rx_test_top.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-25 17:28:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-25 17:28:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-25 17:28:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-25 17:28:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-25 17:29:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-25 17:29:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-25 17:29:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-25 17:29:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test/Mipi_rx_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 18:52:30 2023...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:31:04 on Nov 25,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 17:31:04 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:31:04 on Nov 25,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:31:04 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=32320)
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPI_SIM_top
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 5265.227 ; gain = 400.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_SIM_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_SIM_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v:2]
WARNING: [Synth 8-7137] Register r_O_Mipi_Lane_Alignment_Data_reg in module Mipi_Lane_Alignment has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5351.191 ; gain = 486.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5369.105 ; gain = 504.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5369.105 ; gain = 504.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5369.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5481.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5494.469 ; gain = 629.684
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 5494.469 ; gain = 898.527
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 5560.324 ; gain = 62.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_SIM_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_SIM_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5640.648 ; gain = 143.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5658.551 ; gain = 160.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5658.551 ; gain = 160.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5679.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5679.082 ; gain = 181.516
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:00:05 on Nov 25,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 18:00:05 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:00:05 on Nov 25,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:00:05 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=31156)
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
ERROR: [Synth 8-36] 'ECC_Nu' is not declared [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:93]
INFO: [Synth 8-10285] module 'Mipi_Unpacket' is ignored due to previous errors [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:203]
INFO: [Synth 8-9084] Verilog file 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v' ignored due to errors
Failed to read verilog 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:05:24 on Nov 25,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# ** Error: ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v(93): (vlog-2730) Undefined variable: 'ECC_Nu'.
# -- Skipping module tb_Mipi_SIM
# End time: 18:05:24 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./tb_Mipi_SIM_compile.do line 23
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog  -incr -mfcu -work xil_defaultlib  \
# "../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v" \
# "../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_S..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 5679.082 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 5679.082 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:33 on Nov 25,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 18:07:33 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:07:33 on Nov 25,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:07:33 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=32504)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:18 on Nov 25,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 18:52:18 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:52:18 on Nov 25,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:52:18 on Nov 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=16368)
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project MIPI_DDR3_HDMI D:/three_verilog/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI -part xc7a75tfgg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files -norecurse {D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPI_rx_test_top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5679.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_test_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_test_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_test_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5679.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5679.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5679.082 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5679.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5679.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5682.055 ; gain = 2.973
30 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 5682.055 ; gain = 2.973
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 5682.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_test_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_test_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_test_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5701.078 ; gain = 19.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5716.160 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5716.160 ; gain = 34.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5736.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5736.621 ; gain = 54.566
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPI_rx_test_top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_test_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_test_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_test_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_test_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_test_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5736.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5736.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5736.621 ; gain = 0.000
30 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5736.621 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'MIPI_rx_test_top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5736.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5742.855 ; gain = 6.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5742.855 ; gain = 6.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5763.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5763.535 ; gain = 26.914
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 5763.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5763.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5763.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5763.535 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5765.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5765.910 ; gain = 2.375
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 22:09:02 2023...
