<div id="pf228" class="pf w0 h0" data-page-no="228"><div class="pc pc228 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg228.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">31.3.1<span class="_ _b"> </span>Status and Control (TPM<span class="ff7 ws24e">x</span>_SC)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">SC contains the overflow status flag and control bits used to configure the interrupt</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">enable, module configuration and prescaler factor. These controls relate to all channels</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">within this module.</div><div class="t m0 x9 h7 y2984 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 0h offset</div><div class="t m0 xb9 h1d y30a8 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y30a9 ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y30aa ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y30ab ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1bdd ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y30ac ff2 fsd fc0 sc0 ls1a7">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x109 h7 y30ad ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m2 x6 h7 y30ae ff2 fs4 fc0 sc0 ls0">TOF</div><div class="t m0 x6c h7 y30ad ff2 fs4 fc0 sc0 ls0">TOIE</div><div class="t m2 xb3 h7 y30af ff2 fs4 fc0 sc0 ls0">CPWMS</div><div class="t m0 x104 h7 y30ad ff2 fs4 fc0 sc0 ls0 ws3de">CMOD PS</div><div class="t m0 x91 h71 y30b0 ff2 fsd fc0 sc0 ls22f">W<span class="fs4 ls0 v11">w1c</span></div><div class="t m0 x2c h7 y30b1 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y30b2 ff1 fs2 fc0 sc0 ls0 ws20b">TPM<span class="ff7">x</span><span class="ws0">_SC field descriptions</span></div><div class="t m0 x12c h10 yd4 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y30b3 ff2 fs4 fc0 sc0 ls0">31â€“9</div><div class="t m0 x91 h7 y30b4 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y30b3 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y30b4 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y30b5 ff2 fs4 fc0 sc0 ls0">8</div><div class="t m0 x3a h7 y30b6 ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m0 x83 h7 y30b5 ff2 fs4 fc0 sc0 ls0 ws0">DMA Enable</div><div class="t m0 x83 h7 y30b7 ff2 fs4 fc0 sc0 ls0 ws0">Enables DMA transfers for the overflow flag.</div><div class="t m0 x83 h7 y30b8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables DMA transfers.</div><div class="t m0 x83 h7 y30b9 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables DMA transfers.</div><div class="t m0 x97 h7 y30ba ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x12c h7 y30bb ff2 fs4 fc0 sc0 ls0">TOF</div><div class="t m0 x83 h7 y30ba ff2 fs4 fc0 sc0 ls0 ws0">Timer Overflow Flag</div><div class="t m0 x83 h7 y30bc ff2 fs4 fc0 sc0 ls0 ws0">Set by hardware when the LPTPM counter equals the value in the MOD register and increments. The TOF</div><div class="t m0 x83 h7 y30bd ff2 fs4 fc0 sc0 ls0 ws0">bit is cleared by writing a 1 to TOF bit. Writing a 0 to TOF has no effect.</div><div class="t m0 x83 h7 y30be ff2 fs4 fc0 sc0 ls0 ws0">If another LPTPM overflow occurs between the flag setting and the flag clearing, the write operation has</div><div class="t m0 x83 h7 y30bf ff2 fs4 fc0 sc0 ls0 ws0">no effect; therefore, TOF remains set indicating another overflow has occurred. In this case a TOF</div><div class="t m0 x83 h7 y30c0 ff2 fs4 fc0 sc0 ls0 ws0">interrupt request is not lost due to a delay in clearing the previous TOF.</div><div class="t m0 x1b h7 y30c1 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">552<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf228" data-dest-detail='[552,"XYZ",null,269.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:553.450000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf228" data-dest-detail='[552,"XYZ",null,269.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:184.910000px;bottom:408.950000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf228" data-dest-detail='[552,"XYZ",null,242.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:296.001000px;bottom:381.950000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf228" data-dest-detail='[552,"XYZ",null,172.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:331.147000px;bottom:404.450000px;width:9.000000px;height:18.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf229" data-dest-detail='[553,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:354.791000px;bottom:381.950000px;width:21.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf229" data-dest-detail='[553,"XYZ",null,588.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:390.441000px;bottom:369.202000px;width:9.000000px;height:34.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf229" data-dest-detail='[553,"XYZ",null,503.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:425.664000px;bottom:381.950000px;width:27.495000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf229" data-dest-detail='[553,"XYZ",null,387.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:507.526000px;bottom:381.950000px;width:12.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf228" data-dest-detail='[552,"XYZ",null,172.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:327.646000px;bottom:352.700000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
