#################################################################################################
#According to Hi3716MV430 Conax STB PV Configuration, the processing of specific OTP Fuse and 
#Lock bit in the development phase is as follows:
#1. The fuse(for example, Runtime_check_en/Ts_tdes_disable/Ts_csa2_hardonly_en/Ts_sp_hardonly_en/
#   Ts_csa3_hardonly_en/Ts_ciplus_hardonly_en/Ts_sp_hardonly_en_2) needs to be burnt to a fixed 
#   value and lock. There is no scenario that the fuse needs to be debugged (burnt or not burnt). 
#   In this case, the fuse does not need to be configured by the customer. The fuse is burnt to 1
#   and the corresponding lock bit is burnt.
#
#2. In the development phase, the fuse is not concerned, and the fuse does not need to be processed.
#   In this case, comment out the name of Fuse in the configuration file. The tool does not process 
#   the fuse and lock bit.
#
#3. The Fuse is concerned, and the Fuse needs to be keeped as default value (usually is 0) ,(For 
#   example, boot_mode_sel = 0 indicates booting from the SPI.). In this case, the lock corresponding 
#   bit will be locked. 
#
#4. Burn the Fuse to a specific value (not the default value). In this case, tool burn the Fuse 
#   based on the customer configuration and burn the lock bit corresponding to the Fuse.
##################################################################################################

#STB modify 3rd param, 0：SPI_NOR Flash；1：Parallel NAND Flash；4：SPI NAND Flash
set boot_mode_sel 0

#Bootloader decryption control. 
#0: The data identifier in the flash memory determines whether the bootloader needs to be decrypted.
#1: Bootloader needs to be decrypted.
set bload_dec_en  0

#wakeup from DDR control. 0: enabled, 1: disabled
set ddr_wakeup_disable 0

#0: No effect, 1: disabled. When set 1, UART_STB is hardware disabled.
set hard_uart_mcu_disable 0

#0: No effect, 1: disabled. When set 1, FEMAC is hardware disabled.
set hard_femac_disable 0

#0: No effect, 1: disabled. When set 1, USB2.0 is hardware disabled.
set hard_usb2_disable 0

#HSL code CA verify control when secure boot. 0xa: not enable. others: enable.
#hex, 4 bits
set HSL_CA_verify_en 0xa

#STB modify 3rd param, Secure Boot Activation 0:Secure Boot Disable; 1:Secure Boot enable;
set SCS_activation 0

#Chipset global JTAG interface protection level:0x42: Open；0x63: Password Protect; others: Close;
set chip_jtag_prt_mode 0x42

#STBM boot or bootloader version number, 32bit.It is also named as boot_version_id.
set STB_Version_REF 0x0

#it indicate STB is cardless system or card base system. it is used together with PANDA_FW_DEC_KEY_lock.
#[PANDA_FW_DEC_KEY_lock ,cardless_indicator]:
#0: Card base system.
#2: Cardless system.
#3: Card base system.
#1: Reserved.
set cardless_indicator  0x0

#market segment identifier,used for market segmentation,and chipset binding with External RSA Key pair(s).
#hex, 4 bytes
set MSID 0x0

#Panda firmware protection key. It is used by PANDA_FW keylader. 
#hex, 16 bytes
#set PANDA_FW_DEC_KEY_0_31   0x0
#set PANDA_FW_DEC_KEY_32_63  0x0
#set PANDA_FW_DEC_KEY_64_95  0x0
#set PANDA_FW_DEC_KEY_96_127 0x0

#it is one of RootKeys for SW key ladder.for STBM usage.
#hex, 16 bytes
set STBM_R2R_RootKey_0_31   0x0
set STBM_R2R_RootKey_32_63  0x0
set STBM_R2R_RootKey_64_95  0x0
set STBM_R2R_RootKey_96_127 0x0

#CRC of STBM_R2R_RootKey. 
#hex, 1 byte.
set CRC_STBM_R2R_RootKey 0x0

#RootKey for HDCP key protection. total 16 bytes
set HDCP_RootKey_0_31   0x0
set HDCP_RootKey_32_63  0x0
set HDCP_RootKey_64_95  0x0
set HDCP_RootKey_96_127 0x0

#CRC of HDCP_RootKey.
#hex, 1 byte
set CRC_HDCP_RootKey 0x0

#It is one of RootKeys for  SW key ladder.for STBM usage.
#hex, 16 bytes
set SW_RootKey_0_31   0x0
set SW_RootKey_32_63  0x0
set SW_RootKey_64_95  0x0
set SW_RootKey_96_127 0x0

#CRC of SW_RootKey
#hex, 1 byte
set CRC_SW_RootKey 0x0








