//
// Created by Alex_Li on 2022/7/19.
//

#ifndef P4_LOCK_CONFIG_H
#define P4_LOCK_CONFIG_H


#define SLOT_SIZE  10000
#define SAMPLE_SET 25 // real sample size = SAMPLE_SET * count_reg_num

#define SKETCH_DEPTH 65536
#define FILTER_SKETCH_DEPTH 262144

#define THRESHOLD 0xffff

#define OP_GET 1

#define HOT_REPORT     0x0e
#define REPLACE_SUCC   0x0f
#define OP_CALLBACK    0x11
#define LOCK_HOT_QUEUE 0x13

// init fpga mac
#define CTRL_PKT_TEMPLATE               \
	0x98, 0x03, 0x9b, 0xca, 0x40, 0x18, \
	0x11, 0x22, 0x33, 0x44, 0x55, 0x66, \
	0x23, 0x33                          

//amax7: 0x98 03 9b ca 40 18
//amax2: 0x98, 0x03, 0x9b, 0xca, 0x48, 0x38,

//example:
//      // 0x00, 0x0a, 0x35, 0x02, 0x9d, 0xe9, // dst 24/-
//      // 0x98, 0x03, 0x9b, 0xc7, 0xc7, 0xfc, // dst 16/-
// 		0x98, 0x03, 0x9b, 0xca, 0x40, 0x18, // dst 17/-
// 		0x11, 0x22, 0x33, 0x44, 0x55, 0x66, // src_addr
// 		0x23, 0x32, // ether_type

#endif //P4_LOCK_CONFIG_H
