#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\JOSEAD~1\Desktop\iverilog\lib\ivl\va_math.vpi";
S_0000000000894420 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v00000000011046e0_0 .net "DataAdr", 31 0, v0000000000947ba0_0;  1 drivers
v0000000001104780_0 .net "MemWrite", 0 0, L_0000000000909c50;  1 drivers
v0000000001105430_0 .net "WriteData", 31 0, L_0000000001105f70;  1 drivers
v0000000001106150_0 .var "clk", 0 0;
v0000000001105890_0 .var "reset", 0 0;
E_0000000000913010 .event negedge, v000000000091b2e0_0;
S_00000000008de7f0 .scope module, "dut" "top" 2 8, 3 4 0, S_0000000000894420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000000001104fa0_0 .net "DataAdr", 31 0, v0000000000947ba0_0;  alias, 1 drivers
v0000000001104a00_0 .net "Instr", 31 0, L_0000000001163620;  1 drivers
v00000000011031a0_0 .net "MemWrite", 0 0, L_0000000000909c50;  alias, 1 drivers
v0000000001103ec0_0 .net "PC", 31 0, v0000000000949bb0_0;  1 drivers
v0000000001104280_0 .net "ReadData", 31 0, L_0000000001163150;  1 drivers
v0000000001104140_0 .net "WriteData", 31 0, L_0000000001105f70;  alias, 1 drivers
v0000000001104320_0 .net "clk", 0 0, v0000000001106150_0;  1 drivers
v0000000001103240_0 .net "reset", 0 0, v0000000001105890_0;  1 drivers
S_00000000008de980 .scope module, "arm" "arm" 3 19, 4 3 0, S_00000000008de7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000000001104c80_0 .net "ALUControl", 2 0, v000000000091c140_0;  1 drivers
v0000000001103f60_0 .net "ALUFlags", 3 0, L_000000000115f970;  1 drivers
v0000000001104460_0 .net "ALUResult", 31 0, v0000000000947ba0_0;  alias, 1 drivers
v00000000011034c0_0 .net "ALUSrc", 0 0, L_00000000011066f0;  1 drivers
v0000000001104d20_0 .net "ImmSrc", 1 0, L_0000000001105250;  1 drivers
v00000000011036a0_0 .net "Instr", 31 0, L_0000000001163620;  alias, 1 drivers
v0000000001104500_0 .net "MemWrite", 0 0, L_0000000000909c50;  alias, 1 drivers
v0000000001104820_0 .net "MemtoReg", 0 0, L_0000000001106510;  1 drivers
v0000000001103740_0 .net "PC", 31 0, v0000000000949bb0_0;  alias, 1 drivers
v0000000001103380_0 .net "PCSrc", 0 0, L_0000000000909cc0;  1 drivers
v0000000001103420_0 .net "ReadData", 31 0, L_0000000001163150;  alias, 1 drivers
v0000000001104960_0 .net "RegByte", 0 0, L_0000000001106830;  1 drivers
v0000000001104dc0_0 .net "RegSrc", 1 0, L_0000000001105bb0;  1 drivers
v0000000001103560_0 .net "RegWrite", 0 0, L_0000000000909be0;  1 drivers
v0000000001103b00_0 .net "WriteData", 31 0, L_0000000001105f70;  alias, 1 drivers
v00000000011037e0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v00000000011041e0_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
L_0000000001106970 .part L_0000000001163620, 12, 20;
S_00000000008deb10 .scope module, "c" "controller" 4 30, 5 3 0, S_00000000008de980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegByte";
v0000000000948780_0 .net "ALUControl", 2 0, v000000000091c140_0;  alias, 1 drivers
v00000000009488c0_0 .net "ALUFlags", 3 0, L_000000000115f970;  alias, 1 drivers
v0000000000947e20_0 .net "ALUSrc", 0 0, L_00000000011066f0;  alias, 1 drivers
v0000000000948a00_0 .net "FlagW", 1 0, v000000000091c1e0_0;  1 drivers
v0000000000947560_0 .net "ImmSrc", 1 0, L_0000000001105250;  alias, 1 drivers
v0000000000947240_0 .net "Instr", 31 12, L_0000000001106970;  1 drivers
v00000000009474c0_0 .net "MemW", 0 0, L_0000000001105c50;  1 drivers
v0000000000948500_0 .net "MemWrite", 0 0, L_0000000000909c50;  alias, 1 drivers
v0000000000947a60_0 .net "MemtoReg", 0 0, L_0000000001106510;  alias, 1 drivers
v0000000000947880_0 .net "PCS", 0 0, L_0000000000909860;  1 drivers
v0000000000947380_0 .net "PCSrc", 0 0, L_0000000000909cc0;  alias, 1 drivers
v00000000009476a0_0 .net "RegByte", 0 0, L_0000000001106830;  alias, 1 drivers
v00000000009485a0_0 .net "RegSrc", 1 0, L_0000000001105bb0;  alias, 1 drivers
v0000000000947420_0 .net "RegW", 0 0, L_00000000011065b0;  1 drivers
v0000000000948640_0 .net "RegWrite", 0 0, L_0000000000909be0;  alias, 1 drivers
v00000000009471a0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v0000000000947b00_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
L_00000000011059d0 .part L_0000000001106970, 14, 2;
L_0000000001105750 .part L_0000000001106970, 8, 6;
L_0000000001105110 .part L_0000000001106970, 0, 4;
L_0000000001105570 .part L_0000000001106970, 16, 4;
S_00000000008c1070 .scope module, "cl" "condlogic" 5 50, 6 3 0, S_00000000008deb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000000000909b00 .functor AND 2, v000000000091c1e0_0, L_00000000011060b0, C4<11>, C4<11>;
L_0000000000909be0 .functor AND 1, L_00000000011065b0, v000000000091cb40_0, C4<1>, C4<1>;
L_0000000000909c50 .functor AND 1, L_0000000001105c50, v000000000091cb40_0, C4<1>, C4<1>;
L_0000000000909cc0 .functor AND 1, L_0000000000909860, v000000000091cb40_0, C4<1>, C4<1>;
v000000000091bd80_0 .net "ALUFlags", 3 0, L_000000000115f970;  alias, 1 drivers
v000000000091cfa0_0 .net "Cond", 3 0, L_0000000001105570;  1 drivers
v000000000091c5a0_0 .net "CondEx", 0 0, v000000000091cb40_0;  1 drivers
v000000000091b9c0_0 .net "FlagW", 1 0, v000000000091c1e0_0;  alias, 1 drivers
v000000000091cc80_0 .net "FlagWrite", 1 0, L_0000000000909b00;  1 drivers
v000000000091c780_0 .net "Flags", 3 0, L_0000000001106a10;  1 drivers
v000000000091d0e0_0 .net "MemW", 0 0, L_0000000001105c50;  alias, 1 drivers
v000000000091ba60_0 .net "MemWrite", 0 0, L_0000000000909c50;  alias, 1 drivers
v000000000091b380_0 .net "PCS", 0 0, L_0000000000909860;  alias, 1 drivers
v000000000091bb00_0 .net "PCSrc", 0 0, L_0000000000909cc0;  alias, 1 drivers
v000000000091bba0_0 .net "RegW", 0 0, L_00000000011065b0;  alias, 1 drivers
v000000000091bf60_0 .net "RegWrite", 0 0, L_0000000000909be0;  alias, 1 drivers
v000000000091c640_0 .net *"_ivl_13", 1 0, L_00000000011060b0;  1 drivers
v000000000091bc40_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v000000000091ca00_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
L_0000000001106790 .part L_0000000000909b00, 1, 1;
L_00000000011068d0 .part L_000000000115f970, 2, 2;
L_0000000001106e70 .part L_0000000000909b00, 0, 1;
L_00000000011054d0 .part L_000000000115f970, 0, 2;
L_0000000001106a10 .concat8 [ 2 2 0 0], v000000000091cdc0_0, v000000000091cbe0_0;
L_00000000011060b0 .concat [ 1 1 0 0], v000000000091cb40_0, v000000000091cb40_0;
S_00000000008c12c0 .scope module, "cc" "condcheck" 6 44, 7 1 0, S_00000000008c1070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000000000909080 .functor BUFZ 4, L_0000000001106a10, C4<0000>, C4<0000>, C4<0000>;
L_0000000000909a90 .functor XNOR 1, L_0000000001106d30, L_0000000001105b10, C4<0>, C4<0>;
v000000000091c000_0 .net "Cond", 3 0, L_0000000001105570;  alias, 1 drivers
v000000000091cb40_0 .var "CondEx", 0 0;
v000000000091be20_0 .net "Flags", 3 0, L_0000000001106a10;  alias, 1 drivers
v000000000091bce0_0 .net *"_ivl_6", 3 0, L_0000000000909080;  1 drivers
v000000000091c0a0_0 .net "carry", 0 0, L_0000000001106ab0;  1 drivers
v000000000091c500_0 .net "ge", 0 0, L_0000000000909a90;  1 drivers
v000000000091b6a0_0 .net "neg", 0 0, L_0000000001106d30;  1 drivers
v000000000091caa0_0 .net "overflow", 0 0, L_0000000001105b10;  1 drivers
v000000000091c960_0 .net "zero", 0 0, L_0000000001105390;  1 drivers
E_00000000009127d0/0 .event edge, v000000000091c000_0, v000000000091c960_0, v000000000091c0a0_0, v000000000091b6a0_0;
E_00000000009127d0/1 .event edge, v000000000091caa0_0, v000000000091c500_0;
E_00000000009127d0 .event/or E_00000000009127d0/0, E_00000000009127d0/1;
L_0000000001106d30 .part L_0000000000909080, 3, 1;
L_0000000001105390 .part L_0000000000909080, 2, 1;
L_0000000001106ab0 .part L_0000000000909080, 1, 1;
L_0000000001105b10 .part L_0000000000909080, 0, 1;
S_00000000008b9ac0 .scope module, "flagreg0" "flopenr" 6 37, 8 1 0, S_00000000008c1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000000000912a10 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000000000091b2e0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v000000000091bec0_0 .net "d", 1 0, L_00000000011054d0;  1 drivers
v000000000091b740_0 .net "en", 0 0, L_0000000001106e70;  1 drivers
v000000000091cdc0_0 .var "q", 1 0;
v000000000091b7e0_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
E_0000000000912bd0 .event posedge, v000000000091b7e0_0, v000000000091b2e0_0;
S_00000000008b9c50 .scope module, "flagreg1" "flopenr" 6 30, 8 1 0, S_00000000008c1070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000000000914090 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v000000000091b4c0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v000000000091d040_0 .net "d", 1 0, L_00000000011068d0;  1 drivers
v000000000091b880_0 .net "en", 0 0, L_0000000001106790;  1 drivers
v000000000091cbe0_0 .var "q", 1 0;
v000000000091b920_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
S_00000000008b9de0 .scope module, "dec" "decode" 5 35, 9 1 0, S_00000000008deb10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "RegByte";
L_0000000000909780 .functor AND 1, L_0000000001105610, L_00000000011065b0, C4<1>, C4<1>;
L_0000000000909860 .functor OR 1, L_0000000000909780, L_0000000001105930, C4<0>, C4<0>;
v000000000091c140_0 .var "ALUControl", 2 0;
v000000000091cd20_0 .net "ALUOp", 0 0, L_0000000001106b50;  1 drivers
v000000000091c6e0_0 .net "ALUSrc", 0 0, L_00000000011066f0;  alias, 1 drivers
v000000000091ce60_0 .net "Branch", 0 0, L_0000000001105930;  1 drivers
v000000000091c1e0_0 .var "FlagW", 1 0;
v000000000091c280_0 .net "Funct", 5 0, L_0000000001105750;  1 drivers
v000000000091c320_0 .net "ImmSrc", 1 0, L_0000000001105250;  alias, 1 drivers
v000000000091c3c0_0 .net "MemW", 0 0, L_0000000001105c50;  alias, 1 drivers
v000000000091c460_0 .net "MemtoReg", 0 0, L_0000000001106510;  alias, 1 drivers
v000000000091c820_0 .net "Op", 1 0, L_00000000011059d0;  1 drivers
v000000000091cf00_0 .net "PCS", 0 0, L_0000000000909860;  alias, 1 drivers
v00000000008f7960_0 .net "Rd", 3 0, L_0000000001105110;  1 drivers
v00000000008f84a0_0 .net "RegByte", 0 0, L_0000000001106830;  alias, 1 drivers
v00000000008f8680_0 .net "RegSrc", 1 0, L_0000000001105bb0;  alias, 1 drivers
v00000000008f87c0_0 .net "RegW", 0 0, L_00000000011065b0;  alias, 1 drivers
v0000000000947100_0 .net *"_ivl_11", 10 0, v0000000000948d20_0;  1 drivers
L_00000000011070d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000000009472e0_0 .net/2u *"_ivl_12", 3 0, L_00000000011070d8;  1 drivers
v0000000000947d80_0 .net *"_ivl_14", 0 0, L_0000000001105610;  1 drivers
v0000000000948820_0 .net *"_ivl_16", 0 0, L_0000000000909780;  1 drivers
v0000000000948d20_0 .var "controls", 10 0;
E_0000000000913d90 .event edge, v000000000091cd20_0, v000000000091c280_0, v000000000091c140_0;
E_0000000000913b50 .event edge, v000000000091c820_0, v000000000091c280_0;
L_0000000001105bb0 .part v0000000000948d20_0, 9, 2;
L_0000000001105250 .part v0000000000948d20_0, 7, 2;
L_00000000011066f0 .part v0000000000948d20_0, 6, 1;
L_0000000001106510 .part v0000000000948d20_0, 5, 1;
L_00000000011065b0 .part v0000000000948d20_0, 4, 1;
L_0000000001105c50 .part v0000000000948d20_0, 3, 1;
L_0000000001105930 .part v0000000000948d20_0, 2, 1;
L_0000000001106b50 .part v0000000000948d20_0, 1, 1;
L_0000000001106830 .part v0000000000948d20_0, 0, 1;
L_0000000001105610 .cmp/eq 4, L_0000000001105110, L_00000000011070d8;
S_00000000008b7760 .scope module, "dp" "datapath" 4 45, 10 8 0, S_00000000008de980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "RegByte";
v000000000094cd40_0 .net "ALUControl", 2 0, v000000000091c140_0;  alias, 1 drivers
v000000000094bee0_0 .net "ALUFlags", 3 0, L_000000000115f970;  alias, 1 drivers
v000000000094c3e0_0 .net "ALUResult", 31 0, v0000000000947ba0_0;  alias, 1 drivers
v000000000094cde0_0 .net "ALUSrc", 0 0, L_00000000011066f0;  alias, 1 drivers
v000000000094bb20_0 .net "ExtImm", 31 0, v0000000000949430_0;  1 drivers
v000000000094bc60_0 .net "ImmSrc", 1 0, L_0000000001105250;  alias, 1 drivers
v000000000094c480_0 .net "Instr", 31 0, L_0000000001163620;  alias, 1 drivers
v000000000094c5c0_0 .net "MemtoReg", 0 0, L_0000000001106510;  alias, 1 drivers
v000000000094ce80_0 .net "MenResult", 31 0, L_0000000001106330;  1 drivers
v000000000094b120_0 .net "PC", 31 0, v0000000000949bb0_0;  alias, 1 drivers
v000000000094c660_0 .net "PCNext", 31 0, L_0000000001106bf0;  1 drivers
v000000000094c700_0 .net "PCPlus4", 31 0, L_0000000001106010;  1 drivers
v000000000094c840_0 .net "PCPlus8", 31 0, L_0000000001106dd0;  1 drivers
v000000000094cf20_0 .net "PCSrc", 0 0, L_0000000000909cc0;  alias, 1 drivers
v000000000094c7a0_0 .net "RA1", 3 0, L_0000000001105cf0;  1 drivers
v000000000094c980_0 .net "RA2", 3 0, L_0000000001105ed0;  1 drivers
v000000000094b080_0 .net "ReadData", 31 0, L_0000000001163150;  alias, 1 drivers
v000000000094cac0_0 .net "RegByte", 0 0, L_0000000001106830;  alias, 1 drivers
v00000000011040a0_0 .net "RegSrc", 1 0, L_0000000001105bb0;  alias, 1 drivers
v00000000011043c0_0 .net "RegWrite", 0 0, L_0000000000909be0;  alias, 1 drivers
v0000000001104b40_0 .net "Result", 31 0, L_0000000001160690;  1 drivers
v0000000001104000_0 .net "SrcA", 31 0, L_0000000001105d90;  1 drivers
v0000000001104be0_0 .net "SrcB", 31 0, L_0000000001161310;  1 drivers
v0000000001103e20_0 .net "WriteData", 31 0, L_0000000001105f70;  alias, 1 drivers
L_0000000001107318 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001104aa0_0 .net/2u *"_ivl_28", 23 0, L_0000000001107318;  1 drivers
v0000000001103600_0 .net "byteResult", 7 0, L_00000000011605f0;  1 drivers
v00000000011039c0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v00000000011032e0_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
L_00000000011056b0 .part L_0000000001163620, 16, 4;
L_0000000001106f10 .part L_0000000001105bb0, 0, 1;
L_0000000001106fb0 .part L_0000000001163620, 0, 4;
L_00000000011051b0 .part L_0000000001163620, 12, 4;
L_00000000011061f0 .part L_0000000001105bb0, 1, 1;
L_0000000001106290 .part L_0000000001163620, 12, 4;
L_0000000001160370 .part L_0000000001163150, 0, 8;
L_000000000115fb50 .part L_0000000001163150, 8, 8;
L_000000000115fc90 .part L_0000000001163150, 16, 8;
L_000000000115f330 .part L_0000000001163150, 24, 8;
L_000000000115fd30 .part v0000000000947ba0_0, 0, 2;
L_000000000115f3d0 .concat [ 8 24 0 0], L_00000000011605f0, L_0000000001107318;
L_0000000001160730 .part L_0000000001163620, 0, 24;
S_00000000008be5c0 .scope module, "alu" "alu" 10 136, 11 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_00000000008df8d0 .functor NOT 32, L_0000000001161310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011074c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000000908e50 .functor XNOR 1, L_000000000115f290, L_00000000011074c8, C4<0>, C4<0>;
L_00000000011639a0 .functor AND 1, L_0000000000908e50, L_0000000001160f50, C4<1>, C4<1>;
L_0000000001107510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001163e00 .functor XNOR 1, L_0000000001161590, L_0000000001107510, C4<0>, C4<0>;
L_0000000001163e70 .functor XOR 1, L_000000000115ff10, L_0000000001160b90, C4<0>, C4<0>;
L_00000000011631c0 .functor XOR 1, L_0000000001163e70, L_00000000011607d0, C4<0>, C4<0>;
L_0000000001163230 .functor NOT 1, L_00000000011631c0, C4<0>, C4<0>, C4<0>;
L_0000000001163af0 .functor AND 1, L_0000000001163e00, L_0000000001163230, C4<1>, C4<1>;
L_0000000001163ee0 .functor XOR 1, L_0000000001160550, L_00000000011611d0, C4<0>, C4<0>;
L_0000000001163930 .functor AND 1, L_0000000001163af0, L_0000000001163ee0, C4<1>, C4<1>;
v0000000000948460_0 .net "ALUControl", 2 0, v000000000091c140_0;  alias, 1 drivers
v00000000009486e0_0 .net "ALUFlags", 3 0, L_000000000115f970;  alias, 1 drivers
v0000000000947ba0_0 .var "Result", 31 0;
L_0000000001107360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000947600_0 .net/2u *"_ivl_0", 0 0, L_0000000001107360;  1 drivers
v0000000000948aa0_0 .net *"_ivl_10", 32 0, L_000000000115f830;  1 drivers
L_00000000011073f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000948b40_0 .net/2u *"_ivl_12", 0 0, L_00000000011073f0;  1 drivers
v0000000000947c40_0 .net *"_ivl_14", 32 0, L_0000000001161130;  1 drivers
v0000000000947740_0 .net *"_ivl_16", 32 0, L_0000000001161770;  1 drivers
v00000000009477e0_0 .net *"_ivl_18", 32 0, L_0000000001160e10;  1 drivers
v0000000000948be0_0 .net *"_ivl_2", 32 0, L_000000000115fbf0;  1 drivers
v0000000000947920_0 .net *"_ivl_21", 0 0, L_000000000115f5b0;  1 drivers
v0000000000948dc0_0 .net *"_ivl_22", 32 0, L_000000000115fdd0;  1 drivers
L_0000000001107438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000948960_0 .net *"_ivl_25", 31 0, L_0000000001107438;  1 drivers
L_0000000001107480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000948c80_0 .net/2u *"_ivl_30", 31 0, L_0000000001107480;  1 drivers
v0000000000948e60_0 .net *"_ivl_35", 0 0, L_000000000115f290;  1 drivers
v0000000000947ec0_0 .net/2u *"_ivl_36", 0 0, L_00000000011074c8;  1 drivers
v0000000000948f00_0 .net *"_ivl_38", 0 0, L_0000000000908e50;  1 drivers
v00000000009479c0_0 .net *"_ivl_41", 0 0, L_0000000001160f50;  1 drivers
v0000000000948000_0 .net *"_ivl_45", 0 0, L_0000000001161590;  1 drivers
v0000000000947060_0 .net/2u *"_ivl_46", 0 0, L_0000000001107510;  1 drivers
v0000000000947ce0_0 .net *"_ivl_48", 0 0, L_0000000001163e00;  1 drivers
v0000000000947f60_0 .net *"_ivl_5", 0 0, L_0000000001160af0;  1 drivers
v00000000009480a0_0 .net *"_ivl_51", 0 0, L_000000000115ff10;  1 drivers
v0000000000948140_0 .net *"_ivl_53", 0 0, L_0000000001160b90;  1 drivers
v00000000009481e0_0 .net *"_ivl_54", 0 0, L_0000000001163e70;  1 drivers
v0000000000948280_0 .net *"_ivl_57", 0 0, L_00000000011607d0;  1 drivers
v0000000000948320_0 .net *"_ivl_58", 0 0, L_00000000011631c0;  1 drivers
L_00000000011073a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009483c0_0 .net/2u *"_ivl_6", 0 0, L_00000000011073a8;  1 drivers
v000000000094a8d0_0 .net *"_ivl_60", 0 0, L_0000000001163230;  1 drivers
v00000000009499d0_0 .net *"_ivl_62", 0 0, L_0000000001163af0;  1 drivers
v0000000000949070_0 .net *"_ivl_65", 0 0, L_0000000001160550;  1 drivers
v000000000094a970_0 .net *"_ivl_67", 0 0, L_00000000011611d0;  1 drivers
v0000000000949390_0 .net *"_ivl_68", 0 0, L_0000000001163ee0;  1 drivers
v000000000094ab50_0 .net *"_ivl_8", 31 0, L_00000000008df8d0;  1 drivers
v00000000009494d0_0 .net "a", 31 0, L_0000000001105d90;  alias, 1 drivers
v000000000094aa10_0 .net "b", 31 0, L_0000000001161310;  alias, 1 drivers
v0000000000949f70_0 .net "carry", 0 0, L_00000000011639a0;  1 drivers
v000000000094a010_0 .net "negative", 0 0, L_000000000115f8d0;  1 drivers
v0000000000949610_0 .net "overflow", 0 0, L_0000000001163930;  1 drivers
v0000000000949570_0 .net "sum", 32 0, L_0000000001160190;  1 drivers
v000000000094aab0_0 .net "zero", 0 0, L_000000000115ffb0;  1 drivers
E_0000000000914110 .event edge, v000000000091c140_0, v0000000000949570_0, v00000000009494d0_0, v000000000094aa10_0;
L_000000000115fbf0 .concat [ 32 1 0 0], L_0000000001105d90, L_0000000001107360;
L_0000000001160af0 .part v000000000091c140_0, 0, 1;
L_000000000115f830 .concat [ 32 1 0 0], L_00000000008df8d0, L_00000000011073a8;
L_0000000001161130 .concat [ 32 1 0 0], L_0000000001161310, L_00000000011073f0;
L_0000000001161770 .functor MUXZ 33, L_0000000001161130, L_000000000115f830, L_0000000001160af0, C4<>;
L_0000000001160e10 .arith/sum 33, L_000000000115fbf0, L_0000000001161770;
L_000000000115f5b0 .part v000000000091c140_0, 0, 1;
L_000000000115fdd0 .concat [ 1 32 0 0], L_000000000115f5b0, L_0000000001107438;
L_0000000001160190 .arith/sum 33, L_0000000001160e10, L_000000000115fdd0;
L_000000000115f8d0 .part v0000000000947ba0_0, 31, 1;
L_000000000115ffb0 .cmp/eq 32, v0000000000947ba0_0, L_0000000001107480;
L_000000000115f290 .part v000000000091c140_0, 1, 1;
L_0000000001160f50 .part L_0000000001160190, 32, 1;
L_0000000001161590 .part v000000000091c140_0, 1, 1;
L_000000000115ff10 .part L_0000000001105d90, 31, 1;
L_0000000001160b90 .part L_0000000001161310, 31, 1;
L_00000000011607d0 .part v000000000091c140_0, 0, 1;
L_0000000001160550 .part L_0000000001105d90, 31, 1;
L_00000000011611d0 .part L_0000000001160190, 31, 1;
L_000000000115f970 .concat [ 1 1 1 1], L_0000000001163930, L_00000000011639a0, L_000000000115ffb0, L_000000000115f8d0;
S_000000000089bee0 .scope module, "ext" "extend" 10 125, 12 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000000000949430_0 .var "ExtImm", 31 0;
v00000000009496b0_0 .net "ImmSrc", 1 0, L_0000000001105250;  alias, 1 drivers
v000000000094ae70_0 .net "Instr", 23 0, L_0000000001160730;  1 drivers
E_0000000000913f50 .event edge, v000000000091c320_0, v000000000094ae70_0;
S_000000000089c070 .scope module, "muxlbr" "mux4" 10 108, 13 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0000000000913710 .param/l "WIDTH" 0 13 9, +C4<00000000000000000000000000001000>;
v000000000094ac90_0 .net *"_ivl_1", 0 0, L_00000000011063d0;  1 drivers
v000000000094abf0_0 .net *"_ivl_3", 0 0, L_0000000001106470;  1 drivers
v0000000000949750_0 .net *"_ivl_4", 7 0, L_000000000115f1f0;  1 drivers
v000000000094a5b0_0 .net *"_ivl_7", 0 0, L_00000000011616d0;  1 drivers
v00000000009491b0_0 .net *"_ivl_8", 7 0, L_0000000001160eb0;  1 drivers
v000000000094ad30_0 .net "d0", 7 0, L_0000000001160370;  1 drivers
v0000000000949890_0 .net "d1", 7 0, L_000000000115fb50;  1 drivers
v000000000094a1f0_0 .net "d2", 7 0, L_000000000115fc90;  1 drivers
v00000000009497f0_0 .net "d3", 7 0, L_000000000115f330;  1 drivers
v0000000000949e30_0 .net "s", 1 0, L_000000000115fd30;  1 drivers
v0000000000949cf0_0 .net "y", 7 0, L_00000000011605f0;  alias, 1 drivers
L_00000000011063d0 .part L_000000000115fd30, 1, 1;
L_0000000001106470 .part L_000000000115fd30, 0, 1;
L_000000000115f1f0 .functor MUXZ 8, L_000000000115fc90, L_000000000115f330, L_0000000001106470, C4<>;
L_00000000011616d0 .part L_000000000115fd30, 0, 1;
L_0000000001160eb0 .functor MUXZ 8, L_0000000001160370, L_000000000115fb50, L_00000000011616d0, C4<>;
L_00000000011605f0 .functor MUXZ 8, L_0000000001160eb0, L_000000000115f1f0, L_00000000011063d0, C4<>;
S_000000000089c200 .scope module, "pcadd1" "adder" 10 65, 14 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000000000913310 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0000000000949110_0 .net "a", 31 0, v0000000000949bb0_0;  alias, 1 drivers
L_0000000001107120 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000949b10_0 .net "b", 31 0, L_0000000001107120;  1 drivers
v000000000094af10_0 .net "y", 31 0, L_0000000001106010;  alias, 1 drivers
L_0000000001106010 .arith/sum 32, v0000000000949bb0_0, L_0000000001107120;
S_00000000008c6340 .scope module, "pcadd2" "adder" 10 70, 14 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000000000913b10 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v000000000094a470_0 .net "a", 31 0, L_0000000001106010;  alias, 1 drivers
L_0000000001107168 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000949a70_0 .net "b", 31 0, L_0000000001107168;  1 drivers
v0000000000949d90_0 .net "y", 31 0, L_0000000001106dd0;  alias, 1 drivers
L_0000000001106dd0 .arith/sum 32, L_0000000001106010, L_0000000001107168;
S_00000000008c64d0 .scope module, "pcmux" "mux2" 10 53, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000913690 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000094a150_0 .net "d0", 31 0, L_0000000001106010;  alias, 1 drivers
v0000000000949930_0 .net "d1", 31 0, L_0000000001160690;  alias, 1 drivers
v000000000094a650_0 .net "s", 0 0, L_0000000000909cc0;  alias, 1 drivers
v000000000094a6f0_0 .net "y", 31 0, L_0000000001106bf0;  alias, 1 drivers
L_0000000001106bf0 .functor MUXZ 32, L_0000000001106010, L_0000000001160690, L_0000000000909cc0, C4<>;
S_00000000011000e0 .scope module, "pcreg" "flopr" 10 59, 16 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000000913e90 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v000000000094a290_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v000000000094add0_0 .net "d", 31 0, L_0000000001106bf0;  alias, 1 drivers
v0000000000949bb0_0 .var "q", 31 0;
v0000000000949c50_0 .net "reset", 0 0, v0000000001105890_0;  alias, 1 drivers
S_0000000001100590 .scope module, "prevmux" "mux2" 10 100, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000913410 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0000000000949250_0 .net "d0", 31 0, v0000000000947ba0_0;  alias, 1 drivers
v0000000000949ed0_0 .net "d1", 31 0, L_0000000001163150;  alias, 1 drivers
v00000000009492f0_0 .net "s", 0 0, L_0000000001106510;  alias, 1 drivers
v000000000094a0b0_0 .net "y", 31 0, L_0000000001106330;  alias, 1 drivers
L_0000000001106330 .functor MUXZ 32, v0000000000947ba0_0, L_0000000001163150, L_0000000001106510, C4<>;
S_0000000001100a40 .scope module, "ra1mux" "mux2" 10 75, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000000000914150 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000094a330_0 .net "d0", 3 0, L_00000000011056b0;  1 drivers
L_00000000011071b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000094a790_0 .net "d1", 3 0, L_00000000011071b0;  1 drivers
v000000000094a3d0_0 .net "s", 0 0, L_0000000001106f10;  1 drivers
v000000000094a830_0 .net "y", 3 0, L_0000000001105cf0;  alias, 1 drivers
L_0000000001105cf0 .functor MUXZ 4, L_00000000011056b0, L_00000000011071b0, L_0000000001106f10, C4<>;
S_00000000011008b0 .scope module, "ra2mux" "mux2" 10 83, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000000000913950 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v000000000094a510_0 .net "d0", 3 0, L_0000000001106fb0;  1 drivers
v000000000094bf80_0 .net "d1", 3 0, L_00000000011051b0;  1 drivers
v000000000094b6c0_0 .net "s", 0 0, L_00000000011061f0;  1 drivers
v000000000094c2a0_0 .net "y", 3 0, L_0000000001105ed0;  alias, 1 drivers
L_0000000001105ed0 .functor MUXZ 4, L_0000000001106fb0, L_00000000011051b0, L_00000000011061f0, C4<>;
S_0000000001100270 .scope module, "resmux" "mux2" 10 117, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000009138d0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000094bda0_0 .net "d0", 31 0, L_0000000001106330;  alias, 1 drivers
v000000000094b440_0 .net "d1", 31 0, L_000000000115f3d0;  1 drivers
v000000000094bbc0_0 .net "s", 0 0, L_0000000001106830;  alias, 1 drivers
v000000000094b1c0_0 .net "y", 31 0, L_0000000001160690;  alias, 1 drivers
L_0000000001160690 .functor MUXZ 32, L_0000000001106330, L_000000000115f3d0, L_0000000001106830, C4<>;
S_0000000001100ef0 .scope module, "rf" "regfile" 10 89, 17 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_00000000011071f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000094b300_0 .net/2u *"_ivl_0", 3 0, L_00000000011071f8;  1 drivers
L_0000000001107288 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000000000094c520_0 .net/2u *"_ivl_12", 3 0, L_0000000001107288;  1 drivers
v000000000094b3a0_0 .net *"_ivl_14", 0 0, L_0000000001106c90;  1 drivers
v000000000094c8e0_0 .net *"_ivl_16", 31 0, L_0000000001106650;  1 drivers
v000000000094ca20_0 .net *"_ivl_18", 5 0, L_0000000001105e30;  1 drivers
v000000000094c020_0 .net *"_ivl_2", 0 0, L_0000000001105a70;  1 drivers
L_00000000011072d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000094c160_0 .net *"_ivl_21", 1 0, L_00000000011072d0;  1 drivers
v000000000094be40_0 .net *"_ivl_4", 31 0, L_00000000011052f0;  1 drivers
v000000000094b8a0_0 .net *"_ivl_6", 5 0, L_00000000011057f0;  1 drivers
L_0000000001107240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000094c200_0 .net *"_ivl_9", 1 0, L_0000000001107240;  1 drivers
v000000000094c0c0_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v000000000094b940_0 .net "r15", 31 0, L_0000000001106dd0;  alias, 1 drivers
v000000000094cb60_0 .net "ra1", 3 0, L_0000000001105cf0;  alias, 1 drivers
v000000000094b4e0_0 .net "ra2", 3 0, L_0000000001105ed0;  alias, 1 drivers
v000000000094bd00_0 .net "rd1", 31 0, L_0000000001105d90;  alias, 1 drivers
v000000000094cc00_0 .net "rd2", 31 0, L_0000000001105f70;  alias, 1 drivers
v000000000094b9e0 .array "rf", 0 14, 31 0;
v000000000094cca0_0 .net "wa3", 3 0, L_0000000001106290;  1 drivers
v000000000094b800_0 .net "wd3", 31 0, L_0000000001160690;  alias, 1 drivers
v000000000094c340_0 .net "we3", 0 0, L_0000000000909be0;  alias, 1 drivers
E_0000000000913810 .event posedge, v000000000091b2e0_0;
L_0000000001105a70 .cmp/eq 4, L_0000000001105cf0, L_00000000011071f8;
L_00000000011052f0 .array/port v000000000094b9e0, L_00000000011057f0;
L_00000000011057f0 .concat [ 4 2 0 0], L_0000000001105cf0, L_0000000001107240;
L_0000000001105d90 .functor MUXZ 32, L_00000000011052f0, L_0000000001106dd0, L_0000000001105a70, C4<>;
L_0000000001106c90 .cmp/eq 4, L_0000000001105ed0, L_0000000001107288;
L_0000000001106650 .array/port v000000000094b9e0, L_0000000001105e30;
L_0000000001105e30 .concat [ 4 2 0 0], L_0000000001105ed0, L_00000000011072d0;
L_0000000001105f70 .functor MUXZ 32, L_0000000001106650, L_0000000001106dd0, L_0000000001106c90, C4<>;
S_0000000001100d60 .scope module, "srcbmux" "mux2" 10 130, 15 1 0, S_00000000008b7760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000000913650 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v000000000094b620_0 .net "d0", 31 0, L_0000000001105f70;  alias, 1 drivers
v000000000094b260_0 .net "d1", 31 0, v0000000000949430_0;  alias, 1 drivers
v000000000094b760_0 .net "s", 0 0, L_00000000011066f0;  alias, 1 drivers
v000000000094ba80_0 .net "y", 31 0, L_0000000001161310;  alias, 1 drivers
L_0000000001161310 .functor MUXZ 32, L_0000000001105f70, v0000000000949430_0, L_00000000011066f0, C4<>;
S_0000000001100400 .scope module, "dmem" "dmem" 3 33, 18 1 0, S_00000000008de7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000001163150 .functor BUFZ 32, L_0000000001161630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001104e60 .array "RAM", 0 63, 31 0;
v0000000001103880_0 .net *"_ivl_0", 31 0, L_0000000001161630;  1 drivers
v00000000011045a0_0 .net *"_ivl_3", 29 0, L_0000000001160230;  1 drivers
v0000000001103a60_0 .net "a", 31 0, v0000000000947ba0_0;  alias, 1 drivers
v0000000001104f00_0 .net "clk", 0 0, v0000000001106150_0;  alias, 1 drivers
v0000000001103920_0 .net "rd", 31 0, L_0000000001163150;  alias, 1 drivers
v00000000011048c0_0 .net "wd", 31 0, L_0000000001105f70;  alias, 1 drivers
v0000000001103ba0_0 .net "we", 0 0, L_0000000000909c50;  alias, 1 drivers
L_0000000001161630 .array/port v0000000001104e60, L_0000000001160230;
L_0000000001160230 .part v0000000000947ba0_0, 2, 30;
S_0000000001100bd0 .scope module, "imem" "imem" 3 29, 19 1 0, S_00000000008de7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000001163620 .functor BUFZ 32, L_000000000115f470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001103c40 .array "RAM", 0 63, 31 0;
v0000000001104640_0 .net *"_ivl_0", 31 0, L_000000000115f470;  1 drivers
v0000000001103100_0 .net *"_ivl_3", 29 0, L_00000000011600f0;  1 drivers
v0000000001103ce0_0 .net "a", 31 0, v0000000000949bb0_0;  alias, 1 drivers
v0000000001103d80_0 .net "rd", 31 0, L_0000000001163620;  alias, 1 drivers
L_000000000115f470 .array/port v0000000001103c40, L_00000000011600f0;
L_00000000011600f0 .part v0000000000949bb0_0, 2, 30;
    .scope S_00000000008b9de0;
T_0 ;
    %wait E_0000000000913b50;
    %load/vec4 v000000000091c820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v0000000000948d20_0, 0, 11;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008b9de0;
T_1 ;
    %wait E_0000000000913d90;
    %load/vec4 v000000000091cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000091c280_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000091c1e0_0, 4, 1;
    %load/vec4 v000000000091c280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000091c140_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091c140_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000091c1e0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000091c140_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000091c1e0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008b9c50;
T_2 ;
    %wait E_0000000000912bd0;
    %load/vec4 v000000000091b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000091cbe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000091b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000091d040_0;
    %assign/vec4 v000000000091cbe0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008b9ac0;
T_3 ;
    %wait E_0000000000912bd0;
    %load/vec4 v000000000091b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000091cdc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000091b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000091bec0_0;
    %assign/vec4 v000000000091cdc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008c12c0;
T_4 ;
    %wait E_00000000009127d0;
    %load/vec4 v000000000091c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v000000000091c960_0;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v000000000091c960_0;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v000000000091c0a0_0;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v000000000091c0a0_0;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v000000000091b6a0_0;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v000000000091b6a0_0;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v000000000091caa0_0;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v000000000091caa0_0;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v000000000091c0a0_0;
    %load/vec4 v000000000091c960_0;
    %inv;
    %and;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v000000000091c0a0_0;
    %load/vec4 v000000000091c960_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v000000000091c500_0;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v000000000091c500_0;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v000000000091c960_0;
    %inv;
    %load/vec4 v000000000091c500_0;
    %and;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v000000000091c960_0;
    %inv;
    %load/vec4 v000000000091c500_0;
    %and;
    %inv;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091cb40_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000011000e0;
T_5 ;
    %wait E_0000000000912bd0;
    %load/vec4 v0000000000949c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000949bb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000094add0_0;
    %assign/vec4 v0000000000949bb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001100ef0;
T_6 ;
    %wait E_0000000000913810;
    %load/vec4 v000000000094c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000094b800_0;
    %load/vec4 v000000000094cca0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000094b9e0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000089bee0;
T_7 ;
    %wait E_0000000000913f50;
    %load/vec4 v00000000009496b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000949430_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000000000094ae70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000949430_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000000000094ae70_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000949430_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000094ae70_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000000000094ae70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000949430_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008be5c0;
T_8 ;
    %wait E_0000000000914110;
    %load/vec4 v0000000000948460_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000000000949570_0;
    %pad/u 32;
    %store/vec4 v0000000000947ba0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000000009494d0_0;
    %load/vec4 v000000000094aa10_0;
    %and;
    %store/vec4 v0000000000947ba0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000000009494d0_0;
    %load/vec4 v000000000094aa10_0;
    %or;
    %store/vec4 v0000000000947ba0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v00000000009494d0_0;
    %load/vec4 v000000000094aa10_0;
    %xor;
    %store/vec4 v0000000000947ba0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001100bd0;
T_9 ;
    %vpi_call 19 8 "$readmemh", "memfile2.dat", v0000000001103c40 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001100400;
T_10 ;
    %wait E_0000000000913810;
    %load/vec4 v0000000001103ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000011048c0_0;
    %load/vec4 v0000000001103a60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001104e60, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000894420;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001105890_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001105890_0, 0;
    %end;
    .thread T_11;
    .scope S_0000000000894420;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001106150_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001106150_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000894420;
T_13 ;
    %wait E_0000000000913010;
    %load/vec4 v0000000001104780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000011046e0_0;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000001105430_0;
    %pushi/vec4 254, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 32 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000894420;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "arm.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\arm_tb2.v";
    "./top.v";
    "./arm.v";
    "./control_unit.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./additional_hw.v";
    "./mux4.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./data_mem.v";
    "./instruction_mem.v";
