{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456956221395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456956221395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 15:03:41 2016 " "Processing started: Wed Mar 02 15:03:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456956221395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1456956221395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialtoSpi -c SerialtoSpi --analyze_file=\"C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialtoSpi -c SerialtoSpi --analyze_file=\"C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1456956221395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1456956221652 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting an identifier (\"wire\" is a reserved keyword ) uart.v(4) " "Verilog HDL syntax error at uart.v(4) near text: \"wire\";  expecting an identifier (\"wire\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/uart.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1456956230795 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UART uart.v(1) " "Ignored design unit \"UART\" at uart.v(1) due to previous errors" {  } { { "uart.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/uart.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1456956230795 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456956230797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 02 15:03:50 2016 " "Processing ended: Wed Mar 02 15:03:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456956230797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456956230797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456956230797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1456956230797 ""}
