Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/gpgpu-sim-builds/gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/debug:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/release::/usr/lib/x86_64-linux-gnu/slurm-wlm/:/usr/lib/x86_64-linux-gnu/slurm-wlm/
doing: cd /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_CURRENT_TEST_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/b+tree-rodinia-3.1/file___data_mil_txt_command___data_command_txt/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/home/htran197/anaconda3/envs/python2/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/home/htran197/.vscode-server/bin/1ad8d514439d5077d2b0b7ee64d2ce82a9308e5a/bin/remote-cli:/home/htran197/anaconda3/condabin:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/local/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/htran197/accel-sim-framework/gpu-simulator/../util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1 file ./data/mil.txt command ./data/command.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       6 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
6455ae8cb4afd098cea5c47da96c59aa  /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
Extracting PTX file and ptxas options    1: b+tree-rodinia-3.1.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    2: b+tree-rodinia-3.2.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    3: b+tree-rodinia-3.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: b+tree-rodinia-3.4.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    5: b+tree-rodinia-3.5.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    6: b+tree-rodinia-3.6.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    7: b+tree-rodinia-3.7.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    8: b+tree-rodinia-3.8.sm_75.ptx -arch=sm_75
Extracting PTX file and ptxas options    9: b+tree-rodinia-3.9.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   10: b+tree-rodinia-3.10.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options   11: b+tree-rodinia-3.11.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options   12: b+tree-rodinia-3.12.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
Running md5sum using "md5sum /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1 "
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
Extracting specific PTX file named b+tree-rodinia-3.1.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.2.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.3.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.4.sm_75.ptx 
Extracting specific PTX file named b+tree-rodinia-3.5.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.6.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.7.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.8.sm_75.ptx 
Extracting specific PTX file named b+tree-rodinia-3.9.sm_60.ptx 
Extracting specific PTX file named b+tree-rodinia-3.10.sm_62.ptx 
Extracting specific PTX file named b+tree-rodinia-3.11.sm_70.ptx 
Extracting specific PTX file named b+tree-rodinia-3.12.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction findK : hostFun 0x0x55c5dc72b180, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.5.sm_60.ptx
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.5.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.2.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.2.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.6.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.6.sm_62.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.11.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.11.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.7.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.7.sm_70.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.12.sm_75.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.12.sm_75.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.1.sm_60.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: Parsing b+tree-rodinia-3.8.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd124 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd125 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd126 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd127 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd128 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd129 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd130 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd131 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd132 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd133 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd134 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd135 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd136 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd137 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd138 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd139 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd140 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd141 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd142 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd143 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd144 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd145 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd146 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd147 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd148 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd149 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd150 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd151 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd152 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd153 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd154 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd155 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd156 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd157 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd158 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd159 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd160 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd161 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd162 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd163 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd164 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd165 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd166 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd167 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd168 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd169 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd170 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd171 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd172 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd173 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd174 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd175 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd176 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd177 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd178 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd179 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd180 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd181 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd182 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd183 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd184 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd185 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd186 was declared previous at b+tree-rodinia-3.5.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function 'findRangeK'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file b+tree-rodinia-3.8.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.1.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.5.sm_60.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.2.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.6.sm_62.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.11.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.3.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.7.sm_70.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=32, lmem=0, smem=0, cmem=440
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.12.sm_75.ptx
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.4.sm_75.ptx
GPGPU-Sim PTX: Kernel 'findK' : regs=26, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Loading PTXInfo from b+tree-rodinia-3.8.sm_75.ptx
GPGPU-Sim PTX: Kernel 'findRangeK' : regs=22, lmem=0, smem=0, cmem=440
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction findRangeK : hostFun 0x0x55c5dc72bbb0, fat_cubin_handle = 2
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/b+tree-rodinia-3.1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
WG size of kernel 1 & 2  = 256 
Selecting device 0
Input File: ./data/mil.txt 
Command File: ./data/command.txt 
Command Buffer: 
j 6000 3000
k 10000


Getting input from file ./data/mil.txt...
Transforming data to a GPU suitable structure...
Tree transformation took 0.416182
Waiting for command
> 
******command: j count=6000, rSize=6000 
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 6000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47c80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47c88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5dc72bbb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findRangeK'...
GPGPU-Sim PTX: Finding dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findRangeK'...
GPGPU-Sim PTX: Finding postdominators for 'findRangeK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findRangeK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findRangeK'...
GPGPU-Sim PTX: reconvergence points for findRangeK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4890 (b+tree-rodinia-3.8.sm_75.ptx:69) @%p8 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (b+tree-rodinia-3.8.sm_75.ptx:524) cvta.to.global.u64 %rd168, %rd54;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x48f0 (b+tree-rodinia-3.8.sm_75.ptx:82) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d90 (b+tree-rodinia-3.8.sm_75.ptx:286) setp.lt.u64%p30, %rd50, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4900 (b+tree-rodinia-3.8.sm_75.ptx:85) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c08 (b+tree-rodinia-3.8.sm_75.ptx:221) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4908 (b+tree-rodinia-3.8.sm_75.ptx:86) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (b+tree-rodinia-3.8.sm_75.ptx:98) setp.eq.s64%p11, %rd71, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4918 (b+tree-rodinia-3.8.sm_75.ptx:90) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c08 (b+tree-rodinia-3.8.sm_75.ptx:221) setp.gt.s32%p24, %r95, %r94;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4930 (b+tree-rodinia-3.8.sm_75.ptx:95) bra.uni BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d90 (b+tree-rodinia-3.8.sm_75.ptx:286) setp.lt.u64%p30, %rd50, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4940 (b+tree-rodinia-3.8.sm_75.ptx:99) @%p11 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a98 (b+tree-rodinia-3.8.sm_75.ptx:159) setp.gt.s32%p18, %r95, %r94;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4950 (b+tree-rodinia-3.8.sm_75.ptx:102) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (b+tree-rodinia-3.8.sm_75.ptx:115) ld.global.u64 %rd75, [%rd8];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4968 (b+tree-rodinia-3.8.sm_75.ptx:106) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (b+tree-rodinia-3.8.sm_75.ptx:115) ld.global.u64 %rd75, [%rd8];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4980 (b+tree-rodinia-3.8.sm_75.ptx:110) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (b+tree-rodinia-3.8.sm_75.ptx:115) ld.global.u64 %rd75, [%rd8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x49d8 (b+tree-rodinia-3.8.sm_75.ptx:124) @%p15 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a18 (b+tree-rodinia-3.8.sm_75.ptx:137) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x49f0 (b+tree-rodinia-3.8.sm_75.ptx:128) @%p16 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a18 (b+tree-rodinia-3.8.sm_75.ptx:137) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4a08 (b+tree-rodinia-3.8.sm_75.ptx:132) @%p17 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a18 (b+tree-rodinia-3.8.sm_75.ptx:137) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a28 (b+tree-rodinia-3.8.sm_75.ptx:139) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a58 (b+tree-rodinia-3.8.sm_75.ptx:149) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4a30 (b+tree-rodinia-3.8.sm_75.ptx:140) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (b+tree-rodinia-3.8.sm_75.ptx:143) ld.global.u64 %rd80, [%rd10];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4aa0 (b+tree-rodinia-3.8.sm_75.ptx:160) @%p18 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (b+tree-rodinia-3.8.sm_75.ptx:178) ld.global.u64 %rd90, [%rd8];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4ae0 (b+tree-rodinia-3.8.sm_75.ptx:169) @%p19 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (b+tree-rodinia-3.8.sm_75.ptx:178) ld.global.u64 %rd90, [%rd8];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4af8 (b+tree-rodinia-3.8.sm_75.ptx:173) @%p20 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (b+tree-rodinia-3.8.sm_75.ptx:178) ld.global.u64 %rd90, [%rd8];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4b50 (b+tree-rodinia-3.8.sm_75.ptx:187) @%p21 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b90 (b+tree-rodinia-3.8.sm_75.ptx:200) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4b68 (b+tree-rodinia-3.8.sm_75.ptx:191) @%p22 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b90 (b+tree-rodinia-3.8.sm_75.ptx:200) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4b80 (b+tree-rodinia-3.8.sm_75.ptx:195) @%p23 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b90 (b+tree-rodinia-3.8.sm_75.ptx:200) setp.eq.s32%p2, %r1, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4ba0 (b+tree-rodinia-3.8.sm_75.ptx:202) @!%p2 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bd0 (b+tree-rodinia-3.8.sm_75.ptx:212) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4ba8 (b+tree-rodinia-3.8.sm_75.ptx:203) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb0 (b+tree-rodinia-3.8.sm_75.ptx:206) ld.global.u64 %rd95, [%rd10];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4c10 (b+tree-rodinia-3.8.sm_75.ptx:222) @%p24 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c78 (b+tree-rodinia-3.8.sm_75.ptx:240) ld.global.u64 %rd105, [%rd8];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4c50 (b+tree-rodinia-3.8.sm_75.ptx:231) @%p25 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c78 (b+tree-rodinia-3.8.sm_75.ptx:240) ld.global.u64 %rd105, [%rd8];
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4c68 (b+tree-rodinia-3.8.sm_75.ptx:235) @%p26 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c78 (b+tree-rodinia-3.8.sm_75.ptx:240) ld.global.u64 %rd105, [%rd8];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4cc0 (b+tree-rodinia-3.8.sm_75.ptx:249) @%p27 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d00 (b+tree-rodinia-3.8.sm_75.ptx:262) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4cd8 (b+tree-rodinia-3.8.sm_75.ptx:253) @%p28 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d00 (b+tree-rodinia-3.8.sm_75.ptx:262) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4cf0 (b+tree-rodinia-3.8.sm_75.ptx:257) @%p29 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d00 (b+tree-rodinia-3.8.sm_75.ptx:262) setp.eq.s32%p3, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4d10 (b+tree-rodinia-3.8.sm_75.ptx:264) @!%p3 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (b+tree-rodinia-3.8.sm_75.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4d18 (b+tree-rodinia-3.8.sm_75.ptx:265) bra.uni BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (b+tree-rodinia-3.8.sm_75.ptx:268) ld.global.u64 %rd110, [%rd10];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x4d98 (b+tree-rodinia-3.8.sm_75.ptx:287) @%p30 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (b+tree-rodinia-3.8.sm_75.ptx:524) cvta.to.global.u64 %rd168, %rd54;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x4da0 (b+tree-rodinia-3.8.sm_75.ptx:288) bra.uni BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dc0 (b+tree-rodinia-3.8.sm_75.ptx:296) setp.gt.s32%p31, %r95, %r94;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x4db8 (b+tree-rodinia-3.8.sm_75.ptx:293) bra.uni BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (b+tree-rodinia-3.8.sm_75.ptx:524) cvta.to.global.u64 %rd168, %rd54;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x4dc8 (b+tree-rodinia-3.8.sm_75.ptx:297) @%p31 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e30 (b+tree-rodinia-3.8.sm_75.ptx:315) ld.global.u64 %rd120, [%rd8];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x4e08 (b+tree-rodinia-3.8.sm_75.ptx:306) @%p32 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e30 (b+tree-rodinia-3.8.sm_75.ptx:315) ld.global.u64 %rd120, [%rd8];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x4e20 (b+tree-rodinia-3.8.sm_75.ptx:310) @%p33 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e30 (b+tree-rodinia-3.8.sm_75.ptx:315) ld.global.u64 %rd120, [%rd8];
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x4e78 (b+tree-rodinia-3.8.sm_75.ptx:324) @%p34 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb8 (b+tree-rodinia-3.8.sm_75.ptx:337) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x4e90 (b+tree-rodinia-3.8.sm_75.ptx:328) @%p35 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb8 (b+tree-rodinia-3.8.sm_75.ptx:337) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x4ea8 (b+tree-rodinia-3.8.sm_75.ptx:332) @%p36 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb8 (b+tree-rodinia-3.8.sm_75.ptx:337) setp.eq.s32%p4, %r1, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x4ec8 (b+tree-rodinia-3.8.sm_75.ptx:339) @!%p4 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef8 (b+tree-rodinia-3.8.sm_75.ptx:349) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x4ed0 (b+tree-rodinia-3.8.sm_75.ptx:340) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ed8 (b+tree-rodinia-3.8.sm_75.ptx:343) ld.global.u64 %rd125, [%rd10];
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x4f40 (b+tree-rodinia-3.8.sm_75.ptx:358) @%p37 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f80 (b+tree-rodinia-3.8.sm_75.ptx:371) ld.global.u64 %rd132, [%rd8];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x4f58 (b+tree-rodinia-3.8.sm_75.ptx:362) @%p38 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f80 (b+tree-rodinia-3.8.sm_75.ptx:371) ld.global.u64 %rd132, [%rd8];
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x4f70 (b+tree-rodinia-3.8.sm_75.ptx:366) @%p39 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f80 (b+tree-rodinia-3.8.sm_75.ptx:371) ld.global.u64 %rd132, [%rd8];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x4fc0 (b+tree-rodinia-3.8.sm_75.ptx:379) @%p40 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (b+tree-rodinia-3.8.sm_75.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x4fd8 (b+tree-rodinia-3.8.sm_75.ptx:383) @%p41 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (b+tree-rodinia-3.8.sm_75.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x4ff0 (b+tree-rodinia-3.8.sm_75.ptx:387) @%p42 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5000 (b+tree-rodinia-3.8.sm_75.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x5008 (b+tree-rodinia-3.8.sm_75.ptx:393) @!%p4 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5038 (b+tree-rodinia-3.8.sm_75.ptx:403) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x5010 (b+tree-rodinia-3.8.sm_75.ptx:394) bra.uni BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (b+tree-rodinia-3.8.sm_75.ptx:397) ld.global.u64 %rd137, [%rd10];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x5080 (b+tree-rodinia-3.8.sm_75.ptx:412) @%p43 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c0 (b+tree-rodinia-3.8.sm_75.ptx:425) ld.global.u64 %rd144, [%rd8];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x5098 (b+tree-rodinia-3.8.sm_75.ptx:416) @%p44 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c0 (b+tree-rodinia-3.8.sm_75.ptx:425) ld.global.u64 %rd144, [%rd8];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x50b0 (b+tree-rodinia-3.8.sm_75.ptx:420) @%p45 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c0 (b+tree-rodinia-3.8.sm_75.ptx:425) ld.global.u64 %rd144, [%rd8];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x5100 (b+tree-rodinia-3.8.sm_75.ptx:433) @%p46 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5140 (b+tree-rodinia-3.8.sm_75.ptx:446) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x5118 (b+tree-rodinia-3.8.sm_75.ptx:437) @%p47 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5140 (b+tree-rodinia-3.8.sm_75.ptx:446) bar.sync 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x5130 (b+tree-rodinia-3.8.sm_75.ptx:441) @%p48 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5140 (b+tree-rodinia-3.8.sm_75.ptx:446) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x5148 (b+tree-rodinia-3.8.sm_75.ptx:447) @!%p4 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5178 (b+tree-rodinia-3.8.sm_75.ptx:457) bar.sync 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x5150 (b+tree-rodinia-3.8.sm_75.ptx:448) bra.uni BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5158 (b+tree-rodinia-3.8.sm_75.ptx:451) ld.global.u64 %rd149, [%rd10];
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x51c0 (b+tree-rodinia-3.8.sm_75.ptx:466) @%p49 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (b+tree-rodinia-3.8.sm_75.ptx:479) ld.global.u64 %rd156, [%rd8];
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x51d8 (b+tree-rodinia-3.8.sm_75.ptx:470) @%p50 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (b+tree-rodinia-3.8.sm_75.ptx:479) ld.global.u64 %rd156, [%rd8];
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x51f0 (b+tree-rodinia-3.8.sm_75.ptx:474) @%p51 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5200 (b+tree-rodinia-3.8.sm_75.ptx:479) ld.global.u64 %rd156, [%rd8];
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x5240 (b+tree-rodinia-3.8.sm_75.ptx:487) @%p52 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5280 (b+tree-rodinia-3.8.sm_75.ptx:500) bar.sync 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x5258 (b+tree-rodinia-3.8.sm_75.ptx:491) @%p53 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5280 (b+tree-rodinia-3.8.sm_75.ptx:500) bar.sync 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x5270 (b+tree-rodinia-3.8.sm_75.ptx:495) @%p54 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5280 (b+tree-rodinia-3.8.sm_75.ptx:500) bar.sync 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x5288 (b+tree-rodinia-3.8.sm_75.ptx:501) @!%p4 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b8 (b+tree-rodinia-3.8.sm_75.ptx:511) bar.sync 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x5290 (b+tree-rodinia-3.8.sm_75.ptx:502) bra.uni BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5298 (b+tree-rodinia-3.8.sm_75.ptx:505) ld.global.u64 %rd161, [%rd10];
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x5308 (b+tree-rodinia-3.8.sm_75.ptx:521) @%p55 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (b+tree-rodinia-3.8.sm_75.ptx:524) cvta.to.global.u64 %rd168, %rd54;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x5330 (b+tree-rodinia-3.8.sm_75.ptx:528) @%p56 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5368 (b+tree-rodinia-3.8.sm_75.ptx:538) bar.sync 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x53b8 (b+tree-rodinia-3.8.sm_75.ptx:548) @%p57 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (b+tree-rodinia-3.8.sm_75.ptx:559) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findRangeK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findRangeK'.
GPGPU-Sim PTX: pushing kernel 'findRangeK' to stream 0, gridDim= (6000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 'findRangeK'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 'findRangeK'
Destroy streams for kernel 1: size 0
kernel_name = findRangeK 
kernel_launch_uid = 1 
gpu_sim_cycle = 753300
gpu_sim_insn = 188118912
gpu_ipc =     249.7264
gpu_tot_sim_cycle = 753300
gpu_tot_sim_insn = 188118912
gpu_tot_ipc =     249.7264
gpu_tot_issued_cta = 6000
gpu_occupancy = 90.5465% 
gpu_tot_occupancy = 90.5465% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0610
partiton_level_parallism_total  =       3.0610
partiton_level_parallism_util =       3.1777
partiton_level_parallism_util_total  =       3.1777
L2_BW  =     138.7997 GB/Sec
L2_BW_total  =     138.7997 GB/Sec
gpu_total_sim_rate=103875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 6000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
21545, 18927, 17186, 16841, 15663, 15661, 15652, 15666, 21497, 18785, 17291, 16764, 15718, 15663, 15673, 15670, 21267, 19117, 17328, 16883, 15667, 15649, 15662, 15649, 21473, 18998, 17185, 16918, 15645, 15648, 15662, 15657, 21446, 18495, 17112, 16645, 15545, 15524, 15533, 15530, 21635, 18869, 17040, 16836, 15673, 15661, 15658, 15662, 21440, 18921, 17190, 16805, 15688, 15655, 15682, 15654, 21573, 18899, 17214, 16877, 15675, 15678, 15675, 15678, 
gpgpu_n_tot_thrd_icount = 188118912
gpgpu_n_tot_w_icount = 6352984
gpgpu_n_stall_shd_mem = 1267921
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2245879
gpgpu_n_mem_write_global = 60000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28868286
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16896000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1267921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2589254	W0_Idle:50576	W0_Scoreboard:9184175	W1:237905	W2:3848	W3:4674	W4:4168	W5:4303	W6:4123	W7:4454	W8:4251	W9:4314	W10:4496	W11:4160	W12:3935	W13:3998	W14:4410	W15:4307	W16:4355	W17:3982	W18:4377	W19:4218	W20:4349	W21:4116	W22:4166	W23:4242	W24:4186	W25:4214	W26:3893	W27:3966	W28:4326	W29:4616	W30:3344	W31:3199	W32:5990089
single_issue_nums: WS0:1565376	WS1:1484005	WS2:1433071	WS3:1416802	
dual_issue_nums: WS0:73342	WS1:58062	WS2:48115	WS3:47346	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17967032 {8:2245879,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2400000 {40:60000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 89835160 {40:2245879,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 480000 {8:60000,}
maxmflatency = 563 
max_icnt2mem_latency = 172 
maxmrqlatency = 88 
max_icnt2sh_latency = 272 
averagemflatency = 179 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 18 
mrq_lat_table:135215 	7351 	12933 	35955 	112629 	2995 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1920204 	385643 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	602159 	888135 	544343 	234357 	35790 	1095 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	815807 	762219 	362164 	248522 	104875 	12231 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1495 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        49        17        20        29        24        13        13        13        12        20        16        15        12        12        12 
dram[1]:        25        19        26        17        16        13         9        16        12        16        15        11        12        16        12        13 
dram[2]:        12        12        14        25        15        12        16        12        12        12        13        15        12        12        13        12 
dram[3]:        19        21        25        21        12        21        14        12        12        12        12        12        12        12        12        13 
dram[4]:        44        24        22        24        14        24        12        12        12        12        18        16        15        11        12        12 
dram[5]:        26        29        16        31        19        12        17        12        13        19         9        12        12        12        12         9 
dram[6]:        15        28        14        21        13        20        12        12        12        12        13        12        13        12        12        11 
dram[7]:        29        18        21        19        14        16        12        12        12        12        13        12        13        12        13        15 
dram[8]:        32        24        21        17        22        21        14        16        12        12        10        16        12         9        12        12 
dram[9]:        44        22        11        26        12        14        12        17        12        12         9        12        16        12        12        12 
dram[10]:        31        30        21        17        30        16        12        15        12        12        12        12        11        16         9        13 
dram[11]:        13        22        30        13        12        14        12        16        13        12        15        12        13        16        12        15 
maximum service time to same row:
dram[0]:     10147     10346     10492     14020     10547     12337     16231      9811     10905     11857     12435     13186     10168     13293     12260     10019 
dram[1]:     12023     10553     14155     14484     11289     10971     10631     16267     12937     13770     12028     17668     11710     10279     16856     13864 
dram[2]:     13585     13640     10661     11110     10521      9710     14587     12678     10807     13342     13207     13948     16204     10318     14496     10937 
dram[3]:     10087     12545     12237     10820     10099     11855     12764     11967     15110     12888      9799     11534     10709      9868     16032     11404 
dram[4]:     10825     11081     11121     12112      9734     14140     12367      9814     16219     16960     17511     11863     13263     11522     10571     11421 
dram[5]:     12338      9787     12700     12973     10108     11839     14054     11913     13509     10651      9751     11446     15652     11438     11910     11186 
dram[6]:     14380     10807     13070     10746     13230     12256     12848     12714      9670     12231     10841     16690     14874     12203     11020     11527 
dram[7]:     11653     11296     11895     11934     16006     10655     14573     10963     11886     11276     12050     11428     11044     10812     13052     13659 
dram[8]:     12180     10001     16572     10224     12384     12350     10814     11667     12292     10222     13986     12051     14916     16162      9802     16306 
dram[9]:     11008     13774     12007     13416     10298     11186     11123     10902     15576     14585     13457     18588     13880     16542     13922      9819 
dram[10]:     12738     11374      9912     10829     12786     12256     10846     12431      9664     12502     12129      9759     14848     15993     11251     11441 
dram[11]:     10640     17399     15273     12553     13854     14294     10538     12608     14202     11979     12897     12618     11840     11132     16029     11897 
average row accesses per activate:
dram[0]:  4.093240  3.833724  3.943396  3.869452  3.888021  3.808901  3.871359  3.651709  3.758105  3.915119  3.727483  3.882353  4.138498  3.981627  3.876712  3.818859 
dram[1]:  3.610278  3.662069  3.801402  3.900524  3.746412  3.900000  3.798942  3.744361  3.808458  3.926650  3.856482  3.710280  3.968820  3.966292  3.744132  4.040189 
dram[2]:  3.779221  3.584541  3.862233  3.832536  3.811138  3.780362  3.763547  3.753986  3.878935  3.879808  3.962162  4.051724  3.629902  3.772512  3.850117  3.957500 
dram[3]:  3.860911  3.803241  4.299270  4.239709  3.889163  3.980488  3.826790  3.723716  3.958637  3.728205  3.849099  3.867299  3.748826  3.777070  3.882494  3.878661 
dram[4]:  3.610984  3.636752  3.831435  4.094787  4.061662  3.813158  3.866667  4.076389  3.722222  3.816471  3.850374  3.871520  3.786925  3.772152  4.007160  3.712121 
dram[5]:  3.727069  3.936034  3.951456  3.860465  3.987437  3.973621  3.882096  3.659794  4.060533  3.859524  3.760920  3.968974  3.947115  3.773723  3.916279  3.671946 
dram[6]:  3.868664  3.885781  3.799472  3.822430  4.014670  3.765464  3.688524  3.954869  3.639024  3.684492  3.813901  3.603365  3.788557  3.918114  3.771493  3.647922 
dram[7]:  3.752860  3.708163  3.997674  3.874126  3.970930  4.016574  3.948357  3.990220  3.857868  3.871194  3.837963  3.792270  3.753086  3.760000  3.634434  3.645995 
dram[8]:  3.837587  3.733193  4.004695  3.944862  3.880090  4.078432  3.729358  3.806701  3.818859  4.039267  3.767241  3.818653  3.713626  3.785366  3.931874  3.858333 
dram[9]:  3.939866  3.596577  3.790368  3.870588  3.787958  3.963681  3.937656  3.898005  3.708861  3.773869  3.597285  3.767089  3.945498  3.743243  3.663316  3.905660 
dram[10]:  3.855856  3.847380  3.864103  3.900881  3.925258  3.898477  3.873272  3.902813  3.915555  3.888889  3.743842  3.546988  3.861607  3.815145  3.795620  3.948956 
dram[11]:  3.868105  3.684466  3.705747  3.800487  3.841558  3.757946  3.910138  4.018561  3.750583  3.681922  3.694690  3.725849  3.580952  3.930394  3.870324  3.919800 
average row locality = 307169/80019 = 3.838701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1741      1621      1672      1481      1493      1455      1585      1687      1493      1465      1600      1704      1755      1506      1415      1539 
dram[1]:      1670      1584      1627      1489      1566      1677      1428      1478      1518      1589      1650      1578      1766      1753      1595      1709 
dram[2]:      1445      1463      1625      1602      1574      1463      1511      1639      1591      1603      1459      1636      1469      1578      1644      1583 
dram[3]:      1598      1637      1767      1751      1579      1632      1648      1511      1617      1444      1697      1617      1587      1765      1619      1854 
dram[4]:      1569      1688      1682      1727      1515      1449      1556      1752      1531      1606      1530      1796      1554      1482      1679      1714 
dram[5]:      1657      1837      1627      1658      1587      1657      1767      1410      1665      1605      1623      1647      1630      1539      1682      1623 
dram[6]:      1671      1660      1440      1635      1642      1461      1558      1658      1480      1370      1686      1487      1513      1575      1667      1492 
dram[7]:      1622      1810      1718      1662      1366      1454      1675      1623      1512      1645      1646      1562      1507      1586      1540      1410 
dram[8]:      1645      1764      1705      1572      1715      1456      1613      1467      1527      1534      1301      1460      1590      1538      1616      1389 
dram[9]:      1755      1463      1336      1643      1447      1637      1568      1747      1454      1496      1578      1470      1654      1652      1458      1656 
dram[10]:      1701      1678      1505      1770      1523      1536      1675      1515      1750      1803      1507      1459      1720      1699      1560      1702 
dram[11]:      1609      1508      1611      1561      1479      1537      1680      1722      1593      1598      1658      1417      1486      1677      1552      1564 
total dram reads = 305735
bank skew: 1854/1301 = 1.43
chip skew: 26323/24885 = 1.06
number of total write accesses:
dram[0]:        60        64         0         4         0         0        40        88        56        44        56        48        32        44         0         0 
dram[1]:        64        36         0         4         0         0        32        64        52        68        64        40        64        48         0         0 
dram[2]:        40        84         4         0         0         0        68        36        44        44        28        36        48        56         0         0 
dram[3]:        48        24         0         0         0         0        36        48        40        40        48        60        40        56         0         0 
dram[4]:        36        56         0         4         0         0        40        36        40        64        56        48        40        32         0         4 
dram[5]:        36        36         4         8         0         0        44        40        48        64        52        64        48        48         8         0 
dram[6]:        32        28         0         4         0         0        68        28        48        32        60        48        40        16         0         0 
dram[7]:        72        28         4         0         0         0        28        36        32        32        48        32        52        48         4         4 
dram[8]:        36        52         4         8         0         0        52        40        48        36        40        56        72        56         0         0 
dram[9]:        56        32         8         8         0         0        44        44        44        24        48        72        44        40         0         0 
dram[10]:        44        44         8         4         0         0        24        44        48        68        52        52        40        56         0         0 
dram[11]:        16        40         4         4         0         0        68        40        64        44        48        40        72        68         0         0 
total dram writes = 5736
min_bank_accesses = 0!
chip skew: 536/404 = 1.33
average mf latency per bank:
dram[0]:       1144      1980      1290      1452      1600      1232       827      1202       555       751       974       872       628       546      1473      1376
dram[1]:       1612      1571      1608      1205       955       757       755      1063       622       554      1033       812       509       604      1164      1721
dram[2]:       1156       708      1013      1555       840       887      1064       765       655       518       807       785       856       585      2054      1411
dram[3]:       1162      9337      1667      1321       657      1172       749       887       616       672       855       988       621       679      1052      1276
dram[4]:       2035      1565      1370      1298      1254      1344       825       721       597       692       930       830       499       564      1173      1762
dram[5]:       1807      6733       919      1857       960       846       810       836       536       614       995       968       663       616      1723      1580
dram[6]:        941      7255      1300      1269       891      1260      1100       682       635       736       927       970       519       561      1525       930
dram[7]:       2681      1429      1212      1060       871      1288       650       733       625       594       900       698       646       546      1374      1220
dram[8]:      16398      1791      1485      1238      1060      1108       925       857       840       532       882      1031       662       852      1914      1812
dram[9]:       7240      7810       985      1408      1276       719       856       841       686       700       796      1125       589       685      1609      1554
dram[10]:       7384      1817      1570      1295      1361       952       632       872       553       569       959      1114       564       611      1005      1604
dram[11]:       1008      1700      1486       949       804       953      1035       797       718       649       867       865       660       486      1886      1312
maximum mf latency per bank:
dram[0]:        431       544       433       437       450       431       485       488       394       411       414       438       475       446       452       563
dram[1]:        433       447       453       429       493       389       425       529       497       441       406       415       431       438       486       400
dram[2]:        406       419       434       404       427       395       387       455       443       431       423       418       391       475       427       421
dram[3]:        472       421       410       432       452       403       429       417       469       431       444       455       415       443       471       429
dram[4]:        421       457       403       462       394       418       480       442       400       385       381       426       425       391       462       441
dram[5]:        465       459       434       499       472       473       494       487       500       486       416       445       482       457       436       441
dram[6]:        410       417       469       471       434       440       511       396       384       395       426       452       462       441       407       481
dram[7]:        448       449       464       393       388       400       419       439       442       433       466       455       394       405       436       452
dram[8]:        443       477       488       400       500       442       500       462       460       459       409       446       450       428       477       429
dram[9]:        533       515       458       466       534       500       454       443       511       395       465       475       445       440       468       475
dram[10]:        434       471       524       514       430       453       483       472       425       490       400       470       473       484       421       456
dram[11]:        407       448       438       434       407       437       432       416       421       462       394       413       424       415       412       417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290302 n_act=6543 n_pre=6527 n_ref_event=4554854588603069129 n_req=25346 n_rd=25212 n_rd_L2_A=0 n_write=0 n_wr_bk=536 bw_util=0.03875
n_activity=356575 dram_eff=0.1444
bk0: 1741a 1310445i bk1: 1621a 1310911i bk2: 1672a 1311282i bk3: 1481a 1313034i bk4: 1493a 1313105i bk5: 1455a 1313342i bk6: 1585a 1311819i bk7: 1687a 1309424i bk8: 1493a 1312000i bk9: 1465a 1313115i bk10: 1600a 1310553i bk11: 1704a 1310328i bk12: 1755a 1310715i bk13: 1506a 1312802i bk14: 1415a 1313785i bk15: 1539a 1312572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742090
Row_Buffer_Locality_read = 0.745637
Row_Buffer_Locality_write = 0.074627
Bank_Level_Parallism = 1.227608
Bank_Level_Parallism_Col = 1.135155
Bank_Level_Parallism_Ready = 1.025460
write_to_read_ratio_blp_rw_average = 0.026382
GrpLevelPara = 1.113658 

BW Util details:
bwutil = 0.038747 
total_CMD = 1329039 
util_bw = 51496 
Wasted_Col = 118040 
Wasted_Row = 76823 
Idle = 1082680 

BW Util Bottlenecks: 
RCDc_limit = 95242 
RCDWRc_limit = 892 
WTRc_limit = 906 
RTWc_limit = 2308 
CCDLc_limit = 32034 
rwq = 0 
CCDLc_limit_alone = 31788 
WTRc_limit_alone = 838 
RTWc_limit_alone = 2130 

Commands details: 
total_CMD = 1329039 
n_nop = 1290302 
Read = 25212 
Write = 0 
L2_Alloc = 0 
L2_WB = 536 
n_act = 6543 
n_pre = 6527 
n_ref = 4554854588603069129 
n_req = 25346 
total_req = 25748 

Dual Bus Interface Util: 
issued_total_row = 13070 
issued_total_col = 25748 
Row_Bus_Util =  0.009834 
CoL_Bus_Util = 0.019373 
Either_Row_CoL_Bus_Util = 0.029147 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.002091 
queue_avg = 0.300128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.300128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1289424 n_act=6757 n_pre=6741 n_ref_event=94308327271344 n_req=25811 n_rd=25677 n_rd_L2_A=0 n_write=0 n_wr_bk=536 bw_util=0.03945
n_activity=367098 dram_eff=0.1428
bk0: 1670a 1309379i bk1: 1584a 1310935i bk2: 1627a 1311318i bk3: 1489a 1313055i bk4: 1566a 1311773i bk5: 1677a 1311150i bk6: 1428a 1313167i bk7: 1478a 1312160i bk8: 1518a 1311959i bk9: 1589a 1311698i bk10: 1650a 1310819i bk11: 1578a 1311248i bk12: 1766a 1309913i bk13: 1753a 1310112i bk14: 1595a 1311271i bk15: 1709a 1311344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738445
Row_Buffer_Locality_read = 0.741831
Row_Buffer_Locality_write = 0.089552
Bank_Level_Parallism = 1.234902
Bank_Level_Parallism_Col = 1.139521
Bank_Level_Parallism_Ready = 1.026263
write_to_read_ratio_blp_rw_average = 0.026408
GrpLevelPara = 1.117296 

BW Util details:
bwutil = 0.039447 
total_CMD = 1329039 
util_bw = 52426 
Wasted_Col = 120927 
Wasted_Row = 78431 
Idle = 1077255 

BW Util Bottlenecks: 
RCDc_limit = 98317 
RCDWRc_limit = 905 
WTRc_limit = 1059 
RTWc_limit = 2346 
CCDLc_limit = 32215 
rwq = 0 
CCDLc_limit_alone = 31973 
WTRc_limit_alone = 990 
RTWc_limit_alone = 2173 

Commands details: 
total_CMD = 1329039 
n_nop = 1289424 
Read = 25677 
Write = 0 
L2_Alloc = 0 
L2_WB = 536 
n_act = 6757 
n_pre = 6741 
n_ref = 94308327271344 
n_req = 25811 
total_req = 26213 

Dual Bus Interface Util: 
issued_total_row = 13498 
issued_total_col = 26213 
Row_Bus_Util =  0.010156 
CoL_Bus_Util = 0.019723 
Either_Row_CoL_Bus_Util = 0.029807 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002423 
queue_avg = 0.304616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.304616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290660 n_act=6553 n_pre=6537 n_ref_event=0 n_req=25007 n_rd=24885 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.03818
n_activity=355082 dram_eff=0.1429
bk0: 1445a 1312749i bk1: 1463a 1311543i bk2: 1625a 1311397i bk3: 1602a 1311884i bk4: 1574a 1311884i bk5: 1463a 1313126i bk6: 1511a 1311870i bk7: 1639a 1310671i bk8: 1591a 1311613i bk9: 1603a 1311396i bk10: 1459a 1313302i bk11: 1636a 1311776i bk12: 1469a 1312206i bk13: 1578a 1311369i bk14: 1644a 1311219i bk15: 1583a 1312231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738273
Row_Buffer_Locality_read = 0.741571
Row_Buffer_Locality_write = 0.065574
Bank_Level_Parallism = 1.236314
Bank_Level_Parallism_Col = 1.140439
Bank_Level_Parallism_Ready = 1.027174
write_to_read_ratio_blp_rw_average = 0.024223
GrpLevelPara = 1.115801 

BW Util details:
bwutil = 0.038182 
total_CMD = 1329039 
util_bw = 50746 
Wasted_Col = 117083 
Wasted_Row = 75719 
Idle = 1085491 

BW Util Bottlenecks: 
RCDc_limit = 95366 
RCDWRc_limit = 827 
WTRc_limit = 995 
RTWc_limit = 2125 
CCDLc_limit = 31462 
rwq = 0 
CCDLc_limit_alone = 31245 
WTRc_limit_alone = 954 
RTWc_limit_alone = 1949 

Commands details: 
total_CMD = 1329039 
n_nop = 1290660 
Read = 24885 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 6553 
n_pre = 6537 
n_ref = 0 
n_req = 25007 
total_req = 25373 

Dual Bus Interface Util: 
issued_total_row = 13090 
issued_total_col = 25373 
Row_Bus_Util =  0.009849 
CoL_Bus_Util = 0.019091 
Either_Row_CoL_Bus_Util = 0.028877 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002189 
queue_avg = 0.295566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.295566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1288792 n_act=6797 n_pre=6781 n_ref_event=0 n_req=26433 n_rd=26323 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04027
n_activity=369479 dram_eff=0.1449
bk0: 1598a 1311373i bk1: 1637a 1310928i bk2: 1767a 1311528i bk3: 1751a 1311639i bk4: 1579a 1312058i bk5: 1632a 1311913i bk6: 1648a 1310778i bk7: 1511a 1311947i bk8: 1617a 1311704i bk9: 1444a 1312770i bk10: 1697a 1310284i bk11: 1617a 1311114i bk12: 1587a 1311170i bk13: 1765a 1309467i bk14: 1619a 1311529i bk15: 1854a 1309153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743124
Row_Buffer_Locality_read = 0.745964
Row_Buffer_Locality_write = 0.063636
Bank_Level_Parallism = 1.229395
Bank_Level_Parallism_Col = 1.135749
Bank_Level_Parallism_Ready = 1.025071
write_to_read_ratio_blp_rw_average = 0.021593
GrpLevelPara = 1.114766 

BW Util details:
bwutil = 0.040274 
total_CMD = 1329039 
util_bw = 53526 
Wasted_Col = 122208 
Wasted_Row = 79168 
Idle = 1074137 

BW Util Bottlenecks: 
RCDc_limit = 99022 
RCDWRc_limit = 750 
WTRc_limit = 888 
RTWc_limit = 2013 
CCDLc_limit = 33066 
rwq = 0 
CCDLc_limit_alone = 32796 
WTRc_limit_alone = 809 
RTWc_limit_alone = 1822 

Commands details: 
total_CMD = 1329039 
n_nop = 1288792 
Read = 26323 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 6797 
n_pre = 6781 
n_ref = 0 
n_req = 26433 
total_req = 26763 

Dual Bus Interface Util: 
issued_total_row = 13578 
issued_total_col = 26763 
Row_Bus_Util =  0.010216 
CoL_Bus_Util = 0.020137 
Either_Row_CoL_Bus_Util = 0.030283 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002336 
queue_avg = 0.315717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.315717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1289336 n_act=6759 n_pre=6743 n_ref_event=0 n_req=25944 n_rd=25830 n_rd_L2_A=0 n_write=0 n_wr_bk=456 bw_util=0.03956
n_activity=366899 dram_eff=0.1433
bk0: 1569a 1310891i bk1: 1688a 1309480i bk2: 1682a 1310620i bk3: 1727a 1311246i bk4: 1515a 1313399i bk5: 1449a 1313269i bk6: 1556a 1311848i bk7: 1752a 1310769i bk8: 1531a 1311720i bk9: 1606a 1311185i bk10: 1530a 1311954i bk11: 1796a 1309406i bk12: 1554a 1311625i bk13: 1482a 1312395i bk14: 1679a 1311613i bk15: 1714a 1310136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739747
Row_Buffer_Locality_read = 0.742625
Row_Buffer_Locality_write = 0.087719
Bank_Level_Parallism = 1.226869
Bank_Level_Parallism_Col = 1.133564
Bank_Level_Parallism_Ready = 1.024579
write_to_read_ratio_blp_rw_average = 0.022652
GrpLevelPara = 1.112736 

BW Util details:
bwutil = 0.039556 
total_CMD = 1329039 
util_bw = 52572 
Wasted_Col = 121401 
Wasted_Row = 79241 
Idle = 1075825 

BW Util Bottlenecks: 
RCDc_limit = 98571 
RCDWRc_limit = 771 
WTRc_limit = 821 
RTWc_limit = 1990 
CCDLc_limit = 32476 
rwq = 0 
CCDLc_limit_alone = 32319 
WTRc_limit_alone = 767 
RTWc_limit_alone = 1887 

Commands details: 
total_CMD = 1329039 
n_nop = 1289336 
Read = 25830 
Write = 0 
L2_Alloc = 0 
L2_WB = 456 
n_act = 6759 
n_pre = 6743 
n_ref = 0 
n_req = 25944 
total_req = 26286 

Dual Bus Interface Util: 
issued_total_row = 13502 
issued_total_col = 26286 
Row_Bus_Util =  0.010159 
CoL_Bus_Util = 0.019778 
Either_Row_CoL_Bus_Util = 0.029873 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002141 
queue_avg = 0.305822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.305822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1288806 n_act=6812 n_pre=6796 n_ref_event=0 n_req=26339 n_rd=26214 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.0402
n_activity=367447 dram_eff=0.1454
bk0: 1657a 1310262i bk1: 1837a 1309038i bk2: 1627a 1311731i bk3: 1658a 1311138i bk4: 1587a 1312290i bk5: 1657a 1311693i bk6: 1767a 1309836i bk7: 1410a 1312811i bk8: 1665a 1311323i bk9: 1605a 1311326i bk10: 1623a 1310829i bk11: 1647a 1311070i bk12: 1630a 1311286i bk13: 1539a 1311850i bk14: 1682a 1311184i bk15: 1623a 1310817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741638
Row_Buffer_Locality_read = 0.744717
Row_Buffer_Locality_write = 0.096000
Bank_Level_Parallism = 1.238593
Bank_Level_Parallism_Col = 1.143195
Bank_Level_Parallism_Ready = 1.027885
write_to_read_ratio_blp_rw_average = 0.022928
GrpLevelPara = 1.118761 

BW Util details:
bwutil = 0.040200 
total_CMD = 1329039 
util_bw = 53428 
Wasted_Col = 121560 
Wasted_Row = 78552 
Idle = 1075499 

BW Util Bottlenecks: 
RCDc_limit = 98808 
RCDWRc_limit = 827 
WTRc_limit = 1191 
RTWc_limit = 1996 
CCDLc_limit = 32954 
rwq = 0 
CCDLc_limit_alone = 32703 
WTRc_limit_alone = 1114 
RTWc_limit_alone = 1822 

Commands details: 
total_CMD = 1329039 
n_nop = 1288806 
Read = 26214 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 6812 
n_pre = 6796 
n_ref = 0 
n_req = 26339 
total_req = 26714 

Dual Bus Interface Util: 
issued_total_row = 13608 
issued_total_col = 26714 
Row_Bus_Util =  0.010239 
CoL_Bus_Util = 0.020100 
Either_Row_CoL_Bus_Util = 0.030272 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002212 
queue_avg = 0.312724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.312724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290499 n_act=6623 n_pre=6607 n_ref_event=0 n_req=25096 n_rd=24995 n_rd_L2_A=0 n_write=0 n_wr_bk=404 bw_util=0.03822
n_activity=359040 dram_eff=0.1415
bk0: 1671a 1310881i bk1: 1660a 1310963i bk2: 1440a 1313126i bk3: 1635a 1311435i bk4: 1642a 1311872i bk5: 1461a 1312913i bk6: 1558a 1310980i bk7: 1658a 1311250i bk8: 1480a 1311939i bk9: 1370a 1313597i bk10: 1686a 1310012i bk11: 1487a 1311767i bk12: 1513a 1312057i bk13: 1575a 1312350i bk14: 1667a 1310873i bk15: 1492a 1312236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736332
Row_Buffer_Locality_read = 0.739068
Row_Buffer_Locality_write = 0.059406
Bank_Level_Parallism = 1.224446
Bank_Level_Parallism_Col = 1.137033
Bank_Level_Parallism_Ready = 1.026634
write_to_read_ratio_blp_rw_average = 0.020074
GrpLevelPara = 1.114102 

BW Util details:
bwutil = 0.038222 
total_CMD = 1329039 
util_bw = 50798 
Wasted_Col = 118233 
Wasted_Row = 78443 
Idle = 1081565 

BW Util Bottlenecks: 
RCDc_limit = 96850 
RCDWRc_limit = 714 
WTRc_limit = 653 
RTWc_limit = 1717 
CCDLc_limit = 31170 
rwq = 0 
CCDLc_limit_alone = 30992 
WTRc_limit_alone = 624 
RTWc_limit_alone = 1568 

Commands details: 
total_CMD = 1329039 
n_nop = 1290499 
Read = 24995 
Write = 0 
L2_Alloc = 0 
L2_WB = 404 
n_act = 6623 
n_pre = 6607 
n_ref = 0 
n_req = 25096 
total_req = 25399 

Dual Bus Interface Util: 
issued_total_row = 13230 
issued_total_col = 25399 
Row_Bus_Util =  0.009955 
CoL_Bus_Util = 0.019111 
Either_Row_CoL_Bus_Util = 0.028998 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002309 
queue_avg = 0.297975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.297975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290104 n_act=6641 n_pre=6625 n_ref_event=0 n_req=25443 n_rd=25338 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03876
n_activity=362751 dram_eff=0.142
bk0: 1622a 1310661i bk1: 1810a 1308896i bk2: 1718a 1310952i bk3: 1662a 1311100i bk4: 1366a 1314474i bk5: 1454a 1314020i bk6: 1675a 1311119i bk7: 1623a 1311706i bk8: 1512a 1312532i bk9: 1645a 1311293i bk10: 1646a 1310765i bk11: 1562a 1311613i bk12: 1507a 1311913i bk13: 1586a 1311211i bk14: 1540a 1311681i bk15: 1410a 1313304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739221
Row_Buffer_Locality_read = 0.741969
Row_Buffer_Locality_write = 0.076190
Bank_Level_Parallism = 1.221997
Bank_Level_Parallism_Col = 1.130408
Bank_Level_Parallism_Ready = 1.023171
write_to_read_ratio_blp_rw_average = 0.020655
GrpLevelPara = 1.109805 

BW Util details:
bwutil = 0.038762 
total_CMD = 1329039 
util_bw = 51516 
Wasted_Col = 119656 
Wasted_Row = 78035 
Idle = 1079832 

BW Util Bottlenecks: 
RCDc_limit = 97022 
RCDWRc_limit = 698 
WTRc_limit = 817 
RTWc_limit = 1832 
CCDLc_limit = 32012 
rwq = 0 
CCDLc_limit_alone = 31776 
WTRc_limit_alone = 768 
RTWc_limit_alone = 1645 

Commands details: 
total_CMD = 1329039 
n_nop = 1290104 
Read = 25338 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 6641 
n_pre = 6625 
n_ref = 0 
n_req = 25443 
total_req = 25758 

Dual Bus Interface Util: 
issued_total_row = 13266 
issued_total_col = 25758 
Row_Bus_Util =  0.009982 
CoL_Bus_Util = 0.019381 
Either_Row_CoL_Bus_Util = 0.029296 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002286 
queue_avg = 0.303066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.303066
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290749 n_act=6494 n_pre=6478 n_ref_event=0 n_req=25017 n_rd=24892 n_rd_L2_A=0 n_write=0 n_wr_bk=500 bw_util=0.03821
n_activity=353873 dram_eff=0.1435
bk0: 1645a 1311141i bk1: 1764a 1309289i bk2: 1705a 1311012i bk3: 1572a 1312508i bk4: 1715a 1310620i bk5: 1456a 1313863i bk6: 1613a 1310669i bk7: 1467a 1312757i bk8: 1527a 1311836i bk9: 1534a 1312777i bk10: 1301a 1314447i bk11: 1460a 1313040i bk12: 1590a 1311078i bk13: 1538a 1311990i bk14: 1616a 1311995i bk15: 1389a 1314432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740656
Row_Buffer_Locality_read = 0.744014
Row_Buffer_Locality_write = 0.072000
Bank_Level_Parallism = 1.229864
Bank_Level_Parallism_Col = 1.137134
Bank_Level_Parallism_Ready = 1.025535
write_to_read_ratio_blp_rw_average = 0.025261
GrpLevelPara = 1.114445 

BW Util details:
bwutil = 0.038211 
total_CMD = 1329039 
util_bw = 50784 
Wasted_Col = 116213 
Wasted_Row = 75354 
Idle = 1086688 

BW Util Bottlenecks: 
RCDc_limit = 94449 
RCDWRc_limit = 821 
WTRc_limit = 1045 
RTWc_limit = 2197 
CCDLc_limit = 31021 
rwq = 0 
CCDLc_limit_alone = 30789 
WTRc_limit_alone = 986 
RTWc_limit_alone = 2024 

Commands details: 
total_CMD = 1329039 
n_nop = 1290749 
Read = 24892 
Write = 0 
L2_Alloc = 0 
L2_WB = 500 
n_act = 6494 
n_pre = 6478 
n_ref = 0 
n_req = 25017 
total_req = 25392 

Dual Bus Interface Util: 
issued_total_row = 12972 
issued_total_col = 25392 
Row_Bus_Util =  0.009760 
CoL_Bus_Util = 0.019106 
Either_Row_CoL_Bus_Util = 0.028810 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001933 
queue_avg = 0.289056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.289056
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1290437 n_act=6607 n_pre=6591 n_ref_event=0 n_req=25130 n_rd=25014 n_rd_L2_A=0 n_write=0 n_wr_bk=464 bw_util=0.03834
n_activity=360053 dram_eff=0.1415
bk0: 1755a 1309959i bk1: 1463a 1312093i bk2: 1336a 1314157i bk3: 1643a 1311386i bk4: 1447a 1313276i bk5: 1637a 1311946i bk6: 1568a 1312181i bk7: 1747a 1310217i bk8: 1454a 1312443i bk9: 1496a 1312640i bk10: 1578a 1310295i bk11: 1470a 1312267i bk12: 1654a 1311239i bk13: 1652a 1310744i bk14: 1458a 1312615i bk15: 1656a 1311627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737326
Row_Buffer_Locality_read = 0.740146
Row_Buffer_Locality_write = 0.129310
Bank_Level_Parallism = 1.225200
Bank_Level_Parallism_Col = 1.132736
Bank_Level_Parallism_Ready = 1.025138
write_to_read_ratio_blp_rw_average = 0.021757
GrpLevelPara = 1.111604 

BW Util details:
bwutil = 0.038340 
total_CMD = 1329039 
util_bw = 50956 
Wasted_Col = 118154 
Wasted_Row = 77759 
Idle = 1082170 

BW Util Bottlenecks: 
RCDc_limit = 96468 
RCDWRc_limit = 765 
WTRc_limit = 842 
RTWc_limit = 1742 
CCDLc_limit = 31221 
rwq = 0 
CCDLc_limit_alone = 31039 
WTRc_limit_alone = 815 
RTWc_limit_alone = 1587 

Commands details: 
total_CMD = 1329039 
n_nop = 1290437 
Read = 25014 
Write = 0 
L2_Alloc = 0 
L2_WB = 464 
n_act = 6607 
n_pre = 6591 
n_ref = 0 
n_req = 25130 
total_req = 25478 

Dual Bus Interface Util: 
issued_total_row = 13198 
issued_total_col = 25478 
Row_Bus_Util =  0.009930 
CoL_Bus_Util = 0.019170 
Either_Row_CoL_Bus_Util = 0.029045 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.001917 
queue_avg = 0.296137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.296137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1288920 n_act=6818 n_pre=6802 n_ref_event=0 n_req=26224 n_rd=26103 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.04001
n_activity=369294 dram_eff=0.144
bk0: 1701a 1310458i bk1: 1678a 1310537i bk2: 1505a 1312482i bk3: 1770a 1310147i bk4: 1523a 1312778i bk5: 1536a 1312814i bk6: 1675a 1311002i bk7: 1515a 1312751i bk8: 1750a 1310244i bk9: 1803a 1309356i bk10: 1507a 1312003i bk11: 1459a 1311722i bk12: 1720a 1310210i bk13: 1699a 1309888i bk14: 1560a 1311835i bk15: 1702a 1311194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740238
Row_Buffer_Locality_read = 0.743248
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.229259
Bank_Level_Parallism_Col = 1.135636
Bank_Level_Parallism_Ready = 1.023791
write_to_read_ratio_blp_rw_average = 0.022993
GrpLevelPara = 1.114089 

BW Util details:
bwutil = 0.040009 
total_CMD = 1329039 
util_bw = 53174 
Wasted_Col = 122006 
Wasted_Row = 79561 
Idle = 1074298 

BW Util Bottlenecks: 
RCDc_limit = 99291 
RCDWRc_limit = 803 
WTRc_limit = 924 
RTWc_limit = 2042 
CCDLc_limit = 32737 
rwq = 0 
CCDLc_limit_alone = 32455 
WTRc_limit_alone = 846 
RTWc_limit_alone = 1838 

Commands details: 
total_CMD = 1329039 
n_nop = 1288920 
Read = 26103 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 6818 
n_pre = 6802 
n_ref = 0 
n_req = 26224 
total_req = 26587 

Dual Bus Interface Util: 
issued_total_row = 13620 
issued_total_col = 26587 
Row_Bus_Util =  0.010248 
CoL_Bus_Util = 0.020005 
Either_Row_CoL_Bus_Util = 0.030186 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002193 
queue_avg = 0.310985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.310985
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1329039 n_nop=1289991 n_act=6693 n_pre=6677 n_ref_event=0 n_req=25379 n_rd=25252 n_rd_L2_A=0 n_write=0 n_wr_bk=508 bw_util=0.03876
n_activity=362006 dram_eff=0.1423
bk0: 1609a 1311415i bk1: 1508a 1311626i bk2: 1611a 1311133i bk3: 1561a 1312029i bk4: 1479a 1313127i bk5: 1537a 1312341i bk6: 1680a 1310473i bk7: 1722a 1310727i bk8: 1593a 1310938i bk9: 1598a 1310824i bk10: 1658a 1309964i bk11: 1417a 1312941i bk12: 1486a 1311426i bk13: 1677a 1310690i bk14: 1552a 1312361i bk15: 1564a 1312422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736554
Row_Buffer_Locality_read = 0.739783
Row_Buffer_Locality_write = 0.094488
Bank_Level_Parallism = 1.233201
Bank_Level_Parallism_Col = 1.137205
Bank_Level_Parallism_Ready = 1.025863
write_to_read_ratio_blp_rw_average = 0.024524
GrpLevelPara = 1.114532 

BW Util details:
bwutil = 0.038765 
total_CMD = 1329039 
util_bw = 51520 
Wasted_Col = 119523 
Wasted_Row = 78072 
Idle = 1079924 

BW Util Bottlenecks: 
RCDc_limit = 97235 
RCDWRc_limit = 858 
WTRc_limit = 1021 
RTWc_limit = 2009 
CCDLc_limit = 31738 
rwq = 0 
CCDLc_limit_alone = 31501 
WTRc_limit_alone = 958 
RTWc_limit_alone = 1835 

Commands details: 
total_CMD = 1329039 
n_nop = 1289991 
Read = 25252 
Write = 0 
L2_Alloc = 0 
L2_WB = 508 
n_act = 6693 
n_pre = 6677 
n_ref = 0 
n_req = 25379 
total_req = 25760 

Dual Bus Interface Util: 
issued_total_row = 13370 
issued_total_col = 25760 
Row_Bus_Util =  0.010060 
CoL_Bus_Util = 0.019382 
Either_Row_CoL_Bus_Util = 0.029381 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.002100 
queue_avg = 0.301856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.301856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84506, Miss = 13567, Miss_rate = 0.161, Pending_hits = 6224, Reservation_fails = 0
L2_cache_bank[1]: Access = 71949, Miss = 13222, Miss_rate = 0.184, Pending_hits = 4584, Reservation_fails = 0
L2_cache_bank[2]: Access = 82017, Miss = 13905, Miss_rate = 0.170, Pending_hits = 5918, Reservation_fails = 0
L2_cache_bank[3]: Access = 63837, Miss = 13507, Miss_rate = 0.212, Pending_hits = 4881, Reservation_fails = 0
L2_cache_bank[4]: Access = 66178, Miss = 13202, Miss_rate = 0.199, Pending_hits = 6284, Reservation_fails = 0
L2_cache_bank[5]: Access = 66015, Miss = 13217, Miss_rate = 0.200, Pending_hits = 4842, Reservation_fails = 0
L2_cache_bank[6]: Access = 75190, Miss = 14116, Miss_rate = 0.188, Pending_hits = 5290, Reservation_fails = 0
L2_cache_bank[7]: Access = 151981, Miss = 13475, Miss_rate = 0.089, Pending_hits = 4918, Reservation_fails = 0
L2_cache_bank[8]: Access = 76364, Miss = 13867, Miss_rate = 0.182, Pending_hits = 5118, Reservation_fails = 0
L2_cache_bank[9]: Access = 80062, Miss = 13585, Miss_rate = 0.170, Pending_hits = 5631, Reservation_fails = 0
L2_cache_bank[10]: Access = 81855, Miss = 13448, Miss_rate = 0.164, Pending_hits = 5639, Reservation_fails = 0
L2_cache_bank[11]: Access = 134154, Miss = 14429, Miss_rate = 0.108, Pending_hits = 6206, Reservation_fails = 0
L2_cache_bank[12]: Access = 131382, Miss = 13301, Miss_rate = 0.101, Pending_hits = 5017, Reservation_fails = 0
L2_cache_bank[13]: Access = 60887, Miss = 12733, Miss_rate = 0.209, Pending_hits = 5378, Reservation_fails = 0
L2_cache_bank[14]: Access = 63907, Miss = 13805, Miss_rate = 0.216, Pending_hits = 4777, Reservation_fails = 0
L2_cache_bank[15]: Access = 82048, Miss = 12856, Miss_rate = 0.157, Pending_hits = 4945, Reservation_fails = 0
L2_cache_bank[16]: Access = 173832, Miss = 13306, Miss_rate = 0.077, Pending_hits = 6333, Reservation_fails = 0
L2_cache_bank[17]: Access = 140979, Miss = 13053, Miss_rate = 0.093, Pending_hits = 5200, Reservation_fails = 0
L2_cache_bank[18]: Access = 128445, Miss = 13026, Miss_rate = 0.101, Pending_hits = 5071, Reservation_fails = 0
L2_cache_bank[19]: Access = 133886, Miss = 13487, Miss_rate = 0.101, Pending_hits = 5305, Reservation_fails = 0
L2_cache_bank[20]: Access = 133797, Miss = 13463, Miss_rate = 0.101, Pending_hits = 5324, Reservation_fails = 0
L2_cache_bank[21]: Access = 82891, Miss = 14468, Miss_rate = 0.175, Pending_hits = 4327, Reservation_fails = 0
L2_cache_bank[22]: Access = 74583, Miss = 13620, Miss_rate = 0.183, Pending_hits = 5446, Reservation_fails = 0
L2_cache_bank[23]: Access = 65134, Miss = 13192, Miss_rate = 0.203, Pending_hits = 5031, Reservation_fails = 0
L2_total_cache_accesses = 2305879
L2_total_cache_misses = 323850
L2_total_cache_miss_rate = 0.1404
L2_total_cache_pending_hits = 127689
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1812557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 127520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 215922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 127587
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2373466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2305879
icnt_total_pkts_simt_to_mem=2305879
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.5102
	minimum = 5
	maximum = 269
Network latency average = 15.4328
	minimum = 5
	maximum = 222
Slowest packet = 56976
Flit latency average = 15.4328
	minimum = 5
	maximum = 222
Slowest flit = 1385294
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.117732
	minimum = 0 (at node 30)
	maximum = 0.511093 (at node 5)
Accepted packet rate average = 0.117732
	minimum = 0 (at node 30)
	maximum = 0.511093 (at node 5)
Injected flit rate average = 0.117732
	minimum = 0 (at node 30)
	maximum = 0.511093 (at node 5)
Accepted flit rate average= 0.117732
	minimum = 0 (at node 30)
	maximum = 0.511093 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5102 (1 samples)
	minimum = 5 (1 samples)
	maximum = 269 (1 samples)
Network latency average = 15.4328 (1 samples)
	minimum = 5 (1 samples)
	maximum = 222 (1 samples)
Flit latency average = 15.4328 (1 samples)
	minimum = 5 (1 samples)
	maximum = 222 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.117732 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.511093 (1 samples)
Accepted packet rate average = 0.117732 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.511093 (1 samples)
Injected flit rate average = 0.117732 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.511093 (1 samples)
Accepted flit rate average = 0.117732 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.511093 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 11 sec (1811 sec)
gpgpu_simulation_rate = 103875 (inst/sec)
gpgpu_simulation_rate = 415 (cycle/sec)
gpgpu_silicon_slowdown = 3414457x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000042000000 s,  0.000002320890 % : GPU: SET DEVICE / DRIVER INIT
 0.000006000000 s,  0.000000331556 % : GPU MEM: ALO
 2.484927892685 s,  0.137315362692 % : GPU MEM: COPY IN
1807.151855468750 s, 99.861930847168 % : GPU: KERNEL
 0.013566999696 s,  0.000749702798 % : GPU MEM: COPY OUT
 0.000000000000 s,  0.000000000000 % : GPU MEM: FRE
Total time:
1809.650390625000 s
> > > > > > > > > > > > 
 ******command: k count=10000 
records_elem=1000000, records_unit_mem=4, records_mem=4000000
knodes_elem=7874, knodes_unit_mem=2068, knodes_mem=16283432
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
# of blocks = 10000, # of threads/block = 256 (ensure that device can handle)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47ce0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47ce8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2cb47cf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5dc72b180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for 'findK'...
GPGPU-Sim PTX: Finding dominators for 'findK'...
GPGPU-Sim PTX: Finding immediate dominators for 'findK'...
GPGPU-Sim PTX: Finding postdominators for 'findK'...
GPGPU-Sim PTX: Finding immediate postdominators for 'findK'...
GPGPU-Sim PTX: pre-decoding instructions for 'findK'...
GPGPU-Sim PTX: reconvergence points for findK...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3fd0 (b+tree-rodinia-3.4.sm_75.ptx:57) @%p8 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (b+tree-rodinia-3.4.sm_75.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4008 (b+tree-rodinia-3.4.sm_75.ptx:65) @%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4340 (b+tree-rodinia-3.4.sm_75.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4018 (b+tree-rodinia-3.4.sm_75.ptx:68) @%p10 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4230 (b+tree-rodinia-3.4.sm_75.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4020 (b+tree-rodinia-3.4.sm_75.ptx:69) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4050 (b+tree-rodinia-3.4.sm_75.ptx:81) setp.eq.s64%p11, %rd45, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4030 (b+tree-rodinia-3.4.sm_75.ptx:73) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4230 (b+tree-rodinia-3.4.sm_75.ptx:164) setp.gt.s32%p18, %r94, %r93;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4048 (b+tree-rodinia-3.4.sm_75.ptx:78) bra.uni BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4340 (b+tree-rodinia-3.4.sm_75.ptx:209) cvt.s64.s32%rd15, %r34;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4058 (b+tree-rodinia-3.4.sm_75.ptx:82) @%p11 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4138 (b+tree-rodinia-3.4.sm_75.ptx:122) setp.gt.s32%p15, %r94, %r93;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4068 (b+tree-rodinia-3.4.sm_75.ptx:85) @%p12 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c8 (b+tree-rodinia-3.4.sm_75.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4080 (b+tree-rodinia-3.4.sm_75.ptx:89) @%p13 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c8 (b+tree-rodinia-3.4.sm_75.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x40b8 (b+tree-rodinia-3.4.sm_75.ptx:97) @%p14 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c8 (b+tree-rodinia-3.4.sm_75.ptx:102) setp.eq.s32%p1, %r34, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x40d8 (b+tree-rodinia-3.4.sm_75.ptx:104) @!%p1 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40f8 (b+tree-rodinia-3.4.sm_75.ptx:112) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x40e0 (b+tree-rodinia-3.4.sm_75.ptx:105) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40e8 (b+tree-rodinia-3.4.sm_75.ptx:108) ld.global.u64 %rd54, [%rd4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4140 (b+tree-rodinia-3.4.sm_75.ptx:123) @%p15 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c8 (b+tree-rodinia-3.4.sm_75.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4180 (b+tree-rodinia-3.4.sm_75.ptx:132) @%p16 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c8 (b+tree-rodinia-3.4.sm_75.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x41b8 (b+tree-rodinia-3.4.sm_75.ptx:140) @%p17 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c8 (b+tree-rodinia-3.4.sm_75.ptx:145) setp.eq.s32%p2, %r34, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x41d8 (b+tree-rodinia-3.4.sm_75.ptx:147) @!%p2 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41f8 (b+tree-rodinia-3.4.sm_75.ptx:155) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x41e0 (b+tree-rodinia-3.4.sm_75.ptx:148) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41e8 (b+tree-rodinia-3.4.sm_75.ptx:151) ld.global.u64 %rd74, [%rd4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4238 (b+tree-rodinia-3.4.sm_75.ptx:165) @%p18 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (b+tree-rodinia-3.4.sm_75.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4278 (b+tree-rodinia-3.4.sm_75.ptx:174) @%p19 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (b+tree-rodinia-3.4.sm_75.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x42b0 (b+tree-rodinia-3.4.sm_75.ptx:182) @%p20 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (b+tree-rodinia-3.4.sm_75.ptx:187) setp.eq.s32%p3, %r34, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x42d0 (b+tree-rodinia-3.4.sm_75.ptx:189) @!%p3 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f0 (b+tree-rodinia-3.4.sm_75.ptx:197) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x42d8 (b+tree-rodinia-3.4.sm_75.ptx:190) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42e0 (b+tree-rodinia-3.4.sm_75.ptx:193) ld.global.u64 %rd94, [%rd4];
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4350 (b+tree-rodinia-3.4.sm_75.ptx:211) @%p21 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (b+tree-rodinia-3.4.sm_75.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4358 (b+tree-rodinia-3.4.sm_75.ptx:212) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (b+tree-rodinia-3.4.sm_75.ptx:220) setp.gt.s32%p22, %r94, %r93;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4370 (b+tree-rodinia-3.4.sm_75.ptx:217) bra.uni BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (b+tree-rodinia-3.4.sm_75.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4380 (b+tree-rodinia-3.4.sm_75.ptx:221) @%p22 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4408 (b+tree-rodinia-3.4.sm_75.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x43c0 (b+tree-rodinia-3.4.sm_75.ptx:230) @%p23 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4408 (b+tree-rodinia-3.4.sm_75.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x43f8 (b+tree-rodinia-3.4.sm_75.ptx:238) @%p24 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4408 (b+tree-rodinia-3.4.sm_75.ptx:243) setp.eq.s32%p4, %r34, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4418 (b+tree-rodinia-3.4.sm_75.ptx:245) @!%p4 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4438 (b+tree-rodinia-3.4.sm_75.ptx:253) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4420 (b+tree-rodinia-3.4.sm_75.ptx:246) bra.uni BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (b+tree-rodinia-3.4.sm_75.ptx:249) ld.global.u64 %rd116, [%rd4];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4488 (b+tree-rodinia-3.4.sm_75.ptx:263) @%p25 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44e8 (b+tree-rodinia-3.4.sm_75.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x44a0 (b+tree-rodinia-3.4.sm_75.ptx:267) @%p26 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44e8 (b+tree-rodinia-3.4.sm_75.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x44d8 (b+tree-rodinia-3.4.sm_75.ptx:275) @%p27 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44e8 (b+tree-rodinia-3.4.sm_75.ptx:280) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x44f0 (b+tree-rodinia-3.4.sm_75.ptx:281) @!%p4 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4510 (b+tree-rodinia-3.4.sm_75.ptx:289) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x44f8 (b+tree-rodinia-3.4.sm_75.ptx:282) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4500 (b+tree-rodinia-3.4.sm_75.ptx:285) ld.global.u64 %rd128, [%rd4];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x4558 (b+tree-rodinia-3.4.sm_75.ptx:298) @%p28 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45b8 (b+tree-rodinia-3.4.sm_75.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x4570 (b+tree-rodinia-3.4.sm_75.ptx:302) @%p29 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45b8 (b+tree-rodinia-3.4.sm_75.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x45a8 (b+tree-rodinia-3.4.sm_75.ptx:310) @%p30 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45b8 (b+tree-rodinia-3.4.sm_75.ptx:315) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x45c0 (b+tree-rodinia-3.4.sm_75.ptx:316) @!%p4 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45e0 (b+tree-rodinia-3.4.sm_75.ptx:324) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x45c8 (b+tree-rodinia-3.4.sm_75.ptx:317) bra.uni BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d0 (b+tree-rodinia-3.4.sm_75.ptx:320) ld.global.u64 %rd140, [%rd4];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x4628 (b+tree-rodinia-3.4.sm_75.ptx:333) @%p31 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (b+tree-rodinia-3.4.sm_75.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x4640 (b+tree-rodinia-3.4.sm_75.ptx:337) @%p32 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (b+tree-rodinia-3.4.sm_75.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x4678 (b+tree-rodinia-3.4.sm_75.ptx:345) @%p33 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (b+tree-rodinia-3.4.sm_75.ptx:350) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x4690 (b+tree-rodinia-3.4.sm_75.ptx:351) @!%p4 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46b0 (b+tree-rodinia-3.4.sm_75.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x4698 (b+tree-rodinia-3.4.sm_75.ptx:352) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46a0 (b+tree-rodinia-3.4.sm_75.ptx:355) ld.global.u64 %rd152, [%rd4];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x4700 (b+tree-rodinia-3.4.sm_75.ptx:369) @%p34 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (b+tree-rodinia-3.4.sm_75.ptx:372) setp.ne.s32%p35, %r94, %r93;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x4710 (b+tree-rodinia-3.4.sm_75.ptx:373) @%p35 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (b+tree-rodinia-3.4.sm_75.ptx:388) ret;
GPGPU-Sim PTX: ... end of reconvergence points for findK
GPGPU-Sim PTX: ... done pre-decoding instructions for 'findK'.
GPGPU-Sim PTX: pushing kernel 'findK' to stream 0, gridDim= (10000,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 'findK'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 'findK'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 'findK'
Destroy streams for kernel 2: size 0
kernel_name = findK 
kernel_launch_uid = 2 
gpu_sim_cycle = 789071
gpu_sim_insn = 191247710
gpu_ipc =     242.3707
gpu_tot_sim_cycle = 1542371
gpu_tot_sim_insn = 379366622
gpu_tot_ipc =     245.9633
gpu_tot_issued_cta = 16000
gpu_occupancy = 82.5251% 
gpu_tot_occupancy = 86.4415% 
max_total_param_size = 0
gpu_stall_dramfull = 34
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4634
partiton_level_parallism_total  =       2.7553
partiton_level_parallism_util =       2.6415
partiton_level_parallism_util_total  =       2.9077
L2_BW  =     111.6997 GB/Sec
L2_BW_total  =     124.9354 GB/Sec
gpu_total_sim_rate=105496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 16000, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44836, 38968, 35138, 34648, 31845, 31784, 31788, 31802, 44717, 38861, 35430, 34373, 31883, 31810, 31818, 31821, 44570, 39294, 35516, 34608, 31921, 31873, 31882, 31865, 44704, 39468, 35281, 34451, 31889, 31891, 31883, 31904, 44406, 39208, 35225, 34628, 31796, 31757, 31764, 31756, 44639, 39401, 35119, 34491, 31848, 31790, 31806, 31809, 44475, 39160, 35342, 34599, 31877, 31811, 31833, 31805, 44807, 39062, 35119, 34915, 31819, 31820, 31816, 31834, 
gpgpu_n_tot_thrd_icount = 379366622
gpgpu_n_tot_w_icount = 13000424
gpgpu_n_stall_shd_mem = 2322027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4139665
gpgpu_n_mem_write_global = 110000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 52940816
gpgpu_n_store_insn = 110000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37376000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2322027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4944730	W0_Idle:96092	W0_Scoreboard:19212773	W1:572977	W2:9088	W3:9770	W4:9024	W5:9495	W6:9555	W7:9750	W8:9203	W9:9594	W10:9128	W11:9448	W12:9103	W13:9270	W14:9506	W15:9411	W16:9507	W17:9206	W18:9217	W19:9546	W20:9381	W21:9156	W22:9350	W23:9362	W24:9090	W25:9142	W26:9077	W27:9238	W28:9606	W29:9736	W30:7192	W31:6847	W32:12151449
single_issue_nums: WS0:3217065	WS1:3039691	WS2:2900905	WS3:2864389	
dual_issue_nums: WS0:152133	WS1:121689	WS2:108124	WS3:107241	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33117320 {8:4139665,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4400000 {40:110000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165586600 {40:4139665,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 880000 {8:110000,}
maxmflatency = 563 
max_icnt2mem_latency = 172 
maxmrqlatency = 88 
max_icnt2sh_latency = 272 
averagemflatency = 176 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 16 
mrq_lat_table:254624 	13735 	25144 	69983 	212823 	5175 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3547332 	702280 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1221188 	1704331 	943751 	338175 	41115 	1105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1677898 	1397687 	615466 	398518 	146323 	13712 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3063 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        49        17        20        29        24        14        23        29        16        20        16        15        12        12        12 
dram[1]:        25        19        26        17        16        28        18        24        26        17        15        14        12        16        12        13 
dram[2]:        12        12        16        25        15        16        16        15        29        21        13        15        13        12        16        12 
dram[3]:        19        21        25        21        14        21        16        24        36        28        12        12        12        16        12        13 
dram[4]:        44        24        22        24        14        24        29        35        21        16        18        16        15        11        13        12 
dram[5]:        26        29        16        31        19        14        17        21        21        31        12        12        12        17        12        12 
dram[6]:        15        28        14        21        13        20        21        22        33        21        13        12        13        12        12        12 
dram[7]:        29        18        21        19        14        16        17        12        31        16        13        12        13        13        13        15 
dram[8]:        32        24        21        18        22        21        17        23        14        20        12        16        12         9        12        12 
dram[9]:        44        22        12        26        17        14        24        24        27        45        12        12        16        12        12        15 
dram[10]:        31        30        21        17        30        16        28        43        16        21        12        12        13        16        16        13 
dram[11]:        13        22        30        13        20        14        25        16        20        23        15        12        13        16        13        15 
maximum service time to same row:
dram[0]:     12264     10346     17623     17697     10547     12761     16231     13305     12776     14737     12435     13186     10168     13293     16351     12679 
dram[1]:     12023     12418     14155     14484     15023     12209     12064     16267     12937     20906     12028     17668     11710     12289     16856     13864 
dram[2]:     15367     14157     10661     15243     12518     14903     14587     12678     10807     13342     14462     13948     16204     13950     16200     10937 
dram[3]:     11648     12545     12237     15519     19276     15320     12764     11967     15110     13237     13934     11534     12715     15200     16032     11404 
dram[4]:     11110     12375     11121     12112     15133     16126     12367     11637     16219     16960     17511     12670     13263     11522     13381     13309 
dram[5]:     12338     14170     15796     17613     11844     11839     15187     11913     13509     13753     15008     11446     15652     13797     11910     14111 
dram[6]:     15303     12332     13070     11598     13230     12975     12848     12714     13246     12231     13126     16690     14874     17048     11020     17380 
dram[7]:     13534     15109     12128     12391     16006     10655     14573     10963     11886     15706     13948     13676     14676     13294     13052     13659 
dram[8]:     15117     11603     16572     14081     12384     14826     17303     11667     12292     11032     13986     12051     14916     16162     11426     16306 
dram[9]:     13977     13774     14765     13416     11642     11186     12723     13723     15576     14585     13457     18588     14622     16542     13922      9819 
dram[10]:     17277     12459     12395     10829     12786     15295     13359     12431     10474     13478     12129     15935     15853     15993     11251     11441 
dram[11]:     13111     17399     15273     13615     13854     14294     11702     12608     14202     15012     13007     12618     12412     11132     16029     16393 
average row accesses per activate:
dram[0]:  3.763158  3.616293  3.663043  3.674026  3.633028  3.530895  3.616307  3.614387  3.649168  3.633420  3.590432  3.741317  3.839202  3.706266  3.712766  3.686452 
dram[1]:  3.531144  3.657988  3.658537  3.733662  3.592899  3.703659  3.594221  3.614899  3.752591  3.686203  3.751790  3.649883  3.702103  3.746303  3.558223  3.800000 
dram[2]:  3.669202  3.489286  3.693803  3.609964  3.557436  3.578164  3.665441  3.623656  3.676090  3.790898  3.841969  3.820413  3.579404  3.588448  3.717314  3.803828 
dram[3]:  3.707376  3.607889  3.852753  3.841463  3.672173  3.788366  3.669100  3.581423  3.682382  3.611602  3.618881  3.644689  3.554753  3.628146  3.680774  3.681920 
dram[4]:  3.517119  3.634506  3.681661  3.759417  3.739130  3.674389  3.697270  3.935018  3.644706  3.718899  3.734799  3.647522  3.665472  3.508158  3.730000  3.530516 
dram[5]:  3.679442  3.837963  3.769602  3.695864  3.780124  3.805825  3.714286  3.599269  3.782166  3.587244  3.664243  3.802663  3.660860  3.564692  3.636469  3.606205 
dram[6]:  3.748832  3.564848  3.611750  3.656647  3.745455  3.667866  3.663772  3.826603  3.716216  3.592875  3.709246  3.589176  3.570552  3.785969  3.581065  3.639364 
dram[7]:  3.619804  3.597849  3.758084  3.789203  3.673740  3.718218  3.811180  3.880155  3.608235  3.707288  3.648058  3.686441  3.520913  3.739609  3.622619  3.579078 
dram[8]:  3.733333  3.586364  3.771712  3.707286  3.739331  3.789474  3.712546  3.698718  3.648031  3.804240  3.612903  3.623279  3.633411  3.545342  3.582294  3.619296 
dram[9]:  3.722807  3.463030  3.622435  3.676507  3.720755  3.706228  3.704631  3.673697  3.647799  3.756161  3.625147  3.685504  3.677608  3.681764  3.590571  3.778999 
dram[10]:  3.682703  3.685815  3.687023  3.720140  3.751938  3.639175  3.737268  3.776529  3.811791  3.774942  3.733978  3.569560  3.613689  3.690909  3.624851  3.714286 
dram[11]:  3.671006  3.512545  3.571254  3.664549  3.631242  3.576970  3.761501  3.859927  3.688235  3.724855  3.625850  3.687109  3.635392  3.617752  3.783088  3.747793 
average row locality = 581627/158174 = 3.677134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2979      3040      3032      2826      2765      2786      3006      3043      2836      2794      3060      3109      3250      2815      2779      2848 
dram[1]:      3085      3071      3148      3026      3024      3033      2853      2847      2884      3002      3126      3105      3130      3258      2956      3271 
dram[2]:      2869      2892      3039      2970      2933      2878      2974      3024      3110      3071      2953      2945      2858      2953      3146      3168 
dram[3]:      3043      3091      3008      3148      2880      3054      3007      2957      2958      2854      3091      2967      2930      3141      3034      3292 
dram[4]:      2963      3180      3192      3089      2914      2850      2970      3261      3088      3093      2870      3222      3048      2982      3348      2997 
dram[5]:      3149      3293      3119      3035      3033      3126      3135      2945      2957      2965      3009      3123      3121      2917      3120      3016 
dram[6]:      3184      2923      2827      3161      3083      3055      2936      3215      3013      2816      3030      2905      2886      3173      3019      2971 
dram[7]:      2927      3328      3136      2946      2762      2830      3061      3002      3059      3095      2994      3036      2737      3035      3034      2864 
dram[8]:      3063      3133      3039      2949      3239      2869      3035      2875      2859      3042      2787      2879      3105      2827      2860      2765 
dram[9]:      3159      2842      2645      2986      2950      3146      2949      2950      2889      2890      3069      2978      3113      3063      2883      3085 
dram[10]:      3191      3120      2895      3175      2898      2814      3223      3014      3350      3237      3074      2987      3089      3217      3022      3213 
dram[11]:      3086      2916      2928      2883      2828      2939      3090      3159      3119      3211      3184      2933      3030      3021      3074      2957 
total dram reads = 578998
bank skew: 3350/2645 = 1.27
chip skew: 49519/46968 = 1.05
number of total write accesses:
dram[0]:        96        92         4        12        28        56        40        88        56        44        68        60        84        96        52        36 
dram[1]:       132        80         8         8        48        16        32        64        52        68        72        48       156       140        32        64 
dram[2]:       104       156         4         4        36        24        68        36        44        44        52        48       108       116        40        48 
dram[3]:        92        76         4         8        40        28        36        48        40        40        56        72        96       120        40        28 
dram[4]:        64        88         0        20        40        20        40        36        40        64        68        68        80       112        36        44 
dram[5]:        76        92        24        12        40        40        44        40        48        64        56        72       124       124        44        24 
dram[6]:       100        72         4         8        28        16        68        28        48        32        76        52        96        44        28        24 
dram[7]:       136        72         8         8        32        28        28        36        32        32        48        36       164        96        36        40 
dram[8]:        68        92         4         8        12        44        52        40        48        36        52        64       108       108        52        44 
dram[9]:        96        60        12        12        32        32        44        44        44        24        64        88        96       104        44        40 
dram[10]:        96        96        12         8        24        40        24        44        48        68        56        60       104       124        48        44 
dram[11]:        64        96        16         4        32        48        68        40        64        44        56        52       124       144        52        60 
total dram writes = 10516
min_bank_accesses = 0!
chip skew: 1020/724 = 1.41
average mf latency per bank:
dram[0]:        874      1287      1523      1815      3741       931      1077      1221       831       937       921       708       764       746      1122      1045
dram[1]:       1137      1058      1919      1231       839      4213       800      1099      1007       851       811       778       896       925       907      1238
dram[2]:        851       646      1151      1475       862       699       927       895       956       850       885       796       930       829      1371      1117
dram[3]:        845      5139      1664      1577       607      1104       866      1055       968       963       682       885       850       852       880      1084
dram[4]:       1335      1048      1349      1392       953      1013      1349      1043       861       791       921       749       630       877      1066      1327
dram[5]:       1185      3957      1169      1827       854       636      1000      1060       822       880       827       733       894       895      1313      1148
dram[6]:        753      4314      1396      1227      1119      3383      1164       969       869       952       766       759       738       603      1249       764
dram[7]:       1716      1017      1304      1237       796       961       915       758       876       696       739       649      1126       706      1057       965
dram[8]:       9020      1238      1426      1710      1433      1292      1106      1070       979       908       671       824       717       910      1400      1358
dram[9]:       4245      4252      1336      1383      4672      2985      1046      1068      1077      1185       678       892       741       866      1227      1229
dram[10]:       4167      1214      1535      1544       993       960       827      1188       757       901       686       930       786       823       948      1287
dram[11]:        755      1150      1700      1045      6225      3486      1083       762       964       963       776       698       828       817      1313      1100
maximum mf latency per bank:
dram[0]:        431       544       439       437       450       431       485       488       394       425       414       438       475       446       452       563
dram[1]:        433       447       453       437       493       389       439       529       497       441       406       415       431       438       486       424
dram[2]:        423       419       459       404       457       422       438       455       528       456       544       551       391       475       427       421
dram[3]:        472       421       415       432       452       403       429       417       469       431       444       455       415       443       471       429
dram[4]:        421       457       403       462       394       418       480       442       406       401       424       426       425       391       462       441
dram[5]:        465       459       434       499       472       473       494       487       500       486       416       445       482       457       436       441
dram[6]:        451       417       469       471       461       445       511       396       384       395       426       452       462       441       407       481
dram[7]:        448       449       464       393       390       421       419       439       442       433       466       455       394       405       436       452
dram[8]:        443       477       488       400       500       442       500       462       460       459       409       446       450       428       477       429
dram[9]:        533       515       458       466       534       500       454       443       511       399       465       475       445       440       468       475
dram[10]:        434       471       524       514       430       453       483       472       427       490       405       470       473       484       421       456
dram[11]:        407       448       438       434       422       470       432       416       421       507       404       413       424       415       412       417

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2647706 n_act=12877 n_pre=12861 n_ref_event=4554854588603069129 n_req=47196 n_rd=46968 n_rd_L2_A=0 n_write=0 n_wr_bk=912 bw_util=0.03519
n_activity=711066 dram_eff=0.1347
bk0: 2979a 2687531i bk1: 3040a 2686168i bk2: 3032a 2687163i bk3: 2826a 2689675i bk4: 2765a 2689760i bk5: 2786a 2688822i bk6: 3006a 2687029i bk7: 3043a 2686046i bk8: 2836a 2688689i bk9: 2794a 2689508i bk10: 3060a 2685437i bk11: 3109a 2686400i bk12: 3250a 2685061i bk13: 2815a 2688982i bk14: 2779a 2689703i bk15: 2848a 2689464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727286
Row_Buffer_Locality_read = 0.730370
Row_Buffer_Locality_write = 0.092105
Bank_Level_Parallism = 1.211383
Bank_Level_Parallism_Col = 1.126629
Bank_Level_Parallism_Ready = 1.023854
write_to_read_ratio_blp_rw_average = 0.022815
GrpLevelPara = 1.106182 

BW Util details:
bwutil = 0.035191 
total_CMD = 2721188 
util_bw = 95760 
Wasted_Col = 231144 
Wasted_Row = 154911 
Idle = 2239373 

BW Util Bottlenecks: 
RCDc_limit = 189247 
RCDWRc_limit = 1498 
WTRc_limit = 1521 
RTWc_limit = 3708 
CCDLc_limit = 59173 
rwq = 0 
CCDLc_limit_alone = 58731 
WTRc_limit_alone = 1395 
RTWc_limit_alone = 3392 

Commands details: 
total_CMD = 2721188 
n_nop = 2647706 
Read = 46968 
Write = 0 
L2_Alloc = 0 
L2_WB = 912 
n_act = 12877 
n_pre = 12861 
n_ref = 4554854588603069129 
n_req = 47196 
total_req = 47880 

Dual Bus Interface Util: 
issued_total_row = 25738 
issued_total_col = 47880 
Row_Bus_Util =  0.009458 
CoL_Bus_Util = 0.017595 
Either_Row_CoL_Bus_Util = 0.027004 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001851 
queue_avg = 0.271835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.271835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2644779 n_act=13375 n_pre=13359 n_ref_event=94308327271344 n_req=49074 n_rd=48819 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.03663
n_activity=735525 dram_eff=0.1355
bk0: 3085a 2684161i bk1: 3071a 2685871i bk2: 3148a 2685707i bk3: 3026a 2687737i bk4: 3024a 2686343i bk5: 3033a 2687427i bk6: 2853a 2688347i bk7: 2847a 2688331i bk8: 2884a 2688987i bk9: 3002a 2687496i bk10: 3126a 2686289i bk11: 3105a 2686054i bk12: 3130a 2685184i bk13: 3258a 2684236i bk14: 2956a 2686841i bk15: 3271a 2685064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727575
Row_Buffer_Locality_read = 0.730781
Row_Buffer_Locality_write = 0.113725
Bank_Level_Parallism = 1.217663
Bank_Level_Parallism_Col = 1.130014
Bank_Level_Parallism_Ready = 1.023938
write_to_read_ratio_blp_rw_average = 0.024481
GrpLevelPara = 1.109314 

BW Util details:
bwutil = 0.036630 
total_CMD = 2721188 
util_bw = 99678 
Wasted_Col = 239294 
Wasted_Row = 159531 
Idle = 2222685 

BW Util Bottlenecks: 
RCDc_limit = 196014 
RCDWRc_limit = 1699 
WTRc_limit = 2094 
RTWc_limit = 4039 
CCDLc_limit = 61018 
rwq = 0 
CCDLc_limit_alone = 60575 
WTRc_limit_alone = 1938 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 2721188 
n_nop = 2644779 
Read = 48819 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 13375 
n_pre = 13359 
n_ref = 94308327271344 
n_req = 49074 
total_req = 49839 

Dual Bus Interface Util: 
issued_total_row = 26734 
issued_total_col = 49839 
Row_Bus_Util =  0.009824 
CoL_Bus_Util = 0.018315 
Either_Row_CoL_Bus_Util = 0.028079 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.002146 
queue_avg = 0.282455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.282455
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2646444 n_act=13099 n_pre=13083 n_ref_event=0 n_req=48016 n_rd=47783 n_rd_L2_A=0 n_write=0 n_wr_bk=932 bw_util=0.0358
n_activity=719320 dram_eff=0.1354
bk0: 2869a 2687878i bk1: 2892a 2686282i bk2: 3039a 2687249i bk3: 2970a 2687746i bk4: 2933a 2687030i bk5: 2878a 2688277i bk6: 2974a 2687305i bk7: 3024a 2686787i bk8: 3110a 2686147i bk9: 3071a 2687335i bk10: 2953a 2688717i bk11: 2945a 2688962i bk12: 2858a 2688080i bk13: 2953a 2686623i bk14: 3146a 2685921i bk15: 3168a 2686191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727362
Row_Buffer_Locality_read = 0.730574
Row_Buffer_Locality_write = 0.068670
Bank_Level_Parallism = 1.217254
Bank_Level_Parallism_Col = 1.129659
Bank_Level_Parallism_Ready = 1.024881
write_to_read_ratio_blp_rw_average = 0.023430
GrpLevelPara = 1.108661 

BW Util details:
bwutil = 0.035804 
total_CMD = 2721188 
util_bw = 97430 
Wasted_Col = 234395 
Wasted_Row = 155626 
Idle = 2233737 

BW Util Bottlenecks: 
RCDc_limit = 192077 
RCDWRc_limit = 1590 
WTRc_limit = 1719 
RTWc_limit = 3935 
CCDLc_limit = 59675 
rwq = 0 
CCDLc_limit_alone = 59267 
WTRc_limit_alone = 1608 
RTWc_limit_alone = 3638 

Commands details: 
total_CMD = 2721188 
n_nop = 2646444 
Read = 47783 
Write = 0 
L2_Alloc = 0 
L2_WB = 932 
n_act = 13099 
n_pre = 13083 
n_ref = 0 
n_req = 48016 
total_req = 48715 

Dual Bus Interface Util: 
issued_total_row = 26182 
issued_total_col = 48715 
Row_Bus_Util =  0.009622 
CoL_Bus_Util = 0.017902 
Either_Row_CoL_Bus_Util = 0.027467 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002047 
queue_avg = 0.276649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.276649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2645578 n_act=13247 n_pre=13231 n_ref_event=0 n_req=48661 n_rd=48455 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.03622
n_activity=731607 dram_eff=0.1347
bk0: 3043a 2686481i bk1: 3091a 2685477i bk2: 3008a 2688721i bk3: 3148a 2687325i bk4: 2880a 2688273i bk5: 3054a 2687858i bk6: 3007a 2687289i bk7: 2957a 2687331i bk8: 2958a 2687947i bk9: 2854a 2688803i bk10: 3091a 2685624i bk11: 2967a 2687202i bk12: 2930a 2686689i bk13: 3141a 2684910i bk14: 3034a 2686861i bk15: 3292a 2684279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727913
Row_Buffer_Locality_read = 0.730699
Row_Buffer_Locality_write = 0.072816
Bank_Level_Parallism = 1.209211
Bank_Level_Parallism_Col = 1.124996
Bank_Level_Parallism_Ready = 1.023273
write_to_read_ratio_blp_rw_average = 0.021122
GrpLevelPara = 1.105401 

BW Util details:
bwutil = 0.036219 
total_CMD = 2721188 
util_bw = 98558 
Wasted_Col = 237817 
Wasted_Row = 159353 
Idle = 2225460 

BW Util Bottlenecks: 
RCDc_limit = 194926 
RCDWRc_limit = 1377 
WTRc_limit = 1453 
RTWc_limit = 3616 
CCDLc_limit = 60419 
rwq = 0 
CCDLc_limit_alone = 60035 
WTRc_limit_alone = 1351 
RTWc_limit_alone = 3334 

Commands details: 
total_CMD = 2721188 
n_nop = 2645578 
Read = 48455 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 13247 
n_pre = 13231 
n_ref = 0 
n_req = 48661 
total_req = 49279 

Dual Bus Interface Util: 
issued_total_row = 26478 
issued_total_col = 49279 
Row_Bus_Util =  0.009730 
CoL_Bus_Util = 0.018109 
Either_Row_CoL_Bus_Util = 0.027786 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.001944 
queue_avg = 0.282204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.282204
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2644644 n_act=13415 n_pre=13399 n_ref_event=0 n_req=49272 n_rd=49067 n_rd_L2_A=0 n_write=0 n_wr_bk=820 bw_util=0.03667
n_activity=735555 dram_eff=0.1356
bk0: 2963a 2686304i bk1: 3180a 2684642i bk2: 3192a 2685323i bk3: 3089a 2687330i bk4: 2914a 2688691i bk5: 2850a 2689298i bk6: 2970a 2687669i bk7: 3261a 2686627i bk8: 3088a 2686157i bk9: 3093a 2686564i bk10: 2870a 2688773i bk11: 3222a 2684479i bk12: 3048a 2686316i bk13: 2982a 2685601i bk14: 3348a 2684065i bk15: 2997a 2686275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727878
Row_Buffer_Locality_read = 0.730634
Row_Buffer_Locality_write = 0.068293
Bank_Level_Parallism = 1.213065
Bank_Level_Parallism_Col = 1.125906
Bank_Level_Parallism_Ready = 1.023106
write_to_read_ratio_blp_rw_average = 0.020958
GrpLevelPara = 1.106688 

BW Util details:
bwutil = 0.036666 
total_CMD = 2721188 
util_bw = 99774 
Wasted_Col = 240130 
Wasted_Row = 160467 
Idle = 2220817 

BW Util Bottlenecks: 
RCDc_limit = 197168 
RCDWRc_limit = 1421 
WTRc_limit = 1282 
RTWc_limit = 3516 
CCDLc_limit = 61207 
rwq = 0 
CCDLc_limit_alone = 60907 
WTRc_limit_alone = 1208 
RTWc_limit_alone = 3290 

Commands details: 
total_CMD = 2721188 
n_nop = 2644644 
Read = 49067 
Write = 0 
L2_Alloc = 0 
L2_WB = 820 
n_act = 13415 
n_pre = 13399 
n_ref = 0 
n_req = 49272 
total_req = 49887 

Dual Bus Interface Util: 
issued_total_row = 26814 
issued_total_col = 49887 
Row_Bus_Util =  0.009854 
CoL_Bus_Util = 0.018333 
Either_Row_CoL_Bus_Util = 0.028129 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.002051 
queue_avg = 0.283624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.283624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2644699 n_act=13334 n_pre=13318 n_ref_event=0 n_req=49294 n_rd=49063 n_rd_L2_A=0 n_write=0 n_wr_bk=924 bw_util=0.03674
n_activity=731413 dram_eff=0.1367
bk0: 3149a 2685122i bk1: 3293a 2684690i bk2: 3119a 2686594i bk3: 3035a 2687338i bk4: 3033a 2687453i bk5: 3126a 2686978i bk6: 3135a 2686286i bk7: 2945a 2687542i bk8: 2957a 2688268i bk9: 2965a 2686961i bk10: 3009a 2687057i bk11: 3123a 2686697i bk12: 3121a 2685245i bk13: 2917a 2686827i bk14: 3120a 2685682i bk15: 3016a 2686760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729643
Row_Buffer_Locality_read = 0.732568
Row_Buffer_Locality_write = 0.108225
Bank_Level_Parallism = 1.218937
Bank_Level_Parallism_Col = 1.131542
Bank_Level_Parallism_Ready = 1.025407
write_to_read_ratio_blp_rw_average = 0.022114
GrpLevelPara = 1.110636 

BW Util details:
bwutil = 0.036739 
total_CMD = 2721188 
util_bw = 99974 
Wasted_Col = 238346 
Wasted_Row = 158485 
Idle = 2224383 

BW Util Bottlenecks: 
RCDc_limit = 195410 
RCDWRc_limit = 1538 
WTRc_limit = 2061 
RTWc_limit = 3669 
CCDLc_limit = 61391 
rwq = 0 
CCDLc_limit_alone = 60967 
WTRc_limit_alone = 1922 
RTWc_limit_alone = 3384 

Commands details: 
total_CMD = 2721188 
n_nop = 2644699 
Read = 49063 
Write = 0 
L2_Alloc = 0 
L2_WB = 924 
n_act = 13334 
n_pre = 13318 
n_ref = 0 
n_req = 49294 
total_req = 49987 

Dual Bus Interface Util: 
issued_total_row = 26652 
issued_total_col = 49987 
Row_Bus_Util =  0.009794 
CoL_Bus_Util = 0.018370 
Either_Row_CoL_Bus_Util = 0.028109 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001961 
queue_avg = 0.286257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.286257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2646046 n_act=13196 n_pre=13180 n_ref_event=0 n_req=48378 n_rd=48197 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.03596
n_activity=720702 dram_eff=0.1358
bk0: 3184a 2685299i bk1: 2923a 2687149i bk2: 2827a 2688996i bk3: 3161a 2685971i bk4: 3083a 2686998i bk5: 3055a 2686730i bk6: 2936a 2687561i bk7: 3215a 2686117i bk8: 3013a 2687321i bk9: 2816a 2688974i bk10: 3030a 2686644i bk11: 2905a 2687813i bk12: 2886a 2687229i bk13: 3173a 2686439i bk14: 3019a 2686611i bk15: 2971a 2687493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727355
Row_Buffer_Locality_read = 0.729817
Row_Buffer_Locality_write = 0.071823
Bank_Level_Parallism = 1.216866
Bank_Level_Parallism_Col = 1.131816
Bank_Level_Parallism_Ready = 1.026941
write_to_read_ratio_blp_rw_average = 0.018309
GrpLevelPara = 1.110561 

BW Util details:
bwutil = 0.035956 
total_CMD = 2721188 
util_bw = 97842 
Wasted_Col = 234760 
Wasted_Row = 157900 
Idle = 2230686 

BW Util Bottlenecks: 
RCDc_limit = 194143 
RCDWRc_limit = 1265 
WTRc_limit = 1049 
RTWc_limit = 2955 
CCDLc_limit = 59776 
rwq = 0 
CCDLc_limit_alone = 59515 
WTRc_limit_alone = 1007 
RTWc_limit_alone = 2736 

Commands details: 
total_CMD = 2721188 
n_nop = 2646046 
Read = 48197 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 13196 
n_pre = 13180 
n_ref = 0 
n_req = 48378 
total_req = 48921 

Dual Bus Interface Util: 
issued_total_row = 26376 
issued_total_col = 48921 
Row_Bus_Util =  0.009693 
CoL_Bus_Util = 0.017978 
Either_Row_CoL_Bus_Util = 0.027614 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.002063 
queue_avg = 0.280869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.280869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2646579 n_act=13052 n_pre=13036 n_ref_event=0 n_req=48054 n_rd=47846 n_rd_L2_A=0 n_write=0 n_wr_bk=832 bw_util=0.03578
n_activity=719020 dram_eff=0.1354
bk0: 2927a 2686977i bk1: 3328a 2682983i bk2: 3136a 2686645i bk3: 2946a 2688784i bk4: 2762a 2689801i bk5: 2830a 2689738i bk6: 3061a 2687763i bk7: 3002a 2688762i bk8: 3059a 2686393i bk9: 3095a 2686751i bk10: 2994a 2686896i bk11: 3036a 2686854i bk12: 2737a 2687874i bk13: 3035a 2686846i bk14: 3034a 2686696i bk15: 2864a 2688175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728514
Row_Buffer_Locality_read = 0.731305
Row_Buffer_Locality_write = 0.086538
Bank_Level_Parallism = 1.212594
Bank_Level_Parallism_Col = 1.127036
Bank_Level_Parallism_Ready = 1.024237
write_to_read_ratio_blp_rw_average = 0.020900
GrpLevelPara = 1.105854 

BW Util details:
bwutil = 0.035777 
total_CMD = 2721188 
util_bw = 97356 
Wasted_Col = 234317 
Wasted_Row = 156462 
Idle = 2233053 

BW Util Bottlenecks: 
RCDc_limit = 191734 
RCDWRc_limit = 1407 
WTRc_limit = 1598 
RTWc_limit = 3562 
CCDLc_limit = 60196 
rwq = 0 
CCDLc_limit_alone = 59815 
WTRc_limit_alone = 1536 
RTWc_limit_alone = 3243 

Commands details: 
total_CMD = 2721188 
n_nop = 2646579 
Read = 47846 
Write = 0 
L2_Alloc = 0 
L2_WB = 832 
n_act = 13052 
n_pre = 13036 
n_ref = 0 
n_req = 48054 
total_req = 48678 

Dual Bus Interface Util: 
issued_total_row = 26088 
issued_total_col = 48678 
Row_Bus_Util =  0.009587 
CoL_Bus_Util = 0.017889 
Either_Row_CoL_Bus_Util = 0.027418 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.002104 
queue_avg = 0.279979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.279979
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2647291 n_act=12940 n_pre=12924 n_ref_event=0 n_req=47534 n_rd=47326 n_rd_L2_A=0 n_write=0 n_wr_bk=832 bw_util=0.03539
n_activity=712527 dram_eff=0.1352
bk0: 3063a 2686928i bk1: 3133a 2684857i bk2: 3039a 2687771i bk3: 2949a 2688910i bk4: 3239a 2685320i bk5: 2869a 2689431i bk6: 3035a 2686985i bk7: 2875a 2689126i bk8: 2859a 2688407i bk9: 3042a 2687944i bk10: 2787a 2689244i bk11: 2879a 2688517i bk12: 3105a 2685401i bk13: 2827a 2687826i bk14: 2860a 2688230i bk15: 2765a 2690040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727900
Row_Buffer_Locality_read = 0.730740
Row_Buffer_Locality_write = 0.081731
Bank_Level_Parallism = 1.214031
Bank_Level_Parallism_Col = 1.127958
Bank_Level_Parallism_Ready = 1.023176
write_to_read_ratio_blp_rw_average = 0.021643
GrpLevelPara = 1.107988 

BW Util details:
bwutil = 0.035395 
total_CMD = 2721188 
util_bw = 96316 
Wasted_Col = 231005 
Wasted_Row = 154280 
Idle = 2239587 

BW Util Bottlenecks: 
RCDc_limit = 189929 
RCDWRc_limit = 1361 
WTRc_limit = 1557 
RTWc_limit = 3606 
CCDLc_limit = 58614 
rwq = 0 
CCDLc_limit_alone = 58229 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 3325 

Commands details: 
total_CMD = 2721188 
n_nop = 2647291 
Read = 47326 
Write = 0 
L2_Alloc = 0 
L2_WB = 832 
n_act = 12940 
n_pre = 12924 
n_ref = 0 
n_req = 47534 
total_req = 48158 

Dual Bus Interface Util: 
issued_total_row = 25864 
issued_total_col = 48158 
Row_Bus_Util =  0.009505 
CoL_Bus_Util = 0.017697 
Either_Row_CoL_Bus_Util = 0.027156 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001692 
queue_avg = 0.271275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.271275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2646848 n_act=13029 n_pre=13013 n_ref_event=0 n_req=47806 n_rd=47597 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.0356
n_activity=715533 dram_eff=0.1354
bk0: 3159a 2685415i bk1: 2842a 2687346i bk2: 2645a 2690782i bk3: 2986a 2687984i bk4: 2950a 2688147i bk5: 3146a 2686300i bk6: 2949a 2688196i bk7: 2950a 2688090i bk8: 2889a 2688300i bk9: 2890a 2689590i bk10: 3069a 2685550i bk11: 2978a 2687349i bk12: 3113a 2685692i bk13: 3063a 2686446i bk14: 2883a 2687942i bk15: 3085a 2687366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727587
Row_Buffer_Locality_read = 0.730382
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.213495
Bank_Level_Parallism_Col = 1.126391
Bank_Level_Parallism_Ready = 1.023799
write_to_read_ratio_blp_rw_average = 0.020748
GrpLevelPara = 1.107961 

BW Util details:
bwutil = 0.035597 
total_CMD = 2721188 
util_bw = 96866 
Wasted_Col = 232731 
Wasted_Row = 155973 
Idle = 2235618 

BW Util Bottlenecks: 
RCDc_limit = 191395 
RCDWRc_limit = 1412 
WTRc_limit = 1300 
RTWc_limit = 3270 
CCDLc_limit = 59010 
rwq = 0 
CCDLc_limit_alone = 58702 
WTRc_limit_alone = 1253 
RTWc_limit_alone = 3009 

Commands details: 
total_CMD = 2721188 
n_nop = 2646848 
Read = 47597 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 13029 
n_pre = 13013 
n_ref = 0 
n_req = 47806 
total_req = 48433 

Dual Bus Interface Util: 
issued_total_row = 26042 
issued_total_col = 48433 
Row_Bus_Util =  0.009570 
CoL_Bus_Util = 0.017798 
Either_Row_CoL_Bus_Util = 0.027319 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.001816 
queue_avg = 0.273801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.273801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2644058 n_act=13446 n_pre=13430 n_ref_event=0 n_req=49743 n_rd=49519 n_rd_L2_A=0 n_write=0 n_wr_bk=896 bw_util=0.03705
n_activity=735792 dram_eff=0.137
bk0: 3191a 2684815i bk1: 3120a 2685576i bk2: 2895a 2688447i bk3: 3175a 2686023i bk4: 2898a 2688941i bk5: 2814a 2689319i bk6: 3223a 2685713i bk7: 3014a 2688320i bk8: 3350a 2684731i bk9: 3237a 2685416i bk10: 3074a 2686814i bk11: 2987a 2686516i bk12: 3089a 2685315i bk13: 3217a 2684085i bk14: 3022a 2686335i bk15: 3213a 2685316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729811
Row_Buffer_Locality_read = 0.732709
Row_Buffer_Locality_write = 0.089286
Bank_Level_Parallism = 1.218091
Bank_Level_Parallism_Col = 1.129848
Bank_Level_Parallism_Ready = 1.023281
write_to_read_ratio_blp_rw_average = 0.021730
GrpLevelPara = 1.110229 

BW Util details:
bwutil = 0.037054 
total_CMD = 2721188 
util_bw = 100830 
Wasted_Col = 240196 
Wasted_Row = 159795 
Idle = 2220367 

BW Util Bottlenecks: 
RCDc_limit = 197146 
RCDWRc_limit = 1525 
WTRc_limit = 1736 
RTWc_limit = 3726 
CCDLc_limit = 61616 
rwq = 0 
CCDLc_limit_alone = 61211 
WTRc_limit_alone = 1628 
RTWc_limit_alone = 3429 

Commands details: 
total_CMD = 2721188 
n_nop = 2644058 
Read = 49519 
Write = 0 
L2_Alloc = 0 
L2_WB = 896 
n_act = 13446 
n_pre = 13430 
n_ref = 0 
n_req = 49743 
total_req = 50415 

Dual Bus Interface Util: 
issued_total_row = 26876 
issued_total_col = 50415 
Row_Bus_Util =  0.009877 
CoL_Bus_Util = 0.018527 
Either_Row_CoL_Bus_Util = 0.028344 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.002087 
queue_avg = 0.286339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.286339
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=2721188 n_nop=2645536 n_act=13242 n_pre=13226 n_ref_event=0 n_req=48599 n_rd=48358 n_rd_L2_A=0 n_write=0 n_wr_bk=964 bw_util=0.03625
n_activity=727429 dram_eff=0.1356
bk0: 3086a 2685950i bk1: 2916a 2686306i bk2: 2928a 2687448i bk3: 2883a 2689015i bk4: 2828a 2688982i bk5: 2939a 2687497i bk6: 3090a 2686771i bk7: 3159a 2687043i bk8: 3119a 2685891i bk9: 3211a 2685626i bk10: 3184a 2684506i bk11: 2933a 2688038i bk12: 3030a 2685866i bk13: 3021a 2685714i bk14: 3074a 2687070i bk15: 2957a 2688080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727669
Row_Buffer_Locality_read = 0.730799
Row_Buffer_Locality_write = 0.099585
Bank_Level_Parallism = 1.214548
Bank_Level_Parallism_Col = 1.126681
Bank_Level_Parallism_Ready = 1.023473
write_to_read_ratio_blp_rw_average = 0.024060
GrpLevelPara = 1.106741 

BW Util details:
bwutil = 0.036250 
total_CMD = 2721188 
util_bw = 98644 
Wasted_Col = 237422 
Wasted_Row = 158484 
Idle = 2226638 

BW Util Bottlenecks: 
RCDc_limit = 194049 
RCDWRc_limit = 1620 
WTRc_limit = 1675 
RTWc_limit = 3874 
CCDLc_limit = 60479 
rwq = 0 
CCDLc_limit_alone = 60086 
WTRc_limit_alone = 1589 
RTWc_limit_alone = 3567 

Commands details: 
total_CMD = 2721188 
n_nop = 2645536 
Read = 48358 
Write = 0 
L2_Alloc = 0 
L2_WB = 964 
n_act = 13242 
n_pre = 13226 
n_ref = 0 
n_req = 48599 
total_req = 49322 

Dual Bus Interface Util: 
issued_total_row = 26468 
issued_total_col = 49322 
Row_Bus_Util =  0.009727 
CoL_Bus_Util = 0.018125 
Either_Row_CoL_Bus_Util = 0.027801 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.001824 
queue_avg = 0.280726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.280726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 200764, Miss = 24970, Miss_rate = 0.124, Pending_hits = 10647, Reservation_fails = 0
L2_cache_bank[1]: Access = 125821, Miss = 24343, Miss_rate = 0.193, Pending_hits = 8733, Reservation_fails = 0
L2_cache_bank[2]: Access = 148762, Miss = 25858, Miss_rate = 0.174, Pending_hits = 11503, Reservation_fails = 0
L2_cache_bank[3]: Access = 199192, Miss = 25272, Miss_rate = 0.127, Pending_hits = 9471, Reservation_fails = 0
L2_cache_bank[4]: Access = 130066, Miss = 25310, Miss_rate = 0.195, Pending_hits = 11027, Reservation_fails = 0
L2_cache_bank[5]: Access = 121863, Miss = 24743, Miss_rate = 0.203, Pending_hits = 8813, Reservation_fails = 0
L2_cache_bank[6]: Access = 139657, Miss = 25315, Miss_rate = 0.181, Pending_hits = 9971, Reservation_fails = 0
L2_cache_bank[7]: Access = 211897, Miss = 25016, Miss_rate = 0.118, Pending_hits = 9771, Reservation_fails = 0
L2_cache_bank[8]: Access = 137021, Miss = 25522, Miss_rate = 0.186, Pending_hits = 9615, Reservation_fails = 0
L2_cache_bank[9]: Access = 149425, Miss = 25647, Miss_rate = 0.172, Pending_hits = 10512, Reservation_fails = 0
L2_cache_bank[10]: Access = 137272, Miss = 25024, Miss_rate = 0.182, Pending_hits = 10289, Reservation_fails = 0
L2_cache_bank[11]: Access = 200267, Miss = 26550, Miss_rate = 0.133, Pending_hits = 10943, Reservation_fails = 0
L2_cache_bank[12]: Access = 242658, Miss = 25335, Miss_rate = 0.104, Pending_hits = 8461, Reservation_fails = 0
L2_cache_bank[13]: Access = 119043, Miss = 24413, Miss_rate = 0.205, Pending_hits = 9845, Reservation_fails = 0
L2_cache_bank[14]: Access = 122636, Miss = 25637, Miss_rate = 0.209, Pending_hits = 9853, Reservation_fails = 0
L2_cache_bank[15]: Access = 135493, Miss = 24172, Miss_rate = 0.178, Pending_hits = 9220, Reservation_fails = 0
L2_cache_bank[16]: Access = 237221, Miss = 24481, Miss_rate = 0.103, Pending_hits = 10962, Reservation_fails = 0
L2_cache_bank[17]: Access = 219502, Miss = 24888, Miss_rate = 0.113, Pending_hits = 9487, Reservation_fails = 0
L2_cache_bank[18]: Access = 246989, Miss = 24784, Miss_rate = 0.100, Pending_hits = 9576, Reservation_fails = 0
L2_cache_bank[19]: Access = 265921, Miss = 24920, Miss_rate = 0.094, Pending_hits = 9708, Reservation_fails = 0
L2_cache_bank[20]: Access = 203978, Miss = 25622, Miss_rate = 0.126, Pending_hits = 10371, Reservation_fails = 0
L2_cache_bank[21]: Access = 143688, Miss = 26461, Miss_rate = 0.184, Pending_hits = 9302, Reservation_fails = 0
L2_cache_bank[22]: Access = 188610, Miss = 25593, Miss_rate = 0.136, Pending_hits = 10084, Reservation_fails = 0
L2_cache_bank[23]: Access = 221919, Miss = 24933, Miss_rate = 0.112, Pending_hits = 9405, Reservation_fails = 0
L2_total_cache_accesses = 4249665
L2_total_cache_misses = 604809
L2_total_cache_miss_rate = 0.1423
L2_total_cache_pending_hits = 237569
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3323200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 237400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 177206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 401859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 237467
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4377132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 110000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=4249665
icnt_total_pkts_simt_to_mem=4249665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8065
	minimum = 5
	maximum = 217
Network latency average = 11.7973
	minimum = 5
	maximum = 183
Slowest packet = 4621174
Flit latency average = 11.7973
	minimum = 5
	maximum = 183
Slowest flit = 4627539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0947456
	minimum = 0 (at node 30)
	maximum = 0.411097 (at node 3)
Accepted packet rate average = 0.0947456
	minimum = 0 (at node 30)
	maximum = 0.411097 (at node 3)
Injected flit rate average = 0.0947456
	minimum = 0 (at node 30)
	maximum = 0.411097 (at node 3)
Accepted flit rate average= 0.0947456
	minimum = 0 (at node 30)
	maximum = 0.411097 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6584 (2 samples)
	minimum = 5 (2 samples)
	maximum = 243 (2 samples)
Network latency average = 13.615 (2 samples)
	minimum = 5 (2 samples)
	maximum = 202.5 (2 samples)
Flit latency average = 13.615 (2 samples)
	minimum = 5 (2 samples)
	maximum = 202.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.106239 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.461095 (2 samples)
Accepted packet rate average = 0.106239 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.461095 (2 samples)
Injected flit rate average = 0.106239 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.461095 (2 samples)
Accepted flit rate average = 0.106239 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.461095 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 56 sec (3596 sec)
gpgpu_simulation_rate = 105496 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)
gpgpu_silicon_slowdown = 3310747x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time spent in different stages of GPU_CUDA KERNEL:
 0.000008000000 s,  0.000000448339 % : GPU: SET DEVICE / DRIVER INIT
 0.000001000000 s,  0.000000056042 % : GPU MEM: ALO
 3.048306941986 s,  0.170834332705 % : GPU MEM: COPY IN
1781.309326171875 s, 99.828788757324 % : GPU: KERNEL
 0.006759999786 s,  0.000378846365 % : GPU MEM: COPY OUT
 0.000000000000 s,  0.000000000000 % : GPU MEM: FRE
Total time:
1784.364379882812 s
> > > > > > > > > > 
GPGPU-Sim: *** exit detected ***
