{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1533794804399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1533794804399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddr 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"ddr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533794804451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533794804503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533794804504 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock4 " "Compensate clock of PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has been set to clock4" {  } { { "db/pll_altpll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 1015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1533794804584 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 1019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1533794804607 ""}  } { { "db/pll_altpll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 1015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1533794804607 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t0j1:auto_generated\|ram_block1a0 " "Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t0j1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1533794804610 "|golden_top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1533794804610 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533794804935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533794804958 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533794805392 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 13511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533794805427 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 13513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533794805427 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 13515 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533794805427 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 13517 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533794805427 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533794805427 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533794805429 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533794805429 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533794805429 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533794805429 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1533794805440 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1533794805811 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 225 " "No exact pin location assignment(s) for 3 pins of 225 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1533794806635 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533794808391 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533794808391 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533794808391 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1533794808391 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ddr3_nios.sdc " "Synopsys Design Constraints File file not found: 'ddr3_nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1533794808436 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533794808436 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1533794808448 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1533794808448 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1533794808512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1533794808512 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1533794808573 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1533794808573 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1533794808573 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Fall) pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Fall) to pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1533794808573 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1533794808573 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1533794808574 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533794808574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533794808574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533794808574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533794808574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  33.333 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533794808574 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1533794808574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533794809039 ""}  } { { "db/pll_altpll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 1015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533794809039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533794809039 ""}  } { { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 2166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533794809039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533794809039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 7356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533794809039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 7381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533794809039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 3065 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533794809039 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533794809039 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 5068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533794809039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533794810355 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533794810366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533794810367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533794810382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533794810406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533794810440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533794810440 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533794810453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533794810854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1533794810867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533794810867 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 2 1 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1533794810963 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1533794810963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1533794810963 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 36 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 44 4 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 44 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 47 1 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 47 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 9 31 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 7 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 47 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 47 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 36 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533794810965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1533794810965 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1533794810965 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[4\] MTL2_DCLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"MTL2_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v" 120 0 0 } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 382 0 0 } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 222 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1533794811240 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_I2C_SCL " "Node \"CLK_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_I2C_SDA " "Node \"CLK_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_CORE_EN " "Node \"MIPI_CORE_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_CORE_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_WP " "Node \"MIPI_WP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_WP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1533794811668 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1533794811668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533794811673 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1533794811698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533794814979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533794816742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533794816854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533794820020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533794820021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533794822124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1533794828220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533794828220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1533794828939 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1533794828939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1533794828939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533794828942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.57 " "Total time spent on timing analysis during the Fitter is 3.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1533794829370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533794829469 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1533794829469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533794833355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533794833357 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1533794833357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533794837223 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533794839463 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1533794840617 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 MAX 10 " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_AP 3.3-V LVTTL W9 " "Pin HDMI_AP uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_AP } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_AP" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_CLK 3.3-V LVTTL P11 " "Pin HDMI_RX_CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[0\] 3.3-V LVTTL AA9 " "Pin HDMI_RX_D\[0\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[1\] 3.3-V LVTTL AB9 " "Pin HDMI_RX_D\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[2\] 3.3-V LVTTL Y10 " "Pin HDMI_RX_D\[2\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[3\] 3.3-V LVTTL AA10 " "Pin HDMI_RX_D\[3\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[4\] 3.3-V LVTTL AB10 " "Pin HDMI_RX_D\[4\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[4\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[5\] 3.3-V LVTTL Y11 " "Pin HDMI_RX_D\[5\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[5\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[6\] 3.3-V LVTTL AA11 " "Pin HDMI_RX_D\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[6\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[7\] 3.3-V LVTTL AB11 " "Pin HDMI_RX_D\[7\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[7\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[8\] 3.3-V LVTTL Y14 " "Pin HDMI_RX_D\[8\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[8\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[9\] 3.3-V LVTTL AB15 " "Pin HDMI_RX_D\[9\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[9\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[10\] 3.3-V LVTTL AA15 " "Pin HDMI_RX_D\[10\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[10\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[11\] 3.3-V LVTTL W14 " "Pin HDMI_RX_D\[11\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[11\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[12\] 3.3-V LVTTL V14 " "Pin HDMI_RX_D\[12\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[12\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[13\] 3.3-V LVTTL V15 " "Pin HDMI_RX_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[13\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[14\] 3.3-V LVTTL U15 " "Pin HDMI_RX_D\[14\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[14\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[15\] 3.3-V LVTTL AB14 " "Pin HDMI_RX_D\[15\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[15\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[16\] 3.3-V LVTTL AA14 " "Pin HDMI_RX_D\[16\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[16\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[17\] 3.3-V LVTTL AB13 " "Pin HDMI_RX_D\[17\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[17\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[18\] 3.3-V LVTTL Y13 " "Pin HDMI_RX_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[18\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[19\] 3.3-V LVTTL AB12 " "Pin HDMI_RX_D\[19\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[19\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[20\] 3.3-V LVTTL AA12 " "Pin HDMI_RX_D\[20\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[20\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[21\] 3.3-V LVTTL W13 " "Pin HDMI_RX_D\[21\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[21\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[22\] 3.3-V LVTTL W12 " "Pin HDMI_RX_D\[22\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[22\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_D\[23\] 3.3-V LVTTL V13 " "Pin HDMI_RX_D\[23\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_D[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_D\[23\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_DE 3.3-V LVTTL W10 " "Pin HDMI_RX_DE uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_DE } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_DE" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_INT1 3.3-V LVTTL P12 " "Pin HDMI_RX_INT1 uses I/O standard 3.3-V LVTTL at P12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_INT1 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_INT1" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_VS 3.3-V LVTTL W11 " "Pin HDMI_RX_VS uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_VS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_VS" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL V10 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL U6 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at U6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL W5 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL V7 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL V5 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL W4 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at W4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL V4 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL W3 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL W6 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL W7 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL Y3 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[10\] 3.3-V LVTTL Y4 " "Pin MIPI_PIXEL_D\[10\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[10\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[11\] 3.3-V LVTTL Y5 " "Pin MIPI_PIXEL_D\[11\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[11\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[12\] 3.3-V LVTTL AB3 " "Pin MIPI_PIXEL_D\[12\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[12\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[13\] 3.3-V LVTTL AB4 " "Pin MIPI_PIXEL_D\[13\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[13\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[14\] 3.3-V LVTTL AA5 " "Pin MIPI_PIXEL_D\[14\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[14\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[15\] 3.3-V LVTTL AB5 " "Pin MIPI_PIXEL_D\[15\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[15\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[16\] 3.3-V LVTTL AB7 " "Pin MIPI_PIXEL_D\[16\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[16\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[17\] 3.3-V LVTTL Y8 " "Pin MIPI_PIXEL_D\[17\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[17\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[18\] 3.3-V LVTTL AA8 " "Pin MIPI_PIXEL_D\[18\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[18\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[19\] 3.3-V LVTTL AA7 " "Pin MIPI_PIXEL_D\[19\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[19\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[20\] 3.3-V LVTTL Y7 " "Pin MIPI_PIXEL_D\[20\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[20\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[21\] 3.3-V LVTTL AB6 " "Pin MIPI_PIXEL_D\[21\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[21\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[22\] 3.3-V LVTTL AA6 " "Pin MIPI_PIXEL_D\[22\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[22\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[23\] 3.3-V LVTTL Y6 " "Pin MIPI_PIXEL_D\[23\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[23\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AA2 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AA1 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_RX_CLK 3.3-V LVTTL J10 " "Pin NET_RX_CLK uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { NET_RX_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_RX_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_TX_CLK 3.3-V LVTTL E11 " "Pin NET_TX_CLK uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { NET_TX_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_TX_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_DRDY_n 3.3-V LVTTL Y19 " "Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_DRDY_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AB18 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AA19 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AB19 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AA20 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL Y17 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AA17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V16 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W15 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AB16 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL AA16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL Y16 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_I2C_SCL 3.3-V LVTTL R13 " "Pin HDMI_I2C_SCL uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_I2C_SDA 3.3-V LVTTL P13 " "Pin HDMI_I2C_SDA uses I/O standard 3.3-V LVTTL at P13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_LRCLK 3.3-V LVTTL V11 " "Pin HDMI_LRCLK uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_MCLK 3.3-V LVTTL R12 " "Pin HDMI_MCLK uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_HS 3.3-V LVTTL V12 " "Pin HDMI_RX_HS uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_HS" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RX_RESET_n 3.3-V LVTTL AA13 " "Pin HDMI_RX_RESET_n uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_RESET_n" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_SCLK 3.3-V LVTTL W8 " "Pin HDMI_SCLK uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LSENSOR_INT 3.3-V LVTTL M2 " "Pin LSENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_INT" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LSENSOR_SDA 3.3-V LVTTL T3 " "Pin LSENSOR_SDA uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL Y2 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PM_I2C_SDA 3.3-V LVTTL E9 " "Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL V3 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL U1 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL P3 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL R3 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_I2C_SDA 3.3-V LVTTL W18 " "Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at W18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL2_I2C_SDA 3.3-V LVTTL P10 " "Pin MTL2_I2C_SDA uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL2_INT 3.3-V LVTTL R10 " "Pin MTL2_INT uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_INT" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533794840729 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1533794840729 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "45 " "Following 45 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SDA a permanently disabled " "Pin CAMERA_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently disabled " "Pin DAC_DATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 199 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SCLK a permanently disabled " "Pin GSENSOR_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_RX_HS a permanently disabled " "Pin HDMI_RX_HS has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_HS" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_RX_RESET_n a permanently disabled " "Pin HDMI_RX_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_RX_RESET_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RX_RESET_n" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_INT a permanently disabled " "Pin LSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_INT" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_SDA a permanently disabled " "Pin LSENSOR_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SDA a permanently disabled " "Pin MIPI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET_MDIO a permanently disabled " "Pin NET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { NET_MDIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_MDIO" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SDA a permanently disabled " "Pin PM_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 257 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL2_I2C_SDA a permanently disabled " "Pin MTL2_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MTL2_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL2_I2C_SDA" } } } } { "golden_top.v" "" { Text "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533794840746 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1533794840746 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1533794840758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/output_files/ddr.fit.smsg " "Generated suppressed messages file E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/output_files/ddr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533794841364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 81 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5478 " "Peak virtual memory: 5478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533794843753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 09 14:07:23 2018 " "Processing ended: Thu Aug 09 14:07:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533794843753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533794843753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533794843753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533794843753 ""}
