// Seed: 3157497667
macromodule module_0 (
    input wand id_0,
    input wor void id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12,
    input wire id_13,
    output supply0 id_14,
    output wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wire id_18
);
  wire id_20;
  wire id_21, id_22;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    output wand id_9,
    output wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wor id_15
    , id_23,
    input supply0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply0 id_20,
    input wor id_21
);
  assign id_17 = 1;
  assign id_11 = 1 == id_15;
  wand id_24, id_25, id_26 = id_4;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_4,
      id_9,
      id_8,
      id_18,
      id_25,
      id_8,
      id_26,
      id_21,
      id_18,
      id_18,
      id_26,
      id_16,
      id_11,
      id_2,
      id_19,
      id_24,
      id_26
  );
endmodule
