verilog xil_defaultlib --include "../../../../zynq.srcs/sources_1/bd/test/ipshared/ec67/hdl" --include "../../../../zynq.srcs/sources_1/bd/test/ipshared/70cf/hdl" --include "../../../../zynq.srcs/sources_1/bd/test/ip/test_processing_system7_0_1" \
"../../../bd/test/sim/test.v" \
"../../../bd/test/ip/test_processing_system7_0_1/sim/test_processing_system7_0_1.v" \
"../../../bd/test/ipshared/80dd/src/ad.v" \
"../../../bd/test/ipshared/80dd/hdl/adc_controler_v1_0_AXI_adc.v" \
"../../../bd/test/ipshared/80dd/hdl/adc_controler_v1_0.v" \
"../../../bd/test/ip/test_adc_controler_0_0/sim/test_adc_controler_0_0.v" \
"../../../bd/test/ip/test_auto_pc_0/sim/test_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
