// Seed: 2355156393
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_2.id_1 = 0;
  localparam id_6 = {1{1}} ? 1 : (-1), id_7 = -1, id_8 = 1;
  logic id_9;
endmodule
module module_1 (
    id_1[-1 :-1]
);
  input logic [7:0] id_1;
  wire [1 : 1] id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd38
) (
    output tri0 id_0,
    input  wor  _id_1,
    output wire id_2,
    output tri0 id_3
);
  wire [id_1 : id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  bit [-1 : (  !  1 'b0 )] id_6;
  initial if (-1 <-> -1'b0) id_6 <= -1;
endmodule
