<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="deaeb160-b426-4867-9e77-2f01228efdf8" class="confluenceTable"><colgroup><col style="width: 109.0px;"/><col style="width: 140.0px;"/><col style="width: 71.0px;"/><col style="width: 99.0px;"/><col style="width: 99.0px;"/><col style="width: 242.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Date</strong></p></th><th class="confluenceTh"><p><strong>RTL</strong></p></th><th class="confluenceTh"><p><strong>Ncore</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th class="confluenceTh"><p><strong>Summary</strong></p></th></tr><tr><td class="confluenceTd"><p>06/12/2023</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/mobileye/Meye6.6_with_1h_encoded_skid_buffer_before/top_metrics.html" rel="nofollow">Before QoS bandwidth change</a></p></td><td class="confluenceTd"><p>3.6</p></td><td class="confluenceTd"><p>ME Config</p></td><td class="confluenceTd"><p>RTLA </p><p>1.06G, 5nm, ULVT 0%</p></td><td class="confluenceTd"><p>dce, dmi timing clean for reg2reg &amp; macro paths. </p></td></tr><tr><td class="confluenceTd"><p>06/12/2023</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/mobileye/Meye6.6_with_Bin_encoded_skid_buffer_after/top_metrics.html" rel="nofollow">After QoS bandwidth change</a></p></td><td class="confluenceTd"><p>3.6</p></td><td class="confluenceTd"><p>ME Config</p></td><td class="confluenceTd"><p>RTLA </p><p>1.06G, 5nm, ULVT 0%</p></td><td class="confluenceTd"><p>dce timing clean for reg2reg &amp; macro paths. Dmi has few reg2reg failing paths (WNS = -0.018) due to high LoLs.</p></td></tr></tbody></table></div><p>Note: These runs are based on Mobileye Config. Clock is 1.06G, ULVT is 0%, uncertainty 15%</p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="1529d2ee-9440-4ff9-a01a-8e7fcb568164" class="confluenceTable"><colgroup><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>Timing</strong></p></td><td class="confluenceTd"><p><strong>Total Cells</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Macro</strong></p></td></tr><tr><td class="confluenceTd"><p>Before QoS BW change (64 skid buffer + 192 skid fifo)</p></td><td class="confluenceTd"><p>clean</p></td><td class="confluenceTd"><p>353535</p></td><td class="confluenceTd"><p>75484</p></td><td class="confluenceTd"><p>152</p></td></tr><tr><td class="confluenceTd"><p>After QoS BW improvement (256 skid buffer)</p></td><td class="confluenceTd"><p>clean</p></td><td class="confluenceTd"><p>469679</p></td><td class="confluenceTd"><p>75899</p></td><td class="confluenceTd"><p>152</p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="daa48f9b-fa64-4b86-806c-71d77c794917" class="confluenceTable"><colgroup><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>Timing</strong></p></td><td class="confluenceTd"><p><strong>Total Cells</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Macro</strong></p></td></tr><tr><td class="confluenceTd"><p>Before QoS BW change (64 skid buffer + 192 skid fifo)</p></td><td class="confluenceTd"><p>clean</p></td><td class="confluenceTd"><p>424362</p></td><td class="confluenceTd"><p>176583</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>After QoS BW improvement (256 skid buffer)</p></td><td class="confluenceTd"><p>clean</p></td><td class="confluenceTd"><p>524598</p></td><td class="confluenceTd"><p>169875</p></td><td class="confluenceTd"><p>4</p></td></tr></tbody></table></div><p><strong> Summary:</strong></p><p><em>Pros:</em></p><ol start="1"><li><p>DMI has 6.7k flops reduction after the change.</p></li><li><p>No change in DCE timing (timing is clean before/after).</p></li><li><p>DMI has few reg2reg violations (WNS : -0.018) after the change, it has 53 LoLs.</p></li></ol><p><em>Cons:</em></p><ol start="1"><li><p>DCE has ~400 flops increased that could be the way constant propagation optimized flops in each runs.</p></li><li><p>~100k combinational cells increased after the change in both blocks. Mainly buffers are added due to high net connectivity after the change.</p></li></ol><p />