Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct 28 16:21:25 2025
| Host         : 25STC155L20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gray_counter_top_timing_summary_routed.rpt -pb gray_counter_top_timing_summary_routed.pb -rpx gray_counter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gray_counter_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_gen/counter_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  clk_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    clk_gen/counter_reg[20]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.947 r  clk_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.947    clk_gen/counter_reg[24]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    clk_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  clk_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    clk_gen/counter_reg[20]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.836 r  clk_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.836    clk_gen/counter_reg[24]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    clk_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 r  clk_gen/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.833    clk_gen/counter_reg[20]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    clk_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.812 r  clk_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.812    clk_gen/counter_reg[20]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    clk_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.738 r  clk_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.738    clk_gen/counter_reg[20]_i_1_n_5
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    clk_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  clk_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.499    clk_gen/counter_reg[16]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.722 r  clk_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.722    clk_gen/counter_reg[20]_i_1_n_7
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    clk_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.719 r  clk_gen/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.719    clk_gen/counter_reg[16]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    clk_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.698 r  clk_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.698    clk_gen/counter_reg[16]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    clk_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.624 r  clk_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.624    clk_gen/counter_reg[16]_i_1_n_5
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    clk_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.151    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  clk_gen/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.369    clk_gen/counter_reg_n_0_[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.043 r  clk_gen/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.043    clk_gen/counter_reg[0]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  clk_gen/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    clk_gen/counter_reg[4]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  clk_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    clk_gen/counter_reg[8]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  clk_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    clk_gen/counter_reg[12]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.608 r  clk_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.608    clk_gen/counter_reg[16]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    clk_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  clk_gen/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    clk_gen/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  clk_gen/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    clk_gen/counter[0]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  clk_gen/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    clk_gen/counter_reg[0]_i_1_n_7
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_gen/counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    clk_gen/counter_reg_n_0_[20]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  clk_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    clk_gen/counter_reg[20]_i_1_n_7
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    clk_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_gen/counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.786    clk_gen/counter_reg_n_0_[24]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  clk_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    clk_gen/counter_reg[24]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    clk_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clk_gen/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.787    clk_gen/counter_reg_n_0_[16]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  clk_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    clk_gen/counter_reg[16]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    clk_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  clk_gen/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    clk_gen/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  clk_gen/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    clk_gen/counter[0]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.938 r  clk_gen/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    clk_gen/counter_reg[0]_i_1_n_6
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_gen/counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    clk_gen/counter_reg_n_0_[20]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  clk_gen/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    clk_gen/counter_reg[20]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[21]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    clk_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_gen/counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.786    clk_gen/counter_reg_n_0_[24]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  clk_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    clk_gen/counter_reg[24]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[25]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    clk_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  clk_gen/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.787    clk_gen/counter_reg_n_0_[16]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.938 r  clk_gen/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    clk_gen/counter_reg[16]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[17]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    clk_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.473    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  clk_gen/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    clk_gen/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  clk_gen/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    clk_gen/counter[0]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.978 r  clk_gen/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    clk_gen/counter_reg[0]_i_1_n_5
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 clk_gen/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_gen/counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.786    clk_gen/counter_reg_n_0_[20]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.977 r  clk_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    clk_gen/counter_reg[20]_i_1_n_5
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[22]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    clk_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clk_gen/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    clk_gen/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    clk_gen/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clk_gen/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clk_gen/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clk_gen/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    clk_gen/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clk_gen/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    clk_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clk_gen/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    clk_gen/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 3.986ns (62.770%)  route 2.364ns (37.230%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/B_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter/B_reg/Q
                         net (fo=4, routed)           2.364     2.820    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.350 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.350    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/C_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.096ns (65.461%)  route 2.161ns (34.539%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/C_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter/C_reg/Q
                         net (fo=4, routed)           2.161     2.580    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.677     6.257 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.257    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 3.957ns (70.203%)  route 1.680ns (29.797%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/A_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter/A_reg/Q
                         net (fo=3, routed)           1.680     2.136    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.636 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.636    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter/C_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.319ns  (logic 1.591ns (47.940%)  route 1.728ns (52.060%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.728     3.169    counter/btnC_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.150     3.319 r  counter/C_i_1/O
                         net (fo=1, routed)           0.000     3.319    counter/C_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter/A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.295ns  (logic 1.565ns (47.500%)  route 1.730ns (52.500%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.730     3.171    counter/btnC_IBUF
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.124     3.295 r  counter/A_i_1/O
                         net (fo=1, routed)           0.000     3.295    counter/A_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            counter/B_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 1.565ns (47.529%)  route 1.728ns (52.471%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.728     3.169    counter/btnC_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.124     3.293 r  counter/B_i_1/O
                         net (fo=1, routed)           0.000     3.293    counter/B_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/B_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/A_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/A_reg/Q
                         net (fo=3, routed)           0.170     0.311    counter/led_OBUF[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.043     0.354 r  counter/C_i_1/O
                         net (fo=1, routed)           0.000     0.354    counter/C_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/A_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/A_reg/Q
                         net (fo=3, routed)           0.170     0.311    counter/led_OBUF[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.356 r  counter/B_i_1/O
                         net (fo=1, routed)           0.000     0.356    counter/B_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.198%)  route 0.245ns (56.802%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/B_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/B_reg/Q
                         net (fo=4, routed)           0.245     0.386    counter/led_OBUF[1]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.431 r  counter/A_i_1/O
                         net (fo=1, routed)           0.000     0.431    counter/A_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  counter/A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.343ns (80.252%)  route 0.331ns (19.748%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/A_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/A_reg/Q
                         net (fo=3, routed)           0.331     0.472    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.674 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.674    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/C_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.387ns (70.944%)  route 0.568ns (29.056%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/C_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/C_reg/Q
                         net (fo=4, routed)           0.568     0.696    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.259     1.955 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.955    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.372ns (67.346%)  route 0.665ns (32.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter/B_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/B_reg/Q
                         net (fo=4, routed)           0.665     0.806    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.037 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.037    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.591%)  route 1.720ns (54.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.720     3.161    clk_gen/btnC_IBUF
    SLICE_X0Y20          FDCE                                         f  clk_gen/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508     4.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.591%)  route 1.720ns (54.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.720     3.161    clk_gen/btnC_IBUF
    SLICE_X0Y20          FDCE                                         f  clk_gen/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508     4.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.591%)  route 1.720ns (54.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.720     3.161    clk_gen/btnC_IBUF
    SLICE_X0Y20          FDCE                                         f  clk_gen/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508     4.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.591%)  route 1.720ns (54.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.720     3.161    clk_gen/btnC_IBUF
    SLICE_X0Y20          FDCE                                         f  clk_gen/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508     4.849    clk_gen/clk
    SLICE_X0Y20          FDCE                                         r  clk_gen/counter_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.160ns  (logic 1.441ns (45.612%)  route 1.719ns (54.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.719     3.160    clk_gen/btnC_IBUF
    SLICE_X0Y22          FDCE                                         f  clk_gen/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.160ns  (logic 1.441ns (45.612%)  route 1.719ns (54.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.719     3.160    clk_gen/btnC_IBUF
    SLICE_X0Y22          FDCE                                         f  clk_gen/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505     4.846    clk_gen/clk
    SLICE_X0Y22          FDCE                                         r  clk_gen/counter_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.441ns (47.702%)  route 1.580ns (52.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.580     3.021    clk_gen/btnC_IBUF
    SLICE_X0Y21          FDCE                                         f  clk_gen/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.441ns (47.702%)  route 1.580ns (52.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.580     3.021    clk_gen/btnC_IBUF
    SLICE_X0Y21          FDCE                                         f  clk_gen/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.441ns (47.702%)  route 1.580ns (52.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.580     3.021    clk_gen/btnC_IBUF
    SLICE_X0Y21          FDCE                                         f  clk_gen/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.441ns (47.702%)  route 1.580ns (52.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          1.580     3.021    clk_gen/btnC_IBUF
    SLICE_X0Y21          FDCE                                         f  clk_gen/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.848    clk_gen/clk
    SLICE_X0Y21          FDCE                                         r  clk_gen/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.265%)  route 0.461ns (68.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.461     0.670    clk_gen/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  clk_gen/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.265%)  route 0.461ns (68.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.461     0.670    clk_gen/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  clk_gen/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.265%)  route 0.461ns (68.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.461     0.670    clk_gen/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  clk_gen/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.210ns (31.265%)  route 0.461ns (68.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.461     0.670    clk_gen/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  clk_gen/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.986    clk_gen/clk
    SLICE_X0Y16          FDCE                                         r  clk_gen/counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.210ns (28.130%)  route 0.535ns (71.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.535     0.745    clk_gen/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  clk_gen/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    clk_gen/clk
    SLICE_X0Y17          FDCE                                         r  clk_gen/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.210ns (28.130%)  route 0.535ns (71.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.535     0.745    clk_gen/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  clk_gen/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    clk_gen/clk
    SLICE_X0Y17          FDCE                                         r  clk_gen/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.210ns (28.130%)  route 0.535ns (71.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.535     0.745    clk_gen/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  clk_gen/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    clk_gen/clk
    SLICE_X0Y17          FDCE                                         r  clk_gen/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.210ns (28.130%)  route 0.535ns (71.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.535     0.745    clk_gen/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  clk_gen/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.985    clk_gen/clk
    SLICE_X0Y17          FDCE                                         r  clk_gen/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.210ns (25.881%)  route 0.600ns (74.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.600     0.810    clk_gen/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  clk_gen/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    clk_gen/clk
    SLICE_X0Y18          FDCE                                         r  clk_gen/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_gen/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.210ns (25.881%)  route 0.600ns (74.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=29, routed)          0.600     0.810    clk_gen/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  clk_gen/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.984    clk_gen/clk
    SLICE_X0Y18          FDCE                                         r  clk_gen/counter_reg[11]/C





