#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 12 09:46:44 2024
# Process ID: 1840123
# Current directory: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3
# Command line: vivado cdd_lab_3.xpr
# Log file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.log
# Journal file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project cdd_lab_3.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_uart_top_0_0
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs design_1_uart_top_0_0_synth_1
wait_on_run design_1_uart_top_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_top_0_0_synth_1
wait_on_run design_1_uart_top_0_0_synth_1
synth_design -rtl -name rtl_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_uart_top_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
update_compile_order -fileset sources_1
update_module_reference design_1_uart_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1
update_module_reference design_1_uart_top_0_0
open_bd_design {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
open_bd_design {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
