Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  2 01:32:54 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_serial_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_serial_0_0 (xilinx.com:user:thinpad_serial:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  2 01:26:19 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_serial_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_serial_0_0 (xilinx.com:user:thinpad_serial:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 23:08:40 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_qusim_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_qusim_0_0 (xilinx.com:user:thinpad_qusim:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 23:02:01 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_qusim_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_qusim_0_0 (xilinx.com:user:thinpad_qusim:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 22:50:48 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_qusim_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_thinpad_qusim_0_0 (xilinx.com:user:thinpad_qusim:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_thinpad_qusim_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 12 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 12 differs from original width 4

-Upgraded port 's00_axi_rdata' width 64 differs from original width 32

-Upgraded port 's00_axi_wdata' width 64 differs from original width 32

-Upgraded port 's00_axi_wstrb' width 8 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_DATA_WIDTH' from '64' to '32' has been ignored for IP 'cpu_design_thinpad_qusim_0_0'

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '12' to '4' has been ignored for IP 'cpu_design_thinpad_qusim_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:thinpad_qusim:1.0 -user_name cpu_design_thinpad_qusim_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {cpu_design_thinpad_qusim_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips cpu_design_thinpad_qusim_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 14:54:38 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_sram_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_sram_0_0 (xilinx.com:user:thinpad_sram:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 14:16:47 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_sram_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_sram_0_0 (xilinx.com:user:thinpad_sram:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  1 00:32:10 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_serial_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_serial_0_0 (xilinx.com:user:thinpad_serial:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 31 22:36:36 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_serial_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_thinpad_serial_0_0 (xilinx.com:user:thinpad_serial:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'cpu_design_thinpad_serial_0_0'.


-Upgrade has removed interface 'S_STATUS_AXI'

-Upgrade has removed interface 'S_STATUS_AXI_CLK'

-Upgrade has removed interface 'S_STATUS_AXI_RST'

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'uart_intr' (xilinx.com:signal:interrupt:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_thinpad_serial_0_0'. These changes may impact your design.


-Upgraded port 's_data_axi_rdata' width 64 differs from original width 32

-Upgraded port 's_data_axi_wdata' width 64 differs from original width 32

-Upgraded port 's_data_axi_wstrb' width 8 differs from original width 4

-Upgrade has removed port 's_data_axi_aclk'

-Upgrade has removed port 's_data_axi_aresetn'

-Upgrade has removed port 's_status_axi_aclk'

-Upgrade has removed port 's_status_axi_araddr'

-Upgrade has removed port 's_status_axi_aresetn'

-Upgrade has removed port 's_status_axi_arprot'

-Upgrade has removed port 's_status_axi_arready'

-Upgrade has removed port 's_status_axi_arvalid'

-Upgrade has removed port 's_status_axi_awaddr'

-Upgrade has removed port 's_status_axi_awprot'

-Upgrade has removed port 's_status_axi_awready'

-Upgrade has removed port 's_status_axi_awvalid'

-Upgrade has removed port 's_status_axi_bready'

-Upgrade has removed port 's_status_axi_bresp'

-Upgrade has removed port 's_status_axi_bvalid'

-Upgrade has removed port 's_status_axi_rdata'

-Upgrade has removed port 's_status_axi_rready'

-Upgrade has removed port 's_status_axi_rresp'

-Upgrade has removed port 's_status_axi_rvalid'

-Upgrade has removed port 's_status_axi_wdata'

-Upgrade has removed port 's_status_axi_wready'

-Upgrade has removed port 's_status_axi_wstrb'

-Upgrade has removed port 's_status_axi_wvalid'

-Upgrade has added port 'clk'

-Upgrade has added port 'rst'

-Upgrade has added port 'rxd'

-Upgrade has added port 'txd'

-Upgrade has added port 'uart_intr'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S_DATA_AXI_DATA_WIDTH' from '64' to '32' has been ignored for IP 'cpu_design_thinpad_serial_0_0'

An attempt to modify the value of disabled parameter 'C_S_DATA_AXI_BASEADDR' from '0x00000000FFFFFFFF' to '0xFFFFFFFF' has been ignored for IP 'cpu_design_thinpad_serial_0_0'

An attempt to modify the value of disabled parameter 'C_S_DATA_AXI_HIGHADDR' from '0x0000000000000000' to '0x00000000' has been ignored for IP 'cpu_design_thinpad_serial_0_0'

Parameter 'C_S_STATUS_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'cpu_design_thinpad_serial_0_0', and cannot be set to '32'

Parameter 'C_S_STATUS_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'cpu_design_thinpad_serial_0_0', and cannot be set to '4'

Parameter 'C_S_STATUS_AXI_BASEADDR' is no longer present on the upgraded IP 'cpu_design_thinpad_serial_0_0', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S_STATUS_AXI_HIGHADDR' is no longer present on the upgraded IP 'cpu_design_thinpad_serial_0_0', and cannot be set to '0x00000000'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:thinpad_serial:1.0 -user_name cpu_design_thinpad_serial_0_0
set_property -dict "\
  CONFIG.C_S_DATA_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S_DATA_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_DATA_AXI_DATA_WIDTH {32} \
  CONFIG.C_S_DATA_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {cpu_design_thinpad_serial_0_0} \
  CONFIG.S_DATA_AXI.ADDR_WIDTH {4} \
  CONFIG.S_DATA_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_DATA_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_DATA_AXI.BUSER_WIDTH {0} \
  CONFIG.S_DATA_AXI.CLK_DOMAIN {} \
  CONFIG.S_DATA_AXI.DATA_WIDTH {32} \
  CONFIG.S_DATA_AXI.FREQ_HZ {100000000} \
  CONFIG.S_DATA_AXI.HAS_BRESP {1} \
  CONFIG.S_DATA_AXI.HAS_BURST {0} \
  CONFIG.S_DATA_AXI.HAS_CACHE {0} \
  CONFIG.S_DATA_AXI.HAS_LOCK {0} \
  CONFIG.S_DATA_AXI.HAS_PROT {1} \
  CONFIG.S_DATA_AXI.HAS_QOS {0} \
  CONFIG.S_DATA_AXI.HAS_REGION {0} \
  CONFIG.S_DATA_AXI.HAS_RRESP {1} \
  CONFIG.S_DATA_AXI.HAS_WSTRB {1} \
  CONFIG.S_DATA_AXI.ID_WIDTH {0} \
  CONFIG.S_DATA_AXI.INSERT_VIP {0} \
  CONFIG.S_DATA_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_DATA_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_DATA_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_DATA_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_DATA_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_DATA_AXI.PHASE {0.000} \
  CONFIG.S_DATA_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_DATA_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_DATA_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_DATA_AXI.RUSER_WIDTH {0} \
  CONFIG.S_DATA_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_DATA_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S_DATA_AXI.WIZ_NUM_REG {4} \
  CONFIG.S_DATA_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_DATA_AXI.WUSER_WIDTH {0} \
  CONFIG.S_DATA_AXI_CLK.ASSOCIATED_BUSIF {S_DATA_AXI} \
  CONFIG.S_DATA_AXI_CLK.ASSOCIATED_RESET {s_data_axi_aresetn} \
  CONFIG.S_DATA_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S_DATA_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S_DATA_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S_DATA_AXI_CLK.PHASE {0.000} \
  CONFIG.S_DATA_AXI_RST.INSERT_VIP {0} \
  CONFIG.S_DATA_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips cpu_design_thinpad_serial_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 01:40:35 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_sram_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_sram_0_0 (xilinx.com:user:thinpad_sram:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 01:32:45 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_sram_0_0'

1. Summary
----------

SUCCESS in the conversion of cpu_design_thinpad_sram_0_0 (xilinx.com:user:thinpad_sram:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 00:56:15 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_thinpad_sram_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_thinpad_sram_0_0 (xilinx.com:user:thinpad_sram:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:20:27 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_axi_simple_master_0_2 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 3) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_2'. These changes may impact your design.


-Upgraded port 'axi_slave' width 74 differs from original width 232







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:20:27 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_axi_simple_master_0_1 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 3) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_1'. These changes may impact your design.


-Upgraded port 'axi_slave' width 74 differs from original width 232







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:20:27 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_axi_simple_master_0_0 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 3) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_0'. These changes may impact your design.


-Upgraded port 'axi_slave' width 74 differs from original width 232







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:14:45 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_2'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_axi_simple_master_0_2 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:14:45 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_1'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_axi_simple_master_0_1 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 17:14:45 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_0'

1. Summary
----------

SUCCESS in the upgrade of cpu_design_axi_simple_master_0_0 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 21:57:47 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_axi_simple_master_0_1 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_1'. These changes may impact your design.


-Upgrade has removed port 'araddr'

-Upgrade has removed port 'arburst'

-Upgrade has removed port 'arlen'

-Upgrade has removed port 'arready'

-Upgrade has removed port 'arsize'

-Upgrade has removed port 'arvalid'

-Upgrade has removed port 'awaddr'

-Upgrade has removed port 'awburst'

-Upgrade has removed port 'awlen'

-Upgrade has removed port 'awready'

-Upgrade has removed port 'awsize'

-Upgrade has removed port 'awvalid'

-Upgrade has removed port 'bready'

-Upgrade has removed port 'bresp'

-Upgrade has removed port 'bvalid'

-Upgrade has removed port 'rdata'

-Upgrade has removed port 'rlast'

-Upgrade has removed port 'rready'

-Upgrade has removed port 'rresp'

-Upgrade has removed port 'rvalid'

-Upgrade has removed port 'wdata'

-Upgrade has removed port 'wlast'

-Upgrade has removed port 'wready'

-Upgrade has removed port 'wstrb'

-Upgrade has removed port 'wvalid'

-Upgrade has added port 'axi_master'

-Upgrade has added port 'axi_slave'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 21:57:47 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of cpu_design_axi_simple_master_0_0 (xilinx.com:user:axi_simple_master:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_0'. These changes may impact your design.


-Upgrade has removed port 'araddr'

-Upgrade has removed port 'arburst'

-Upgrade has removed port 'arlen'

-Upgrade has removed port 'arready'

-Upgrade has removed port 'arsize'

-Upgrade has removed port 'arvalid'

-Upgrade has removed port 'awaddr'

-Upgrade has removed port 'awburst'

-Upgrade has removed port 'awlen'

-Upgrade has removed port 'awready'

-Upgrade has removed port 'awsize'

-Upgrade has removed port 'awvalid'

-Upgrade has removed port 'bready'

-Upgrade has removed port 'bresp'

-Upgrade has removed port 'bvalid'

-Upgrade has removed port 'rdata'

-Upgrade has removed port 'rlast'

-Upgrade has removed port 'rready'

-Upgrade has removed port 'rresp'

-Upgrade has removed port 'rvalid'

-Upgrade has removed port 'wdata'

-Upgrade has removed port 'wlast'

-Upgrade has removed port 'wready'

-Upgrade has removed port 'wstrb'

-Upgrade has removed port 'wvalid'

-Upgrade has added port 'axi_master'

-Upgrade has added port 'axi_slave'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 21:56:18 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_1'

1. Summary
----------

SUCCESS in the conversion of cpu_design_axi_simple_master_0_1 (xilinx.com:user:axi_simple_master:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 21:56:18 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_0'

1. Summary
----------

SUCCESS in the conversion of cpu_design_axi_simple_master_0_0 (xilinx.com:user:axi_simple_master:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 21:21:45 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'cpu_design_axi_simple_master_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of cpu_design_axi_simple_master_0_0 (xilinx.com:user:axi_simple_master:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'cpu_design_axi_simple_master_0_0'.


-Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'cpu_design_axi_simple_master_0_0'. These changes may impact your design.


-Upgraded port 'm00_axi_araddr' width 64 differs from original width 32

-Upgraded port 'm00_axi_awaddr' width 64 differs from original width 32

-Upgraded port 'm00_axi_rdata' width 64 differs from original width 32

-Upgraded port 'm00_axi_wdata' width 64 differs from original width 32

-Upgraded port 'm00_axi_wstrb' width 8 differs from original width 4

-Upgrade has removed port 'm00_axi_error'

-Upgrade has removed port 'm00_axi_init_axi_txn'

-Upgrade has removed port 'm00_axi_txn_done'

-Upgrade has added port 'araddr'

-Upgrade has added port 'arburst'

-Upgrade has added port 'arlen'

-Upgrade has added port 'arready'

-Upgrade has added port 'arsize'

-Upgrade has added port 'arvalid'

-Upgrade has added port 'awaddr'

-Upgrade has added port 'awburst'

-Upgrade has added port 'awlen'

-Upgrade has added port 'awready'

-Upgrade has added port 'awsize'

-Upgrade has added port 'awvalid'

-Upgrade has added port 'bready'

-Upgrade has added port 'bresp'

-Upgrade has added port 'bvalid'

-Upgrade has added port 'rdata'

-Upgrade has added port 'rlast'

-Upgrade has added port 'rready'

-Upgrade has added port 'rresp'

-Upgrade has added port 'rst'

-Upgrade has added port 'rvalid'

-Upgrade has added port 'wdata'

-Upgrade has added port 'wlast'

-Upgrade has added port 'wready'

-Upgrade has added port 'wstrb'

-Upgrade has added port 'wvalid'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_M00_AXI_DATA_WIDTH' from '64' to '32' has been ignored for IP 'cpu_design_axi_simple_master_0_0'

An attempt to modify the value of disabled parameter 'C_M00_AXI_ADDR_WIDTH' from '64' to '32' has been ignored for IP 'cpu_design_axi_simple_master_0_0'

Parameter 'C_M00_AXI_TARGET_SLAVE_BASE_ADDR' is no longer present on the upgraded IP 'cpu_design_axi_simple_master_0_0', and cannot be set to '0x40000000'

Parameter 'C_M00_AXI_BURST_LEN' is no longer present on the upgraded IP 'cpu_design_axi_simple_master_0_0', and cannot be set to '16'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_simple_master:1.0 -user_name cpu_design_axi_simple_master_0_0
set_property -dict "\
  CONFIG.C_M00_AXI_ADDR_WIDTH {32} \
  CONFIG.C_M00_AXI_ARUSER_WIDTH {1} \
  CONFIG.C_M00_AXI_AWUSER_WIDTH {1} \
  CONFIG.C_M00_AXI_BUSER_WIDTH {1} \
  CONFIG.C_M00_AXI_DATA_WIDTH {32} \
  CONFIG.C_M00_AXI_ID_WIDTH {1} \
  CONFIG.C_M00_AXI_RUSER_WIDTH {1} \
  CONFIG.C_M00_AXI_WUSER_WIDTH {1} \
  CONFIG.Component_Name {cpu_design_axi_simple_master_0_0} \
  CONFIG.M00_AXI.ADDR_WIDTH {32} \
  CONFIG.M00_AXI.ARUSER_WIDTH {1} \
  CONFIG.M00_AXI.AWUSER_WIDTH {1} \
  CONFIG.M00_AXI.BUSER_WIDTH {1} \
  CONFIG.M00_AXI.CLK_DOMAIN {} \
  CONFIG.M00_AXI.DATA_WIDTH {32} \
  CONFIG.M00_AXI.FREQ_HZ {100000000} \
  CONFIG.M00_AXI.HAS_BRESP {1} \
  CONFIG.M00_AXI.HAS_BURST {1} \
  CONFIG.M00_AXI.HAS_CACHE {1} \
  CONFIG.M00_AXI.HAS_LOCK {1} \
  CONFIG.M00_AXI.HAS_PROT {1} \
  CONFIG.M00_AXI.HAS_QOS {1} \
  CONFIG.M00_AXI.HAS_REGION {0} \
  CONFIG.M00_AXI.HAS_RRESP {1} \
  CONFIG.M00_AXI.HAS_WSTRB {1} \
  CONFIG.M00_AXI.ID_WIDTH {1} \
  CONFIG.M00_AXI.INSERT_VIP {0} \
  CONFIG.M00_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.M00_AXI.NUM_READ_THREADS {1} \
  CONFIG.M00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M00_AXI.PHASE {0.000} \
  CONFIG.M00_AXI.PROTOCOL {AXI4} \
  CONFIG.M00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI.RUSER_WIDTH {1} \
  CONFIG.M00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M00_AXI.WUSER_WIDTH {1} \
  CONFIG.M00_AXI_CLK.ASSOCIATED_BUSIF {M00_AXI} \
  CONFIG.M00_AXI_CLK.ASSOCIATED_RESET {m00_axi_aresetn} \
  CONFIG.M00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXI_CLK.PHASE {0.000} \
  CONFIG.M00_AXI_RST.INSERT_VIP {0} \
  CONFIG.M00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips cpu_design_axi_simple_master_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 11:02:16 2019
| Host         : DESKTOP-D2G6SOG running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'pll_example'

1. Summary
----------

SUCCESS in the upgrade of pll_example (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 3)

