
---------- Begin Simulation Statistics ----------
final_tick                               186439469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393114                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_op_rate                                   393886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.38                       # Real time elapsed on the host
host_tick_rate                              732919818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.186439                       # Number of seconds simulated
sim_ticks                                186439469000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.864395                       # CPI: cycles per instruction
system.cpu.discardedOps                        191387                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        53092949                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.536367                       # IPC: instructions per cycle
system.cpu.numCycles                        186439469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133346520                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       524980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1052398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           87                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        99265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964624                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          99352                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485613                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735018                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101978                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903423                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51053726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51053726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51054143                       # number of overall hits
system.cpu.dcache.overall_hits::total        51054143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1029377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1029377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1037379                       # number of overall misses
system.cpu.dcache.overall_misses::total       1037379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  72789929903                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72789929903                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  72789929903                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72789929903                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52083103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52083103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52091522                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52091522                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70712.605686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70712.605686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70167.151931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70167.151931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3996                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.829830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       853998                       # number of writebacks
system.cpu.dcache.writebacks::total            853998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974070                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  69055109997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69055109997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  69844096996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69844096996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70893.375216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70893.375216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71119.555097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71119.555097                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981553                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40538194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40538194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  39105641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39105641000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41133863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41133863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65649.951567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65649.951567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  37703549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  37703549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63741.293877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63741.293877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10515532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10515532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       433708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       433708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  33684288903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33684288903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77665.823326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77665.823326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31351560997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31351560997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81951.795915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81951.795915                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    788986999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    788986999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98672.711231                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98672.711231                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.932688                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.986599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.932688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53073663                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53073663                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474627                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025907                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700889                       # number of overall hits
system.cpu.icache.overall_hits::total         9700889                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71891000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71891000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71891000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71891000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701648                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94718.050066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94718.050066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94718.050066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94718.050066                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70373000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70373000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92718.050066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92718.050066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92718.050066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92718.050066                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71891000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94718.050066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94718.050066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92718.050066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92718.050066                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           425.143514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.144928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   425.143514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.415179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.415179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702407                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 186439469000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               455193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   455282                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              455193                       # number of overall hits
system.l2.overall_hits::total                  455282                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             526873                       # number of demand (read+write) misses
system.l2.demand_misses::total                 527543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            526873                       # number of overall misses
system.l2.overall_misses::total                527543                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  56900353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56966545000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66192000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  56900353000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56966545000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.536494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.536762                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.536494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.536762                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98794.029851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107996.334980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107984.647697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98794.029851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107996.334980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107984.647697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              414971                       # number of writebacks
system.l2.writebacks::total                    414971                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        526870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            527540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       526870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           527540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  46362705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46415497000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  46362705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46415497000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.536491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.536759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.536491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.536759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78794.029851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87996.479207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87984.791675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78794.029851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87996.479207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87984.791675                       # average overall mshr miss latency
system.l2.replacements                         617778                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       853998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           853998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       853998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       853998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139856                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          243140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              243140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  27075823000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27075823000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        382996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            382996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.634837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.634837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111358.982479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111358.982479                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       243140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         243140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  22213023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22213023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.634837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.634837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91358.982479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91358.982479                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98794.029851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98794.029851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52792000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78794.029851                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78794.029851                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        315337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            315337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       283733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          283733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  29824530000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29824530000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.473622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105114.773396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105114.773396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       283730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       283730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24149682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24149682000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.473617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.473617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85115.010750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85115.010750                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2029.597816                       # Cycle average of tags in use
system.l2.tags.total_refs                     1956797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    619826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.157010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     177.520741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.513983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1845.563093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.086680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.901154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4546292                       # Number of tag accesses
system.l2.tags.data_accesses                  4546292                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    413397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    510709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009018040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24091                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24091                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1459635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             389825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      527540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     414971                       # Number of write requests accepted
system.mem_ctrls.readBursts                    527540                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   414971                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16161                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1574                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                527540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               414971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  434099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   77100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        24091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.226807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.334267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.657566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          23789     98.75%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          131      0.54%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          142      0.59%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            6      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.158981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.123599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.103433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10835     44.98%     44.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              742      3.08%     48.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10428     43.29%     91.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2025      8.41%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24091                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1034304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                33762560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26558144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    181.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  186439399000                       # Total gap between requests
system.mem_ctrls.avgGap                     197811.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     32685376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     26456128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 229994.218659783888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 175313608.085850119591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 141901970.338694751263                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       526870                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       414971                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18400250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  19398403750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4444653638500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27463.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36818.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10710757.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     33719680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      33762560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     26558144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     26558144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       526870                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         527540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       414971                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        414971                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       229994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    180861275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        181091269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       229994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       229994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    142449151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       142449151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    142449151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       229994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    180861275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       323540419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               511379                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              413377                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        33361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        34904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        28300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        33576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        32199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        33199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        34059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        32928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        35183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        33735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        33675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        27454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        28616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        23536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        21455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        27890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        26831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        26828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        27996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        28074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        29978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        27553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        19971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        24737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        27451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22378                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9828447750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2556895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        19416804000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19219.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37969.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              198325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             180101                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           43.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       546321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   108.329455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    83.207160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   137.781278                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       418553     76.61%     76.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        92705     16.97%     93.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9843      1.80%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2732      0.50%     95.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13967      2.56%     98.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          812      0.15%     98.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          299      0.05%     98.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          342      0.06%     98.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7068      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       546321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              32728256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           26456128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              175.543602                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              141.901970                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               40.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1985162760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1055123850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1856057280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1099363320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14716940160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  54110987490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26025609120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  100849243980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.922180                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  67142508250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6225440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 113071520750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1915633440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1018164345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1795188780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1058464620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14716940160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  53174814360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26813965440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  100493171145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.012322                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  69199740750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6225440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 111014288250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             284400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       414971                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109887                       # Transaction distribution
system.membus.trans_dist::ReadExReq            243140                       # Transaction distribution
system.membus.trans_dist::ReadExResp           243140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        284400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1579938                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1579938                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     60320704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                60320704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            527540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  527540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              527540                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2712282000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2883710750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1268969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          330362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           382996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          382995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599070                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945684                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947448                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    117508032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              117572352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          617778                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26558144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1600603                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1499858     93.71%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100658      6.29%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     87      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1600603                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 186439469000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3673112000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946197997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
