{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543801504095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543801504103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:45:03 2018 " "Processing started: Sun Dec 02 20:45:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543801504103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801504103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801504104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543801504592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543801504593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm.v 1 1 " "Found 1 design units, including 1 entities, in source file xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM " "Found entity 1: XM" {  } { { "XM.v" "" { Text "C:/Users/Serena/ECE350/final_project/XM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notb notB thirty_two_bit_adder.v(72) " "Verilog HDL Declaration information at thirty_two_bit_adder.v(72): object \"notb\" differs only in case from object \"notB\" in the same scope" {  } { { "thirty_two_bit_adder.v" "" { Text "C:/Users/Serena/ECE350/final_project/thirty_two_bit_adder.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543801519653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_adder " "Found entity 1: thirty_two_bit_adder" {  } { { "thirty_two_bit_adder.v" "" { Text "C:/Users/Serena/ECE350/final_project/thirty_two_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA " "Found entity 1: SRA" {  } { { "SRA.v" "" { Text "C:/Users/Serena/ECE350/final_project/SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "C:/Users/Serena/ECE350/final_project/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Serena/ECE350/final_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/Serena/ECE350/final_project/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Serena/ECE350/final_project/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_sra " "Found entity 1: one_bit_sra" {  } { { "one_bit_sra.v" "" { Text "C:/Users/Serena/ECE350/final_project/one_bit_sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw.v 1 1 " "Found 1 design units, including 1 entities, in source file mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW " "Found entity 1: MW" {  } { { "MW.v" "" { Text "C:/Users/Serena/ECE350/final_project/MW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_thirtytwo.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_thirtytwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thirtytwo " "Found entity 1: mux_thirtytwo" {  } { { "mux_thirtytwo.v" "" { Text "C:/Users/Serena/ECE350/final_project/mux_thirtytwo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_thirty_two.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_thirty_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thirty_two " "Found entity 1: mux_thirty_two" {  } { { "mux_thirty_two.v" "" { Text "C:/Users/Serena/ECE350/final_project/mux_thirty_two.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_four.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_four " "Found entity 1: mux_four" {  } { { "mux_four.v" "" { Text "C:/Users/Serena/ECE350/final_project/mux_four.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eight " "Found entity 1: mux_eight" {  } { { "mux_eight.v" "" { Text "C:/Users/Serena/ECE350/final_project/mux_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Serena/ECE350/final_project/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "C:/Users/Serena/ECE350/final_project/eight_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx.v 1 1 " "Found 1 design units, including 1 entities, in source file dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX " "Found entity 1: DX" {  } { { "DX.v" "" { Text "C:/Users/Serena/ECE350/final_project/DX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Serena/ECE350/final_project/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Serena/ECE350/final_project/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/Serena/ECE350/final_project/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/Serena/ECE350/final_project/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Serena/ECE350/final_project/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Serena/ECE350/final_project/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Serena/ECE350/final_project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_mult_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file check_mult_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_mult_overflow " "Found entity 1: check_mult_overflow" {  } { { "check_mult_overflow.v" "" { Text "C:/Users/Serena/ECE350/final_project/check_mult_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.v" "" { Text "C:/Users/Serena/ECE350/final_project/bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/Serena/ECE350/final_project/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Serena/ECE350/final_project/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543801519820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801519823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Serena/ECE350/final_project/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801519879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Serena/ECE350/final_project/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801519880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_one_reg.mif " "Parameter \"init_file\" = \"final_one_reg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801519880 ""}  } { { "imem.v" "" { Text "C:/Users/Serena/ECE350/final_project/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543801519880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2a1 " "Found entity 1: altsyncram_m2a1" {  } { { "db/altsyncram_m2a1.tdf" "" { Text "C:/Users/Serena/ECE350/final_project/db/altsyncram_m2a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801519945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801519945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m2a1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_m2a1:auto_generated " "Elaborating entity \"altsyncram_m2a1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_m2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801519946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Serena/ECE350/final_project/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Serena/ECE350/final_project/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file notes.mif " "Parameter \"init_file\" = \"notes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543801520072 ""}  } { { "dmem.v" "" { Text "C:/Users/Serena/ECE350/final_project/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543801520072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ih1 " "Found entity 1: altsyncram_7ih1" {  } { { "db/altsyncram_7ih1.tdf" "" { Text "C:/Users/Serena/ECE350/final_project/db/altsyncram_7ih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543801520131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801520131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ih1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_7ih1:auto_generated " "Elaborating entity \"altsyncram_7ih1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_7ih1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:my_regfile\|decoder:decoder_writeReg " "Elaborating entity \"decoder\" for hierarchy \"regfile:my_regfile\|decoder:decoder_writeReg\"" {  } { { "regfile.v" "decoder_writeReg" { Text "C:/Users/Serena/ECE350/final_project/regfile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:regs " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:regs\"" {  } { { "regfile.v" "regs" { Text "C:/Users/Serena/ECE350/final_project/regfile.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|register:regs\|dffe_ref:dffe0 " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|register:regs\|dffe_ref:dffe0\"" {  } { { "register.v" "dffe0" { Text "C:/Users/Serena/ECE350/final_project/register.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thirtytwo regfile:my_regfile\|mux_thirtytwo:muxA " "Elaborating entity \"mux_thirtytwo\" for hierarchy \"regfile:my_regfile\|mux_thirtytwo:muxA\"" {  } { { "regfile.v" "muxA" { Text "C:/Users/Serena/ECE350/final_project/regfile.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eight regfile:my_regfile\|mux_thirtytwo:muxA\|mux_eight:mux_eight_zero " "Elaborating entity \"mux_eight\" for hierarchy \"regfile:my_regfile\|mux_thirtytwo:muxA\|mux_eight:mux_eight_zero\"" {  } { { "mux_thirtytwo.v" "mux_eight_zero" { Text "C:/Users/Serena/ECE350/final_project/mux_thirtytwo.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four regfile:my_regfile\|mux_thirtytwo:muxA\|mux_eight:mux_eight_zero\|mux_four:mux_four_zero " "Elaborating entity \"mux_four\" for hierarchy \"regfile:my_regfile\|mux_thirtytwo:muxA\|mux_eight:mux_eight_zero\|mux_four:mux_four_zero\"" {  } { { "mux_eight.v" "mux_four_zero" { Text "C:/Users/Serena/ECE350/final_project/mux_eight.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_adder processor:my_processor\|thirty_two_bit_adder:PCadder " "Elaborating entity \"thirty_two_bit_adder\" for hierarchy \"processor:my_processor\|thirty_two_bit_adder:PCadder\"" {  } { { "processor.v" "PCadder" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder processor:my_processor\|thirty_two_bit_adder:PCadder\|eight_bit_adder:eba_0 " "Elaborating entity \"eight_bit_adder\" for hierarchy \"processor:my_processor\|thirty_two_bit_adder:PCadder\|eight_bit_adder:eba_0\"" {  } { { "thirty_two_bit_adder.v" "eba_0" { Text "C:/Users/Serena/ECE350/final_project/thirty_two_bit_adder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:my_processor\|control_unit:controls " "Elaborating entity \"control_unit\" for hierarchy \"processor:my_processor\|control_unit:controls\"" {  } { { "processor.v" "controls" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520538 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control\[31..26\] control_unit.v(5) " "Output port \"control\[31..26\]\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/Serena/ECE350/final_project/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543801520539 "|skeleton|processor:my_processor|control_unit:controls"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control\[6\] control_unit.v(5) " "Output port \"control\[6\]\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/Serena/ECE350/final_project/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543801520539 "|skeleton|processor:my_processor|control_unit:controls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX processor:my_processor\|DX:dx1 " "Elaborating entity \"DX\" for hierarchy \"processor:my_processor\|DX:dx1\"" {  } { { "processor.v" "dx1" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:aluer " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:aluer\"" {  } { { "processor.v" "aluer" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and processor:my_processor\|alu:aluer\|bitwise_and:and_func " "Elaborating entity \"bitwise_and\" for hierarchy \"processor:my_processor\|alu:aluer\|bitwise_and:and_func\"" {  } { { "alu.v" "and_func" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or processor:my_processor\|alu:aluer\|bitwise_or:or_func " "Elaborating entity \"bitwise_or\" for hierarchy \"processor:my_processor\|alu:aluer\|bitwise_or:or_func\"" {  } { { "alu.v" "or_func" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL processor:my_processor\|alu:aluer\|SLL:shift_logical_left " "Elaborating entity \"SLL\" for hierarchy \"processor:my_processor\|alu:aluer\|SLL:shift_logical_left\"" {  } { { "alu.v" "shift_logical_left" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA processor:my_processor\|alu:aluer\|SRA:shift_right_arithmetic " "Elaborating entity \"SRA\" for hierarchy \"processor:my_processor\|alu:aluer\|SRA:shift_right_arithmetic\"" {  } { { "alu.v" "shift_right_arithmetic" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thirty_two processor:my_processor\|alu:aluer\|mux_thirty_two:mux_for_alu_out " "Elaborating entity \"mux_thirty_two\" for hierarchy \"processor:my_processor\|alu:aluer\|mux_thirty_two:mux_for_alu_out\"" {  } { { "alu.v" "mux_for_alu_out" { Text "C:/Users/Serena/ECE350/final_project/alu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM processor:my_processor\|XM:xm1 " "Elaborating entity \"XM\" for hierarchy \"processor:my_processor\|XM:xm1\"" {  } { { "processor.v" "xm1" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW processor:my_processor\|MW:mw1 " "Elaborating entity \"MW\" for hierarchy \"processor:my_processor\|MW:mw1\"" {  } { { "processor.v" "mw1" { Text "C:/Users/Serena/ECE350/final_project/processor.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801520728 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543801527883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control\[6\] GND " "Pin \"control\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[7\] GND " "Pin \"control\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[26\] GND " "Pin \"control\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[27\] GND " "Pin \"control\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[28\] GND " "Pin \"control\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[29\] GND " "Pin \"control\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[30\] GND " "Pin \"control\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[31\] GND " "Pin \"control\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[6\] GND " "Pin \"control_prev\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[7\] GND " "Pin \"control_prev\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[26\] GND " "Pin \"control_prev\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[27\] GND " "Pin \"control_prev\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[28\] GND " "Pin \"control_prev\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[29\] GND " "Pin \"control_prev\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[30\] GND " "Pin \"control_prev\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_prev\[31\] GND " "Pin \"control_prev\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Serena/ECE350/final_project/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543801530064 "|skeleton|control_prev[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543801530064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543801530295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Serena/ECE350/final_project/output_files/final_main.map.smsg " "Generated suppressed messages file C:/Users/Serena/ECE350/final_project/output_files/final_main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801535127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543801535596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543801535596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3878 " "Implemented 3878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543801535955 ""} { "Info" "ICUT_CUT_TM_OPINS" "207 " "Implemented 207 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543801535955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3604 " "Implemented 3604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543801535955 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543801535955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543801535955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543801536011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:45:36 2018 " "Processing ended: Sun Dec 02 20:45:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543801536011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543801536011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543801536011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543801536011 ""}
