#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 15 12:13:59 2020
# Process ID: 12028
# Current directory: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16964 C:\Users\abby_joseph1\Documents\GitHub\Lab08\Lab08\Lab08.xpr
# Log file: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/vivado.log
# Journal file: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source mux4_test.tcl
close_sim
launch_simulation
source mux4_test.tcl
close_sim
launch_simulation
source mux4_test.tcl
close_sim
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv] -no_script -reset -force -quiet
remove_files  C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv
update_compile_order -fileset sources_1
launch_simulation
source basys3.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source basys3.tcl
close_sim
launch_simulation
source basys3.tcl
close_sim
launch_simulation
source basys3.tcl
