// Seed: 280433874
module module_0 (
    input id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  type_7 id_5 (
      1,
      1,
      1,
      1,
      id_2 && id_4 && id_3
  );
endmodule
module module_1 (
    output logic id_1
);
endmodule
