#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Apr 23 21:39:52 2019
# Process ID: 7204
# Log file: E:/V6/key_test/key_test/planAhead_run_1/planAhead.log
# Journal file: E:/V6/key_test/key_test/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source E:/V6/key_test/key_test/pa.fromHdl.tcl
# create_project -name key_test -dir "E:/V6/key_test/key_test/planAhead_run_1" -part xc6vlx365tff1156-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "key_test.ucf" [current_fileset -constrset]
Adding file 'E:/V6/key_test/key_test/key_test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {key_test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top key_test $srcset
# add_files [list {key_test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6vlx365tff1156-1
Using Verific elaboration
Parsing VHDL file "E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/V6/key_test/key_test/key_test.v" into library work
Loading clock regions from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx365t/ClockRegion.xml
Loading clock buffers from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx365t/ClockBuffers.xml
Loading clock placement rules from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx365t/ff1156/Package.xml
Loading io standards from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : E:/ise14_7/ISE14.7/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [E:/V6/key_test/key_test/key_test.ucf]
Finished Parsing UCF File [E:/V6/key_test/key_test/key_test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0a1dd03b
open_rtl_design: Time (s): elapsed = 00:00:29 . Memory (MB): peak = 816.668 ; gain = 276.973
update_compile_order -fileset sim_1
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin H28 [get_ports clk]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin A9 [get_ports {key_in[1]}]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin A10 [get_ports {key_in[0]}]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin AP22 [get_ports {led_out[1]}]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
startgroup
set_property package_pin AP22 [get_ports {led_out[1]}]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
startgroup
set_property package_pin AP14 [get_ports {led_out[0]}]
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
INFO: [Power 33-160] Power Analysis is not supported for 6-series devices.
endgroup
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/V6/key_test/key_test\planAhead_pid7204.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Apr 23 22:17:35 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
