Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Fri Apr 26 08:10:02 2019
| Host              : Thomas-MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file ARMv4_timing_summary_routed.rpt -pb ARMv4_timing_summary_routed.pb -rpx ARMv4_timing_summary_routed.rpx -warn_on_violation
| Design            : ARMv4
| Device            : xczu17eg-ffve1924
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MUL/MUL_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rd_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rd_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rd_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rd_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rm_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rm_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rm_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rm_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rs_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rs_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rs_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/Rs_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: STATE_MACHINE/address_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ir_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mrdr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 125 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.166        0.000                      0                 1641        0.044        0.000                      0                 1641        3.725        0.000                       0                   620  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.166        0.000                      0                 1641        0.044        0.000                      0                 1641        3.725        0.000                       0                   620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NZCV_UNIT/nzcv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.162ns (31.954%)  route 4.604ns (68.046%))
  Logic Levels:           23  (CARRY8=4 LUT2=4 LUT3=2 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 10.149 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.444ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     8.123 f  ALU/address_reg[23]_i_10/O[6]
                         net (fo=1, routed)           0.179     8.302    STATE_MACHINE/data5[22]
    SLICE_X49Y455        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     8.437 f  STATE_MACHINE/address[22]_i_5/O
                         net (fo=2, routed)           0.151     8.588    STATE_MACHINE/address[22]_i_5_n_0
    SLICE_X48Y456        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.133     8.721 r  STATE_MACHINE/nzcv[2]_i_32/O
                         net (fo=1, routed)           0.140     8.861    STATE_MACHINE/nzcv[2]_i_32_n_0
    SLICE_X50Y454        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     8.975 r  STATE_MACHINE/nzcv[2]_i_13/O
                         net (fo=1, routed)           0.238     9.213    STATE_MACHINE/nzcv[2]_i_13_n_0
    SLICE_X50Y449        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     9.244 f  STATE_MACHINE/nzcv[2]_i_4/O
                         net (fo=1, routed)           0.093     9.337    STATE_MACHINE/nzcv[2]_i_4_n_0
    SLICE_X50Y449        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.114     9.451 r  STATE_MACHINE/nzcv[2]_i_1/O
                         net (fo=1, routed)           0.049     9.500    NZCV_UNIT/nzcv_input[2]
    SLICE_X50Y449        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.064    10.149    NZCV_UNIT/clk_IBUF_BUFG
    SLICE_X50Y449        FDRE                                         r  NZCV_UNIT/nzcv_reg[2]/C
                         clock pessimism              0.529    10.678    
                         clock uncertainty           -0.035    10.643    
    SLICE_X50Y449        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    10.666    NZCV_UNIT/nzcv_reg[2]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.864ns (27.921%)  route 4.812ns (72.079%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 10.158 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.444ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     8.123 r  ALU/address_reg[23]_i_10/O[6]
                         net (fo=1, routed)           0.179     8.302    STATE_MACHINE/data5[22]
    SLICE_X49Y455        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     8.437 r  STATE_MACHINE/address[22]_i_5/O
                         net (fo=2, routed)           0.174     8.611    STATE_MACHINE/address[22]_i_5_n_0
    SLICE_X52Y454        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.047     8.658 r  STATE_MACHINE/address[22]_i_2/O
                         net (fo=3, routed)           0.265     8.923    STATE_MACHINE/address[22]_i_2_n_0
    SLICE_X56Y449        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     8.970 r  STATE_MACHINE/REG_DATA[12][22]_i_1/O
                         net (fo=13, routed)          0.440     9.410    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]_0
    SLICE_X59Y450        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.073    10.158    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y450        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/C
                         clock pessimism              0.529    10.687    
                         clock uncertainty           -0.035    10.652    
    SLICE_X59Y450        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.024    10.676    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.864ns (27.908%)  route 4.815ns (72.092%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 10.170 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.444ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     8.123 r  ALU/address_reg[23]_i_10/O[6]
                         net (fo=1, routed)           0.179     8.302    STATE_MACHINE/data5[22]
    SLICE_X49Y455        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     8.437 r  STATE_MACHINE/address[22]_i_5/O
                         net (fo=2, routed)           0.174     8.611    STATE_MACHINE/address[22]_i_5_n_0
    SLICE_X52Y454        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.047     8.658 r  STATE_MACHINE/address[22]_i_2/O
                         net (fo=3, routed)           0.265     8.923    STATE_MACHINE/address[22]_i_2_n_0
    SLICE_X56Y449        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     8.970 r  STATE_MACHINE/REG_DATA[12][22]_i_1/O
                         net (fo=13, routed)          0.443     9.413    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]_0
    SLICE_X59Y449        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.085    10.170    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X59Y449        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]/C
                         clock pessimism              0.529    10.699    
                         clock uncertainty           -0.035    10.664    
    SLICE_X59Y449        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023    10.687    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][22]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.793ns (26.918%)  route 4.868ns (73.082%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 10.155 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.444ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     8.104 r  ALU/address_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.157     8.261    STATE_MACHINE/data5[19]
    SLICE_X50Y454        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     8.308 r  STATE_MACHINE/address[19]_i_4/O
                         net (fo=1, routed)           0.178     8.486    STATE_MACHINE/address[19]_i_4_n_0
    SLICE_X52Y455        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     8.535 r  STATE_MACHINE/address[19]_i_2/O
                         net (fo=4, routed)           0.309     8.844    STATE_MACHINE/address[19]_i_2_n_0
    SLICE_X56Y451        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     8.925 r  STATE_MACHINE/REG_DATA[12][19]_i_1/O
                         net (fo=13, routed)          0.470     9.395    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][19]_0
    SLICE_X65Y450        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.070    10.155    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X65Y450        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]/C
                         clock pessimism              0.529    10.684    
                         clock uncertainty           -0.035    10.649    
    SLICE_X65Y450        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.023    10.672    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][19]
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.878ns (28.224%)  route 4.776ns (71.776%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 10.164 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.444ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     8.123 r  ALU/address_reg[23]_i_10/O[6]
                         net (fo=1, routed)           0.179     8.302    STATE_MACHINE/data5[22]
    SLICE_X49Y455        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.135     8.437 r  STATE_MACHINE/address[22]_i_5/O
                         net (fo=2, routed)           0.174     8.611    STATE_MACHINE/address[22]_i_5_n_0
    SLICE_X52Y454        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.047     8.658 r  STATE_MACHINE/address[22]_i_2/O
                         net (fo=3, routed)           0.265     8.923    STATE_MACHINE/address[22]_i_2_n_0
    SLICE_X56Y449        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061     8.984 r  STATE_MACHINE/REG_DATA[15][22]_i_1/O
                         net (fo=3, routed)           0.404     9.388    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][31]_0[22]
    SLICE_X58Y449        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.079    10.164    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X58Y449        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]/C
                         clock pessimism              0.529    10.693    
                         clock uncertainty           -0.035    10.658    
    SLICE_X58Y449        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024    10.682    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[14][22]
  -------------------------------------------------------------------
                         required time                         10.682    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 1.856ns (27.952%)  route 4.784ns (72.048%))
  Logic Levels:           22  (CARRY8=5 LUT2=3 LUT3=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 10.166 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.444ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.044 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.067    ALU/address_reg[23]_i_10_n_0
    SLICE_X51Y455        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     8.170 r  ALU/nzcv_reg[3]_i_10/O[7]
                         net (fo=1, routed)           0.116     8.286    STATE_MACHINE/data5[31]
    SLICE_X49Y455        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     8.317 r  STATE_MACHINE/nzcv[3]_i_3/O
                         net (fo=1, routed)           0.136     8.453    STATE_MACHINE/nzcv[3]_i_3_n_0
    SLICE_X46Y455        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.031     8.484 r  STATE_MACHINE/nzcv[3]_i_1/O
                         net (fo=5, routed)           0.333     8.817    STATE_MACHINE/ir_reg[24]_0
    SLICE_X52Y447        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.135     8.952 r  STATE_MACHINE/REG_DATA[12][31]_i_3/O
                         net (fo=13, routed)          0.422     9.374    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][31]_0
    SLICE_X55Y444        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.081    10.166    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X55Y444        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]/C
                         clock pessimism              0.529    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X55Y444        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023    10.683    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[7][31]
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.818ns (27.384%)  route 4.821ns (72.616%))
  Logic Levels:           20  (CARRY8=3 LUT2=3 LUT3=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 10.169 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.444ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.196     8.039 r  ALU/address_reg[11]_i_10/O[6]
                         net (fo=1, routed)           0.212     8.251    STATE_MACHINE/data5[14]
    SLICE_X49Y450        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081     8.332 r  STATE_MACHINE/address[14]_i_4/O
                         net (fo=2, routed)           0.137     8.469    STATE_MACHINE/address[14]_i_4_n_0
    SLICE_X46Y450        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     8.551 r  STATE_MACHINE/address[14]_i_2/O
                         net (fo=3, routed)           0.364     8.915    STATE_MACHINE/address[14]_i_2_n_0
    SLICE_X56Y448        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     8.996 r  STATE_MACHINE/REG_DATA[12][14]_i_1/O
                         net (fo=13, routed)          0.377     9.373    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][14]_0
    SLICE_X60Y447        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.084    10.169    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X60Y447        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]/C
                         clock pessimism              0.529    10.698    
                         clock uncertainty           -0.035    10.663    
    SLICE_X60Y447        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023    10.686    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[5][14]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.853ns (27.923%)  route 4.783ns (72.077%))
  Logic Levels:           22  (CARRY8=5 LUT2=3 LUT3=3 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 10.166 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.444ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.012     8.044 r  ALU/address_reg[23]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.067    ALU/address_reg[23]_i_10_n_0
    SLICE_X51Y455        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.170 r  ALU/nzcv_reg[3]_i_10/O[5]
                         net (fo=1, routed)           0.191     8.361    STATE_MACHINE/data5[29]
    SLICE_X49Y456        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     8.475 r  STATE_MACHINE/address[29]_i_5/O
                         net (fo=1, routed)           0.129     8.604    STATE_MACHINE/address[29]_i_5_n_0
    SLICE_X48Y456        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     8.635 f  STATE_MACHINE/address[29]_i_2/O
                         net (fo=4, routed)           0.310     8.945    STATE_MACHINE/address[29]_i_2_n_0
    SLICE_X51Y449        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     8.994 r  STATE_MACHINE/REG_DATA[12][29]_i_1/O
                         net (fo=13, routed)          0.376     9.370    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][29]_0
    SLICE_X57Y448        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.081    10.166    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X57Y448        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]/C
                         clock pessimism              0.529    10.695    
                         clock uncertainty           -0.035    10.660    
    SLICE_X57Y448        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.024    10.684    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[6][29]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.793ns (27.052%)  route 4.835ns (72.948%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 10.161 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.444ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.072     8.104 r  ALU/address_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.157     8.261    STATE_MACHINE/data5[19]
    SLICE_X50Y454        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     8.308 r  STATE_MACHINE/address[19]_i_4/O
                         net (fo=1, routed)           0.178     8.486    STATE_MACHINE/address[19]_i_4_n_0
    SLICE_X52Y455        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.049     8.535 r  STATE_MACHINE/address[19]_i_2/O
                         net (fo=4, routed)           0.309     8.844    STATE_MACHINE/address[19]_i_2_n_0
    SLICE_X56Y451        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     8.925 r  STATE_MACHINE/REG_DATA[12][19]_i_1/O
                         net (fo=13, routed)          0.437     9.362    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][19]_0
    SLICE_X64Y452        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.076    10.161    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X64Y452        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]/C
                         clock pessimism              0.529    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X64Y452        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.024    10.679    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[9][19]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 STATE_MACHINE/address_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.874ns (28.278%)  route 4.753ns (71.722%))
  Logic Levels:           21  (CARRY8=4 LUT2=3 LUT3=3 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 10.161 - 8.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.484ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.444ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.322     1.322 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.322    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.322 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.520    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.548 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.186     2.734    STATE_MACHINE/CLK
    SLICE_X44Y462        FDSE                                         r  STATE_MACHINE/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y462        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.806 r  STATE_MACHINE/address_reg[5]/Q
                         net (fo=58, routed)          0.265     3.071    STATE_MACHINE/address[5]
    SLICE_X41Y462        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     3.193 r  STATE_MACHINE/cs_out_OBUF[54]_inst_i_2/O
                         net (fo=6, routed)           0.124     3.317    STATE_MACHINE/cs_out_OBUF[54]_inst_i_2_n_0
    SLICE_X42Y462        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     3.349 r  STATE_MACHINE/cs_out_OBUF[14]_inst_i_1/O
                         net (fo=8, routed)           0.401     3.750    REG_BANK_ENCAP/cs_out_OBUF[0]
    SLICE_X47Y460        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.061     3.811 r  REG_BANK_ENCAP/MUL0_i_126/O
                         net (fo=128, routed)         0.572     4.383    REG_BANK_ENCAP/reg_bank/Rs[0]
    SLICE_X55Y445        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.047     4.430 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_120/O
                         net (fo=1, routed)           0.013     4.443    REG_BANK_ENCAP/reg_bank/MUL0__0_i_120_n_0
    SLICE_X55Y445        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.049     4.492 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_60/O
                         net (fo=1, routed)           0.000     4.492    REG_BANK_ENCAP/reg_bank/MUL0__0_i_60_n_0
    SLICE_X55Y445        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.028     4.520 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_30/O
                         net (fo=1, routed)           0.171     4.691    REG_BANK_ENCAP/reg_bank/Rs_data[4]
    SLICE_X57Y446        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.088     4.779 r  REG_BANK_ENCAP/reg_bank/MUL0__0_i_13/O
                         net (fo=55, routed)          0.444     5.223    REG_BANK_ENCAP/reg_bank/address_reg[0]_0
    SLICE_X56Y461        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     5.358 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_218/O
                         net (fo=151, routed)         0.219     5.577    REG_BANK_ENCAP/reg_bank/ir_reg[11]_9
    SLICE_X57Y459        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.135     5.712 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_156/O
                         net (fo=36, routed)          0.305     6.017    REG_BANK_ENCAP/reg_bank/ir_reg[7]_0
    SLICE_X56Y456        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.135     6.152 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142/O
                         net (fo=23, routed)          0.247     6.399    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_142_n_0
    SLICE_X55Y461        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     6.513 f  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292/O
                         net (fo=1, routed)           0.132     6.645    REG_BANK_ENCAP/reg_bank/nzcv[0]_i_292_n_0
    SLICE_X54Y461        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.049     6.694 r  REG_BANK_ENCAP/reg_bank/nzcv[0]_i_186/O
                         net (fo=1, routed)           0.253     6.947    STATE_MACHINE/address[6]_i_58_0
    SLICE_X51Y457        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.047     6.994 r  STATE_MACHINE/nzcv[0]_i_87/O
                         net (fo=13, routed)          0.138     7.132    REG_BANK_ENCAP/reg_bank/address[24]_i_8_0[1]
    SLICE_X50Y455        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.031     7.163 r  REG_BANK_ENCAP/reg_bank/address[6]_i_58/O
                         net (fo=1, routed)           0.012     7.175    REG_BANK_ENCAP/reg_bank/address[6]_i_58_n_0
    SLICE_X50Y455        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     7.341 r  REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11/CO[7]
                         net (fo=1, routed)           0.023     7.364    REG_BANK_ENCAP/reg_bank/address_reg[6]_i_11_n_0
    SLICE_X50Y456        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.067     7.431 r  REG_BANK_ENCAP/reg_bank/address_reg[11]_i_11/O[1]
                         net (fo=3, routed)           0.412     7.843    ALU/data4[9]
    SLICE_X51Y453        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     8.009 r  ALU/address_reg[11]_i_10/CO[7]
                         net (fo=1, routed)           0.023     8.032    ALU/address_reg[11]_i_10_n_0
    SLICE_X51Y454        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     8.135 r  ALU/address_reg[23]_i_10/O[5]
                         net (fo=1, routed)           0.118     8.253    STATE_MACHINE/data5[21]
    SLICE_X52Y454        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     8.285 r  STATE_MACHINE/address[21]_i_4/O
                         net (fo=1, routed)           0.080     8.365    STATE_MACHINE/address[21]_i_4_n_0
    SLICE_X52Y455        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     8.447 r  STATE_MACHINE/address[21]_i_2/O
                         net (fo=4, routed)           0.402     8.849    STATE_MACHINE/address[21]_i_2_n_0
    SLICE_X60Y449        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     8.962 r  STATE_MACHINE/REG_DATA[12][21]_i_1/O
                         net (fo=13, routed)          0.399     9.361    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[11][21]_0
    SLICE_X61Y452        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     8.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     9.061    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.085 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         1.076    10.161    REG_BANK_ENCAP/reg_bank/clk_IBUF_BUFG
    SLICE_X61Y452        FDRE                                         r  REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]/C
                         clock pessimism              0.529    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X61Y452        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023    10.678    REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][21]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  1.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rd_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rd_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.740ns (routing 0.289ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.321ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.740     1.746    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y463        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.785 r  REG_BANK_ENCAP/Rd_counter_reg[1]/Q
                         net (fo=5, routed)           0.030     1.815    REG_BANK_ENCAP/Rd_counter_reg[3]_0[1]
    SLICE_X44Y463        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.836 r  REG_BANK_ENCAP/Rd_counter[2]_i_1/O
                         net (fo=1, routed)           0.007     1.843    REG_BANK_ENCAP/next_Rd_counter_val[2]
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.840     2.115    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[2]/C
                         clock pessimism             -0.363     1.752    
    SLICE_X44Y463        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.799    REG_BANK_ENCAP/Rd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.742ns (routing 0.289ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.321ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.742     1.748    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y464        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.787 r  REG_BANK_ENCAP/Rm_counter_reg[1]/Q
                         net (fo=6, routed)           0.032     1.819    REG_BANK_ENCAP/Rm_counter_reg[3]_0[1]
    SLICE_X45Y464        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.833 r  REG_BANK_ENCAP/Rm_counter[3]_i_1/O
                         net (fo=1, routed)           0.017     1.850    REG_BANK_ENCAP/next_Rm_counter_val[3]
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.842     2.117    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[3]/C
                         clock pessimism             -0.363     1.754    
    SLICE_X45Y464        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.800    REG_BANK_ENCAP/Rm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rd_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rd_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.740ns (routing 0.289ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.321ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.740     1.746    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y463        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.785 r  REG_BANK_ENCAP/Rd_counter_reg[0]/Q
                         net (fo=6, routed)           0.034     1.819    REG_BANK_ENCAP/Rd_counter_reg[3]_0[0]
    SLICE_X44Y463        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.833 r  REG_BANK_ENCAP/Rd_counter[3]_i_1/O
                         net (fo=1, routed)           0.016     1.849    REG_BANK_ENCAP/next_Rd_counter_val[3]
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.840     2.115    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[3]/C
                         clock pessimism             -0.363     1.752    
    SLICE_X44Y463        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.798    REG_BANK_ENCAP/Rd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rd_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rd_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.053ns (50.962%)  route 0.051ns (49.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.740ns (routing 0.289ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.321ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.740     1.746    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y463        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.785 f  REG_BANK_ENCAP/Rd_counter_reg[0]/Q
                         net (fo=6, routed)           0.034     1.819    STATE_MACHINE/REG_DATA_reg[15][0]_0[0]
    SLICE_X44Y463        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.833 r  STATE_MACHINE/Rd_counter[0]_i_1/O
                         net (fo=1, routed)           0.017     1.850    REG_BANK_ENCAP/Rd_counter_reg[1]_0[0]
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.840     2.115    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[0]/C
                         clock pessimism             -0.363     1.752    
    SLICE_X44Y463        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.798    REG_BANK_ENCAP/Rd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.742ns (routing 0.289ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.321ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.742     1.748    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y464        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.787 r  REG_BANK_ENCAP/Rm_counter_reg[1]/Q
                         net (fo=6, routed)           0.032     1.819    REG_BANK_ENCAP/Rm_counter_reg[3]_0[1]
    SLICE_X45Y464        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.852 r  REG_BANK_ENCAP/Rm_counter[2]_i_1/O
                         net (fo=1, routed)           0.006     1.858    REG_BANK_ENCAP/next_Rm_counter_val[2]
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.842     2.117    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[2]/C
                         clock pessimism             -0.363     1.754    
    SLICE_X45Y464        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.801    REG_BANK_ENCAP/Rm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rs_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rs_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.749ns (routing 0.289ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.321ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.749     1.755    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y461        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.794 r  REG_BANK_ENCAP/Rs_counter_reg[1]/Q
                         net (fo=4, routed)           0.034     1.828    REG_BANK_ENCAP/Rs_counter_reg[1]
    SLICE_X47Y461        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     1.850 r  REG_BANK_ENCAP/Rs_counter[2]_i_1/O
                         net (fo=1, routed)           0.021     1.871    REG_BANK_ENCAP/next_Rs_counter_val[2]
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.851     2.126    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[2]/C
                         clock pessimism             -0.365     1.761    
    SLICE_X47Y461        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.807    REG_BANK_ENCAP/Rs_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rd_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rd_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.740ns (routing 0.289ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.321ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.740     1.746    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y463        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.785 r  REG_BANK_ENCAP/Rd_counter_reg[1]/Q
                         net (fo=5, routed)           0.052     1.837    STATE_MACHINE/REG_DATA_reg[15][0]_0[1]
    SLICE_X44Y463        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     1.851 r  STATE_MACHINE/Rd_counter[1]_i_1/O
                         net (fo=1, routed)           0.016     1.867    REG_BANK_ENCAP/Rd_counter_reg[1]_0[1]
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.840     2.115    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X44Y463        FDRE                                         r  REG_BANK_ENCAP/Rd_counter_reg[1]/C
                         clock pessimism             -0.363     1.752    
    SLICE_X44Y463        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.798    REG_BANK_ENCAP/Rd_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.074ns (60.656%)  route 0.048ns (39.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.742ns (routing 0.289ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.321ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.742     1.748    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y464        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.787 r  REG_BANK_ENCAP/Rm_counter_reg[1]/Q
                         net (fo=6, routed)           0.032     1.819    REG_BANK_ENCAP/Rm_counter_reg[3]_0[1]
    SLICE_X45Y464        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.854 r  REG_BANK_ENCAP/Rm_counter[1]_i_1/O
                         net (fo=1, routed)           0.016     1.870    REG_BANK_ENCAP/next_Rm_counter_val[1]
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.842     2.117    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X45Y464        FDRE                                         r  REG_BANK_ENCAP/Rm_counter_reg[1]/C
                         clock pessimism             -0.363     1.754    
    SLICE_X45Y464        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.800    REG_BANK_ENCAP/Rm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ir_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rs_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.075ns (44.118%)  route 0.095ns (55.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.748ns (routing 0.289ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.321ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.748     1.754    clk_IBUF_BUFG
    SLICE_X46Y462        FDRE                                         r  ir_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y462        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.793 f  ir_reg[23]/Q
                         net (fo=18, routed)          0.087     1.880    STATE_MACHINE/ir[23]
    SLICE_X47Y461        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     1.916 r  STATE_MACHINE/Rs_counter[0]_i_1/O
                         net (fo=1, routed)           0.008     1.924    REG_BANK_ENCAP/D[0]
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.851     2.126    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[0]/C
                         clock pessimism             -0.324     1.802    
    SLICE_X47Y461        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.849    REG_BANK_ENCAP/Rs_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 REG_BANK_ENCAP/Rs_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            REG_BANK_ENCAP/Rs_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.053ns (39.552%)  route 0.081ns (60.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.749ns (routing 0.289ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.321ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.898     0.898 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.898    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.898 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.989    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.006 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.749     1.755    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y461        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.794 r  REG_BANK_ENCAP/Rs_counter_reg[0]/Q
                         net (fo=5, routed)           0.055     1.849    REG_BANK_ENCAP/Rs_counter_reg[0]_0[0]
    SLICE_X47Y461        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     1.863 r  REG_BANK_ENCAP/Rs_counter[1]_i_1/O
                         net (fo=1, routed)           0.026     1.889    REG_BANK_ENCAP/next_Rs_counter_val[1]
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.143     1.143 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.143    clk_IBUF_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.143 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.256    clk_IBUF
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.275 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=619, routed)         0.851     2.126    REG_BANK_ENCAP/clk_IBUF_BUFG
    SLICE_X47Y461        FDRE                                         r  REG_BANK_ENCAP/Rs_counter_reg[1]/C
                         clock pessimism             -0.365     1.761    
    SLICE_X47Y461        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.807    REG_BANK_ENCAP/Rs_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         8.000       6.878      BUFGCE_HDIO_X1Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X59Y451     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X59Y448     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][25]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X57Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X57Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][27]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X53Y451     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][28]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X52Y449     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][29]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X51Y446     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X53Y448     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][30]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X52Y445     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][31]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X52Y453     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[2][26]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X56Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][22]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][23]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y450     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X56Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][25]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X56Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[3][27]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y451     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][24]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X59Y448     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][25]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X57Y452     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[15][26]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X61Y449     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X61Y445     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X58Y444     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X61Y449     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X64Y448     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X64Y448     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X61Y449     REG_BANK_ENCAP/reg_bank/REG_DATA_reg[1][16]/C



