\section*{Standard Extensions}

\subsection*{RV32M Multiply Extension}
\begin{center}
\begin{tabular}
{T | l | c | c | c | c | C } \hline
\rm Inst & Name              & FMT & \rm Opcode & \rm funct3 & \rm funct7 & \rm Description (C)     \\ \hline
mul      & MUL               & R   & 0110011    & 000    & 0000001   & rd = (rs1 * rs2)[31:0]  \\
mulh     & MUL High          & R   & 0110011    & 001    & 0000001   & rd = (rs1 * rs2)[63:32] \\
mulsu    & MUL High (S) (U)  & R   & 0110011    & 010    & 0000001   & rd = (rs1 * rs2)[63:32] \\
mulu     & MUL High (U)      & R   & 0110011    & 011    & 0000001   & rd = (rs1 * rs2)[63:32] \\
div      & DIV               & R   & 0110011    & 100    & 0000001   & rd = rs1 / rs2          \\
divu     & DIV (U)           & R   & 0110011    & 101    & 0000001   & rd = rs1 / rs2          \\
rem      & Remainder         & R   & 0110011    & 110    & 0000001   & rd = rs1 \% rs2         \\
remu     & Remainder (U)     & R   & 0110011    & 111    & 0000001   & rd = rs1 \% rs2         \\
\hline
\end{tabular}
\end{center}

\subsection*{RV32A Atomic Extension}

%\begin{itemize}
%    \item \texttt{aq}: acquire access bit -- this operation must occur before later memory ops
%    \item \texttt{rl}: release access bit -- this operation must occur after earlier memory ops
%\end{itemize}

\begin{center}
\begin{tabular}{R@{}W@{}W@{}R@{}R@{}F@{}R@{}O}
\instbitrange{31}{27} &
\instbit{26} &
\instbit{25} &
\instbitrange{24}{20} &
\instbitrange{19}{15} &
\instbitrange{14}{12} &
\instbitrange{11}{7} &
\instbitrange{6}{0} \\
\hline
\multicolumn{1}{|c|}{funct5} &
\multicolumn{1}{c|}{aq} &
\multicolumn{1}{c|}{rl} &
\multicolumn{1}{c|}{rs2} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} \\
\hline
5 & 1 & 1 & 5 & 5 & 3 & 5 & 7 \\
\end{tabular}

\begin{tabular}
{T | l | c | c | c | c | T } \hline
\rm Inst  & Name              & FMT   & \rm Opcode & \rm funct3 & \rm funct5 & \rm Description (C)         \\ \hline
lr.w      & Load Reserved     & R     & 0101111    & 010    & 00010   & rd = M[rs1], reserve M[rs1] \\
sc.w      & Store Conditional & R     & 0101111    & 010    & 00011   & \parbox[t]{2.5in}{ if (reserved) \{ M[rs1] = rs2; rd = 0 \} \\
                                                                        else \{ rd = 1 \}}   \\
amoswap.w & Atomic Swap       & R     & 0101111    & 010    & 00001   & rd = M[rs1]; swap(rd, rs2); M[rs1] = rd \\
amoadd.w  & Atomic ADD        & R     & 0101111    & 010    & 00000   & rd = M[rs1] + rs2; M[rs1] = rd \\
amoand.w  & Atomic AND        & R     & 0101111    & 010    & 01100  & rd = M[rs1] \& rs2; M[rs1] = rd \\
amoor.w   & Atomic OR         & R     & 0101111    & 010    & 01010   & rd = M[rs1] | rs2; M[rs1] = rd \\
amoxor.w  & Atomix XOR        & R     & 0101111    & 010    & 00100   & rd = M[rs1] \^{} rs2; M[rs1] = rd \\
amomax.w  & Atomic MAX        & R     & 0101111    & 010    & 10100   & rd = max(M[rs1], rs2); M[rs1] = rd \\
amomin.w  & Atomic MIN        & R     & 0101111    & 010    & 10000   & rd = min(M[rs1], rs2); M[rs1] = rd \\
\hline
\end{tabular}
\end{center}

\newpage

\subsection*{RV32F Single-Precision Floating-Point Extension}
\begin{center}
\textbf{R4-type instructions}

\begin{tabular}{R@{}W@{}W@{}R@{}R@{}F@{}O}
\instbitrange{31}{27} &
\instbitrange{26}{25} &
\instbitrange{24}{20} &
\instbitrange{19}{15} &
\instbitrange{14}{12} &
\instbitrange{11}{7} &
\instbitrange{6}{0} \\
\hline
\multicolumn{1}{|c|}{rs3} &
\multicolumn{1}{c|}{fmt} &
\multicolumn{1}{c|}{rs2} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} \\
\hline
5 & 2 & 5 & 5 & 3 & 5 & 7 \\
\end{tabular}

\begin{tabular}
{T | l | c | c | c | c | c | c | T } \hline
\rm Inst  & Name                  & FMT   & \rm Opcode & \rm funct3/rm & \rm funct7 & \rm rs2 [20...24] & \rm fmt & \rm Description (C)         \\ \hline
flw       & Flt Load Word         & I     & 0000111    & 010    &        &        & & rd = M[rs1 + imm]    \\
fsw       & Flt Store Word        & I     & 0100111    & 010    &        &        & & M[rs1 + imm] = rs2   \\
\hline
fadd.s    & Flt Add               & R     & 1010011    &        & 0000000 &        & & rd = rs1 + rs2       \\
fsub.s    & Flt Sub               & R     & 1010011    &        & 0000100 &        & & rd = rs1 - rs2       \\
fmul.s    & Flt Mul               & R     & 1010011    &        & 0001000 &        & & rd = rs1 * rs2       \\
fdiv.s    & Flt Div               & R     & 1010011    &        & 0001100 &        & & rd = rs1 / rs2       \\
fsgnj.s   & Flt Sign Injection    & R     & 1010011    & 000    & 0010000 &        & & rd = abs(rs1) * sgn(rs2) \\
fsgnjn.s  & Flt Sign Neg Injection& R     & 1010011    & 001    & 0010000 &        & & rd = abs(rs1) * -sgn(rs2) \\
fsgnjx.s  & Flt Sign Xor Injection& R     & 1010011    & 010    & 0010000 &        & & rd = rs1 * sgn(rs2)  \\
fmin.s    & Flt Minimum           & R     & 1010011    & 000    & 0010100 &        & & rd = min(rs1, rs2)   \\
fmax.s    & Flt Maximum           & R     & 1010011    & 001    & 0010100 &        & & rd = max(rs1, rs2)   \\
fsqrt.s   & Flt Square Root       & R     & 1010011    &        & 0101100 & 00000  & & rd = sqrt(rs1)       \\
\hline
fle.s     & Float Less / Equal    & R     & 1010011    & 000    & 1010000 &        & & rd = (rs1 <= rs2) ? 1 : 0\\
flt.s     & Float Less Than       & R     & 1010011    & 001    & 1010000 &        & & rd = (rs1 <  rs2) ? 1 : 0 \\
feq.s     & Float Equality        & R     & 1010011    & 010    & 1010000 &        & & rd = (rs1 == rs2) ? 1 : 0 \\
\hline
fcvt.w.s  & Flt Convert to Int    & R     & 1010011    &        & 1100000 & 00000  & & rd = (int32\_t) rs1 \\
fcvt.wu.s & Flt Convert to Int    & R     & 1010011    &        & 1100000 & 00001  & & rd = (uint32\_t) rs1 \\
fmv.x.w   & Move Float to Int     & R     & 1010011    & 000    & 1110000 & 00000  & & rd = *((int*) \&rs1) \\
fclass.s  & Float Classify        & R     & 1010011    & 001    & 1110000 & 00000  & & rd = 0..9 \\
\hline
fcvt.s.w  & Flt Conv from Sign Int& R     & 1010011    &        & 1101000 & 00000  & & rd = (float) rs1 \\
fcvt.s.wu & Flt Conv from Uns Int & R     & 1010011    &        & 1101000 & 00001  & & rd = (float) rs1 \\
fmv.w.x   & Move Int to Float     & R     & 1010011    & 000    & 1111000 & 00000  & & rd = *((float*) \&rs1) \\
\hline
fmadd.s   & Flt Fused Mul-Add     & R4    & 1000011    &        &        &        & 00 & rd = rs1 * rs2 + rs3 \\
fmsub.s   & Flt Fused Mul-Sub     & R4    & 1000111    &        &        &        & 00 & rd = rs1 * rs2 - rs3 \\
fnmadd.s  & Flt Neg Fused Mul-Add & R4    & 1001011    &        &        &        & 00 & rd = -rs1 * rs2 + rs3 \\
fnmsub.s  & Flt Neg Fused Mul-Sub & R4    & 1001111    &        &        &        & 00 & rd = -rs1 * rs2 - rs3 \\
\hline
\end{tabular}
\end{center}

\newpage
\subsection*{RV32D Double-Precision Floating-Point Extension}

\begin{center}
\begin{tabular}
{T | l | c | c | c | c | c | c | T } \hline
\rm Inst  & Name                  & FMT   & \rm Opcode & \rm funct3/rm & \rm funct7 & \rm rs2 [20...24] & \rm fmt & \rm Description (C)         \\ \hline
fld       & Flt Load Word         & I     & 0000111    & 011    &        &        & & rd = M[rs1 + imm]    \\
fsd       & Flt Store Word        & I     & 0100111    & 011    &        &        & & M[rs1 + imm] = rs2   \\
\hline
fadd.d    & Flt Add               & R     & 1010011    &        & 0000001 &        & & rd = rs1 + rs2       \\
fsub.d    & Flt Sub               & R     & 1010011    &        & 0000101 &        & & rd = rs1 - rs2       \\
fmul.d    & Flt Mul               & R     & 1010011    &        & 0001001 &        & & rd = rs1 * rs2       \\
fdiv.d    & Flt Div               & R     & 1010011    &        & 0001101 &        & & rd = rs1 / rs2       \\
fsgnj.d   & Flt Sign Injection    & R     & 1010011    & 000    & 0010001 &        & & rd = abs(rs1) * sgn(rs2) \\
fsgnjn.d  & Flt Sign Neg Injection& R     & 1010011    & 001    & 0010001 &        & & rd = abs(rs1) * -sgn(rs2) \\
fsgnjx.d  & Flt Sign Xor Injection& R     & 1010011    & 010    & 0010001 &        & & rd = rs1 * sgn(rs2)  \\
fmin.d    & Flt Minimum           & R     & 1010011    & 000    & 0010101 &        & & rd = min(rs1, rs2)   \\
fmax.d    & Flt Maximum           & R     & 1010011    & 001    & 0010101 &        & & rd = max(rs1, rs2)   \\
fsqrt.d   & Flt Square Root       & R     & 1010011    &        & 0101101 & 00000  & & rd = sqrt(rs1)       \\
\hline
fle.d     & Float Less / Equal    & R     & 1010011    & 000    & 1010001 &        & & rd = (rs1 <= rs2) ? 1 : 0\\
flt.d     & Float Less Than       & R     & 1010011    & 001    & 1010001 &        & & rd = (rs1 <  rs2) ? 1 : 0 \\
feq.d     & Float Equality        & R     & 1010011    & 010    & 1010001 &        & & rd = (rs1 == rs2) ? 1 : 0 \\
\hline
fcvt.w.d  & Flt Convert to Int    & R     & 1010011    &        & 1100001 & 00000  & & rd = (int32\_t) rs1 \\
fcvt.wu.d & Flt Convert to Int    & R     & 1010011    &        & 1100001 & 00001  & & rd = (uint32\_t) rs1 \\
fcvt.s.d   & Double Flt to Single & R     & 1010011    & 000    & 0100000 & 00001  & & rd = *((float*) \&rs1) \\
fmv.x.d   & Move Int to Float     & R     & 1010011    & 000    & 1111001 & 00000  & & rd = *((float*) \&rs1) \\
fclass.d  & Float Classify        & R     & 1010011    & 001    & 1110001 & 00000  & & rd = 0..9 \\
\hline
fcvt.d.w  & Flt Conv from Sign Int& R     & 1010011    &        & 1101001 & 00000  & & rd = (float) rs1 \\
fcvt.d.wu & Flt Conv from Uns Int & R     & 1010011    &        & 1101001 & 00001  & & rd = (float) rs1 \\
fcvt.d.s   & Single Flt to Double & R     & 1010011    & 000    & 0100001 & 00001  & & rd = *((float*) \&rs1) \\
\hline
fmadd.d   & Flt Fused Mul-Add     & R4    & 1000011    &        &        &        & 01 & rd = rs1 * rs2 + rs3 \\
fmsub.d   & Flt Fused Mul-Sub     & R4    & 1000111    &        &        &        & 01 & rd = rs1 * rs2 - rs3 \\
fnmadd.d  & Flt Neg Fused Mul-Add & R4    & 1001011    &        &        &        & 01 & rd = -rs1 * rs2 + rs3 \\
fnmsub.d  & Flt Neg Fused Mul-Sub & R4    & 1001111    &        &        &        & 01 & rd = -rs1 * rs2 - rs3 \\
\hline
\end{tabular}
\end{center}

\newpage
\subsection*{RV32Q Quad-Precision Floating-Point Extension}

\begin{center}
\begin{tabular}
{T | l | c | c | c | c | c | c | T } \hline
\rm Inst  & Name                  & FMT   & \rm Opcode & \rm funct3/rm & \rm funct7 & \rm rs2 [20...24] & \rm fmt & \rm Description (C)         \\ \hline
flq       & Flt Load Word         & I     & 0000111    & 100    &        &        & & rd = M[rs1 + imm]    \\
fsq       & Flt Store Word        & I     & 0100111    & 100    &        &        & & M[rs1 + imm] = rs2   \\
\hline
fadd.q    & Flt Add               & R     & 1010011    &        & 0000011 &        & & rd = rs1 + rs2       \\
fsub.q    & Flt Sub               & R     & 1010011    &        & 0000111 &        & & rd = rs1 - rs2       \\
fmul.q    & Flt Mul               & R     & 1010011    &        & 0001011 &        & & rd = rs1 * rs2       \\
fdiv.q    & Flt Div               & R     & 1010011    &        & 0001111 &        & & rd = rs1 / rs2       \\
fsgnj.q   & Flt Sign Injection    & R     & 1010011    & 000    & 0010011 &        & & rd = abs(rs1) * sgn(rs2) \\
fsgnjn.q  & Flt Sign Neg Injection& R     & 1010011    & 001    & 0010011 &        & & rd = abs(rs1) * -sgn(rs2) \\
fsgnjx.q  & Flt Sign Xor Injection& R     & 1010011    & 010    & 0010011 &        & & rd = rs1 * sgn(rs2)  \\
fmin.q    & Flt Minimum           & R     & 1010011    & 000    & 0010111 &        & & rd = min(rs1, rs2)   \\
fmax.q    & Flt Maximum           & R     & 1010011    & 001    & 0010111 &        & & rd = max(rs1, rs2)   \\
fsqrt.q   & Flt Square Root       & R     & 1010011    &        & 0101111 & 00000  & & rd = sqrt(rs1)       \\
\hline
fle.q     & Float Less / Equal    & R     & 1010011    & 000    & 1010011 &        & & rd = (rs1 <= rs2) ? 1 : 0\\
flt.q     & Float Less Than       & R     & 1010011    & 001    & 1010011 &        & & rd = (rs1 <  rs2) ? 1 : 0 \\
feq.q     & Float Equality        & R     & 1010011    & 010    & 1010011 &        & & rd = (rs1 == rs2) ? 1 : 0 \\
\hline
fcvt.w.q  & Flt Convert to Int    & R     & 1010011    &        & 1100011 & 00000  & & rd = (int32\_t) rs1 \\
fcvt.wu.q & Flt Convert to Int    & R     & 1010011    &        & 1100011 & 00001  & & rd = (uint32\_t) rs1 \\
fcvt.s.q   & Quad Flt to Single   & R     & 1010011    & 000    & 0100000 & 00001  & & rd = *((float*) \&rs1) \\
fcvt.d.q   & Quad Flt to Double   & R     & 1010011    & 000    & 0100001 & 00001  & & rd = *((float*) \&rs1) \\
fmv.x.q   & Move Int to Float     & R     & 1010011    & 000    & 1111011 & 00000  & & rd = *((float*) \&rs1) \\
fclass.q  & Float Classify        & R     & 1010011    & 001    & 1110011 & 00000  & & rd = 0..9 \\
\hline
fcvt.q.w  & Flt Conv from Sign Int& R     & 1010011    &        & 1101011 & 00000  & & rd = (float) rs1 \\
fcvt.q.wu & Flt Conv from Uns Int & R     & 1010011    &        & 1101011 & 00001  & & rd = (float) rs1 \\
fcvt.q.s   & Single Flt to Quad   & R     & 1010011    & 000    & 0100011 & 00000  & & rd = *((float*) \&rs1) \\
fcvt.q.d   & Double Flt to Quad   & R     & 1010011    & 000    & 0100011 & 00001  & & rd = *((float*) \&rs1) \\
\hline
fmadd.q   & Flt Fused Mul-Add     & R4    & 1000011    &        &        &        & 11 & rd = rs1 * rs2 + rs3 \\
fmsub.q   & Flt Fused Mul-Sub     & R4    & 1000111    &        &        &        & 11 & rd = rs1 * rs2 - rs3 \\
fnmadd.q  & Flt Neg Fused Mul-Add & R4    & 1001011    &        &        &        & 11 & rd = -rs1 * rs2 + rs3 \\
fnmsub.q  & Flt Neg Fused Mul-Sub & R4    & 1001111    &        &        &        & 11 & rd = -rs1 * rs2 - rs3 \\
\hline
\end{tabular}
\end{center}

\newpage
\subsection*{RV32C Compressed Extension}

\small
\begin{center}
\begin{tabular}
{p{0in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}l}
%&
%\multicolumn{1}{l}{\instbit{31}} &
%\multicolumn{1}{r}{\instbit{27}} &
%\instbit{26} &
%\instbit{25} &
%\multicolumn{1}{l}{\instbit{24}} &
%\multicolumn{1}{r}{\instbit{20}} &
%\instbitrange{19}{15} &
%\instbitrange{14}{12} &
%\instbitrange{11}{7} &
%\instbitrange{6}{0} \\
%\cline{2-11}

&
\instbit{15} &
\instbit{14} &
\instbit{13} &
\multicolumn{1}{c}{\instbit{12}} &
\instbit{11} &
\instbit{10} &
\instbit{9} &
\instbit{8} &
\instbit{7} &
\instbit{6} &
\instbit{5} &
\instbit{4} &
\instbit{3} &
\instbit{2} &
\instbit{1} &
\instbit{0} \\
\cline{2-17}

&
\multicolumn{4}{|c|}{funct4} &
\multicolumn{5}{c|}{rd/rs1} &
\multicolumn{5}{c|}{rs2} &
\multicolumn{2}{c|}{op} &
CR-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{1}{c|}{imm} &
\multicolumn{5}{c|}{rd/rs1} &
\multicolumn{5}{c|}{imm} &
\multicolumn{2}{c|}{op} &
CI-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{6}{c|}{imm} &
\multicolumn{5}{c|}{rs2} &
\multicolumn{2}{c|}{op} &
CSS-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{8}{c|}{imm} &
\multicolumn{3}{c|}{rd'} &
\multicolumn{2}{c|}{op} &
CIW-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{3}{c|}{imm} &
\multicolumn{3}{c|}{rs1'} &
\multicolumn{2}{c|}{imm} &
\multicolumn{3}{c|}{rd'} &
\multicolumn{2}{c|}{op} &
CL-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{3}{c|}{imm} &
\multicolumn{3}{c|}{rd'/rs1'} &
\multicolumn{2}{c|}{imm} &
\multicolumn{3}{c|}{rs2'} &
\multicolumn{2}{c|}{op} &
CS-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{3}{c|}{imm} &
\multicolumn{3}{c|}{rs1'} &
\multicolumn{5}{c|}{imm} &
\multicolumn{2}{c|}{op} &
CB-type \\
\cline{2-17}

&
\multicolumn{3}{|c|}{funct3} &
\multicolumn{11}{c|}{offset} &
\multicolumn{2}{c|}{op} &
CJ-type \\
\cline{2-17}

\end{tabular}
\end{center}


\begin{center}
\begin{tabular}
{T | l | c | c | c | c | c | c | c | T } \hline
\rm Inst   & Name                    & FMT & \rm OP & \rm funct4 & \rm funct3 & \rm [12] & \rm [11..10] & \rm [6..5] & \rm Description          \\ \hline
c.addi4spn & ADD Imm * 4 + SP        & CIW & 00     & & 000 & & &       & addi rd', sp, 4*imm      \\
c.fld      & Flt Load Double         & CL  & 00     & & 001 & & &       & flw rd', (8*imm)(rs1')   \\
c.lw       & Load Word               & CL  & 00     & & 010 & & &       & lw rd', (4*imm)(rs1')    \\
%c.ld       & Load Double             & CL  & 00     & & 011 & & &       & ld rd', (8*imm)(rs1')    \\
%c.lq       & Load Quad               & CL  & 00     & & 001 & & &       & lq rd', (16*imm)(rs1')   \\
c.flw      & Flt Load Word           & CL  & 00     & & 011 & & &       & flw rd', (4*imm)(rs1')   \\
c.fsd      & Flt Store Double        & CS  & 00     & & 101 & & &       & fsd rs1', (8*imm)(rs2')  \\
c.sw       & Store Word              & CS  & 00     & & 110 & & &       & sw rs1', (4*imm)(rs2')    \\
%c.sd       & Store Double            & CS  & 00     & & 111 & & &       & sd rs1', (8*imm)(rs2')   \\
%c.sq       & Store Quad              & CS  & 00     & & 101 & & &       & sq rs1', (16*imm)(rs2')  \\
c.fsw      & Flt Store Word          & CS  & 00     & & 111 & & &       & fsw rs1', (4*imm)(rs2')  \\
\hline
c.addi     & ADD Immediate           & CI  & 01     & & 000 & & &       & addi rd, rd, imm         \\
%c.addiw    & ADD Immediate Word      & CI  & 01     & & 001 & & &       & addiw rd, rd, imm        \\
c.jal      & Jump And Link           & CJ  & 01     & & 001 & & &       & jal ra, 2*offset         \\
c.li       & Load Immediate          & CI  & 01     & & 010 & & &       & addi rd, x0, imm         \\
c.lui      & Load Upper Imm          & CI  & 01     & & 011 & & &       & lui rd, imm              \\
c.addi16sp & ADD Imm * 16 to SP      & CI  & 01     & & 011 & & &       & addi sp, sp, 16*imm      \\
c.srli     & Shift Right Logical Imm & CB  & 01     & & 100 & & 00 & & srli rd', rd', imm       \\
c.srai     & Shift Right Arith Imm   & CB  & 01     & & 100 & & 01 & & srai rd', rd', imm       \\
c.andi     & AND Imm                 & CB  & 01     & & 100 & & 10 & & andi rd', rd', imm       \\
c.sub      & SUB                     & CS  & 01     & & 100 & 0 & 11 & 00 & sub rd', rd', rs2'       \\
c.xor      & XOR                     & CS  & 01     & & 100 & 0 & 11 & 01 & xor rd', rd', rs2'       \\
c.or       & OR                      & CS  & 01     & & 100 & 0 & 11 & 10 & or rd', rd', rs2'        \\
c.and      & AND                     & CS  & 01     & & 100 & 0 & 11 & 11 & and rd', rd', rs2'       \\
c.subw     & SUB Word                & CS  & 01     & & 100 & 1 & 11 & 00 & subw rd', rd', rs2'      \\
c.addw     & ADD Word                & CS  & 01     & & 100 & 1 & 11 & 01 & addw rd', rd', rs2'      \\
c.j        & Jump                    & CJ  & 01     & & 101 & & &       & jal x0, 2*offset         \\
c.beqz     & Branch == 0             & CB  & 01     & & 110 & & &       & beq rs', x0, 2*imm       \\
c.bnez     & Branch != 0             & CB  & 01     & & 111 & & &       & bne rs', x0, 2*imm       \\
%c.nop      & No OPeration            & CI  & 01     & & 000 & & &       & addi x0, x0, 0           \\
\hline
c.slli     & Shift Left Logical Imm  & CI  & 10     & & 000 & & &       & slli rd, rd, imm         \\
c.lwsp     & Load Word from SP       & CI  & 10     & & 010 & & &       & lw rd, (4*imm)(sp)       \\
c.fldsp    & Flt Load Double from SP & CI  & 10     & & 001 & & &       & flw rd, (8*imm)(sp)      \\
c.flwsp    & Flt Load Word from SP   & CI  & 10     & & 011 & & &       & flw rd, (4*imm)(sp)      \\
c.fswsp    & Flt Store Word to SP    & CSS & 10     & & 111 & & &       & fsw rs2, (4*imm)(sp)     \\
c.mv       & MoVe                    & CR  & 10     & 1000 & & & &      & add rd, x0, rs2          \\
c.add      & ADD                     & CR  & 10     & 1001 & & & &      & add rd, rd, rs2          \\
c.fsdsp    & Flt Store Double to SP  & CSS & 10     & & 101 & & &       & fsd rs2, (8*imm)(sp)     \\
c.swsp     & Store Word to SP        & CSS & 10     & & 110 & & &       & sw rs2, (4*imm)(sp)      \\
%c.ldsp     & Load Double from SP     & CI  & 10     & & 011 & & &       & ld rd, (8*imm)(sp)       \\
%c.lqsp     & Load Quad from SP       & CI  & 10     & & 001 & & &       & lq rd, (16*imm)(sp)      \\
%c.sdsp     & Store Double to SP      & CSS & 10     & & 111 & & &       & sd rs2, (8*imm)(sp)      \\
%c.sqsp     & Store Quad to SP        & CSS & 10     & & 101 & & &       & sq rs2, (16*imm)(sp)     \\
%c.jr       & Jump Reg                & CR  & 10     & 1000 & & & &      & jalr x0, rs1, 0          \\
%c.jalr     & Jump And Link Reg       & CR  & 10     & 1001 & & & &      & jalr ra, rs1, 0          \\
%c.ebreak   & Environment BREAK       & CR  & 10     & 1001 & & & &      & ebreak                   \\
\hline
\end{tabular}
\end{center}
