
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106776                       # Number of seconds simulated
sim_ticks                                106776180996                       # Number of ticks simulated
final_tick                               633770078274                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115605                       # Simulator instruction rate (inst/s)
host_op_rate                                   145857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5625071                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887560                       # Number of bytes of host memory used
host_seconds                                 18982.19                       # Real time elapsed on the host
sim_insts                                  2194441741                       # Number of instructions simulated
sim_ops                                    2768693098                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9362944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6431232                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15797504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2746368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2746368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        50244                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                123418                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21456                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21456                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87687571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60230961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147949701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25720793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25720793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25720793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87687571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60230961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173670493                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256057989                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21944725                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17782433                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015776                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8997237                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285558                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465122                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91241                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185660403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121972902                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21944725                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750680                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26719038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6171776                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5717872                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11619909                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222209731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.674427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195490693     87.98%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484208      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959936      0.88%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593892      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          997345      0.45%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555494      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185898      0.53%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741979      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13200286      5.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222209731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085702                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476349                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183547309                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7890565                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26609489                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90901                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4071461                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779769                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41739                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149573487                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        72666                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4071461                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184054896                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2677092                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3697484                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26159789                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1549003                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149439309                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        46778                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        282693                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       283012                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210257279                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697304137                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697304137                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695498                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39561761                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19083                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4781741                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14523417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7203316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133760                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600421                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148366116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139399907                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       146035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24744191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51386701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2543                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222209731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298870                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162075034     72.94%     72.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25795699     11.61%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12503166      5.63%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8341710      3.75%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7719274      3.47%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2590832      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2675960      1.20%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378718      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129338      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222209731                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400643     59.64%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134351     20.00%     79.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136734     20.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117091737     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113999      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13029733      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7147904      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139399907                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544408                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             671728                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004819                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501827308                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173146394                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135820177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140071635                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352486                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3289480                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          979                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       177590                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4071461                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1783776                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101346                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148401727                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14523417                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7203316                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19077                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238791                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136857774                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12582060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2542133                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19728564                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404424                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7146504                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534480                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135820625                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135820177                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80450121                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222027258                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362343                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809385                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25594385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018079                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218138270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367508                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166562254     76.36%     76.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276073     11.13%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10600173      4.86%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018516      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358326      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712306      0.78%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323909      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954574      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332139      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218138270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809385                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655561                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332139                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364209901                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300879076                       # The number of ROB writes
system.switch_cpus0.timesIdled                3023247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33848258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.560580                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.560580                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390537                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390537                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616479568                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189184509                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138139345                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256057989                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19921859                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16289939                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1943025                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8114775                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7811940                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2036450                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87133                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191749874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111946788                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19921859                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9848390                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23314604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5405909                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7981870                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11751048                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1944550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226477042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.946589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203162438     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1117621      0.49%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1703337      0.75%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2332320      1.03%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2397788      1.06%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2001621      0.88%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1127527      0.50%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1675413      0.74%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10958977      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226477042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077802                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437193                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189535785                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10214890                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23249322                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46588                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3430455                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3286194                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137166354                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3430455                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190076774                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1851179                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6995288                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22765712                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1357632                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137081912                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2078                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        316137                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2655                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190495068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    637987203                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    637987203                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164423995                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26071073                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37504                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21453                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3938149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13024558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7131292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126403                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1547596                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136889099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129734051                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24941                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15739590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37496712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226477042                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263119                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171619605     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22360316      9.87%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11567171      5.11%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8722715      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6772449      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2721464      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1729107      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       874230      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109985      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226477042                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23039      9.94%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87276     37.64%     47.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121566     52.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108696270     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2013055      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16051      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11932530      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7076145      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129734051                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506659                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             231881                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    486201966                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152666511                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127779566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129965932                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       301152                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2174114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176492                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3430455                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1574079                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       130083                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136926586                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62768                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13024558                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7131292                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21435                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1110232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238211                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127962216                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11250503                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1771835                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18325111                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18086637                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7074608                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499739                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127779822                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127779566                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73569745                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        197095439                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499026                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373270                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96295621                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118351245                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18576453                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974593                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223046587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530612                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174660945     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23862766     10.70%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9065408      4.06%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4367723      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3622615      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2160764      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1839099      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       812516      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2654751      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223046587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96295621                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118351245                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17805244                       # Number of memory references committed
system.switch_cpus1.commit.loads             10850444                       # Number of loads committed
system.switch_cpus1.commit.membars              16052                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16974184                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106677736                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2414850                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2654751                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           357319534                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          277286078                       # The number of ROB writes
system.switch_cpus1.timesIdled                2999695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29580947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96295621                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118351245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96295621                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.659082                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.659082                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376070                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376070                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576696598                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177307107                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127637815                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32104                       # number of misc regfile writes
system.l20.replacements                         80398                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             268                       # Total number of references to valid blocks.
system.l20.sampled_refs                         80462                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.003331                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.692157                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.006884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    57.269475                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.031483                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.104565                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000108                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.894836                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          268                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    268                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7237                       # number of Writeback hits
system.l20.Writeback_hits::total                 7237                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          268                       # number of demand (read+write) hits
system.l20.demand_hits::total                     268                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          268                       # number of overall hits
system.l20.overall_hits::total                    268                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        73148                       # number of ReadReq misses
system.l20.ReadReq_misses::total                73161                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        73148                       # number of demand (read+write) misses
system.l20.demand_misses::total                 73161                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        73148                       # number of overall misses
system.l20.overall_misses::total                73161                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2473492                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  15051148185                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    15053621677                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2473492                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  15051148185                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     15053621677                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2473492                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  15051148185                       # number of overall miss cycles
system.l20.overall_miss_latency::total    15053621677                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73416                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73429                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7237                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7237                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73416                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73429                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73416                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73429                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.996350                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.996350                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.996350                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.996350                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.996350                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.996350                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205762.948884                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205760.195692                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205762.948884                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205760.195692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 190268.615385                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205762.948884                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205760.195692                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6966                       # number of writebacks
system.l20.writebacks::total                     6966                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        73148                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           73161                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        73148                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            73161                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        73148                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           73161                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1694610                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10664831715                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10666526325                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1694610                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10664831715                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10666526325                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1694610                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10664831715                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10666526325                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996350                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.996350                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.996350                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.996350                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.996350                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.996350                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130354.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145797.994682                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145795.250543                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 130354.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145797.994682                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145795.250543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 130354.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145797.994682                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145795.250543                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         65206                       # number of replacements
system.l21.tagsinuse                        63.999569                       # Cycle average of tags in use
system.l21.total_refs                             460                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65270                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.007048                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.109886                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.009455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    48.861974                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.018253                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.236092                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000148                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.763468                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000285                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          460                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14953                       # number of Writeback hits
system.l21.Writeback_hits::total                14953                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          460                       # number of demand (read+write) hits
system.l21.demand_hits::total                     460                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          460                       # number of overall hits
system.l21.overall_hits::total                    460                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        50240                       # number of ReadReq misses
system.l21.ReadReq_misses::total                50253                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        50244                       # number of demand (read+write) misses
system.l21.demand_misses::total                 50257                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        50244                       # number of overall misses
system.l21.overall_misses::total                50257                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2357042                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  10236324358                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    10238681400                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       917827                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       917827                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2357042                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  10237242185                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     10239599227                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2357042                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  10237242185                       # number of overall miss cycles
system.l21.overall_miss_latency::total    10239599227                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50700                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50713                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14953                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14953                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50704                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50717                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50704                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50717                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.990927                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.990929                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.990928                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.990930                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.990928                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.990930                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 181310.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203748.494387                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203742.689989                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 229456.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 229456.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 181310.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203750.541060                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203744.736594                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 181310.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203750.541060                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203744.736594                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               14490                       # number of writebacks
system.l21.writebacks::total                    14490                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        50240                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           50253                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        50244                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            50257                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        50244                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           50257                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1574055                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7212429303                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7214003358                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       677405                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       677405                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1574055                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7213106708                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7214680763                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1574055                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7213106708                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7214680763                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.990927                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.990929                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.990928                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.990930                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.990928                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.990930                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121081.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143559.500458                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143553.685511                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 169351.250000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 169351.250000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121081.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143561.553778                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143555.738763                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121081.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143561.553778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143555.738763                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996689                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011627517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060341.175153                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996689                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11619893                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11619893                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11619893                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11619893                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11619893                       # number of overall hits
system.cpu0.icache.overall_hits::total       11619893                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100024                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100024                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100024                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100024                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11619909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11619909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11619909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11619909                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11619909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11619909                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193751.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193751.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193751.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581392                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581392                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 198568.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 198568.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73416                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483877                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73672                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2436.256339                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.054294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.945706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9420402                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9420402                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18882                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18882                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16413060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16413060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16413060                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16413060                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184325                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184325                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184325                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184325                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40989990568                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40989990568                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40989990568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40989990568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40989990568                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40989990568                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9604727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9604727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16597385                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16597385                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16597385                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16597385                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019191                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011106                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011106                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011106                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011106                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 222378.899053                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 222378.899053                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 222378.899053                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 222378.899053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 222378.899053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 222378.899053                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7237                       # number of writebacks
system.cpu0.dcache.writebacks::total             7237                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110909                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110909                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110909                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73416                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15692332694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15692332694                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15692332694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15692332694                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15692332694                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15692332694                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213745.405552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 213745.405552                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 213745.405552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 213745.405552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 213745.405552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 213745.405552                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996742                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009904764                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048488.365112                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996742                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11751030                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11751030                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11751030                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11751030                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11751030                       # number of overall hits
system.cpu1.icache.overall_hits::total       11751030                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3363197                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3363197                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3363197                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3363197                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3363197                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3363197                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11751048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11751048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11751048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11751048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11751048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11751048                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186844.277778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186844.277778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186844.277778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186844.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186844.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186844.277778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2465148                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2465148                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2465148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2465148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2465148                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2465148                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189626.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189626.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189626.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189626.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189626.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189626.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170974092                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3355.064600                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.219076                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.780924                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911012                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088988                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8259597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8259597                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6918871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6918871                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16867                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16867                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16052                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16052                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15178468                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15178468                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15178468                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15178468                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142442                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2848                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       145290                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        145290                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       145290                       # number of overall misses
system.cpu1.dcache.overall_misses::total       145290                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32096326188                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32096326188                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    512310241                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    512310241                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32608636429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32608636429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32608636429                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32608636429                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8402039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8402039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6921719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6921719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15323758                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15323758                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15323758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15323758                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016953                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009481                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009481                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009481                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009481                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225329.089651                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225329.089651                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179884.213834                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179884.213834                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 224438.271244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 224438.271244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 224438.271244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 224438.271244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1049277                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 131159.625000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14953                       # number of writebacks
system.cpu1.dcache.writebacks::total            14953                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91742                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2844                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94586                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94586                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50700                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10708132657                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10708132657                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       951027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       951027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10709083684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10709083684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10709083684                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10709083684                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 211205.772327                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 211205.772327                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 237756.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 237756.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 211207.866914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 211207.866914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 211207.866914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 211207.866914                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
