{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681264549215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681264549215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 09:55:49 2023 " "Processing started: Wed Apr 12 09:55:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681264549215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681264549215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681264549215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681264549500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681264549500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mod_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mod_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_c " "Found entity 1: mod_c" {  } { { "design/mod_c.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mod_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mod_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_a " "Found entity 1: mod_a" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "design/top.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "design/arbiter.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/arbiter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681264556169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681264556449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter_u1 " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter_u1\"" {  } { { "design/top.sv" "arbiter_u1" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681264556689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_a mod_a:mod_a_u1 " "Elaborating entity \"mod_a\" for hierarchy \"mod_a:mod_a_u1\"" {  } { { "design/top.sv" "mod_a_u1" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681264556719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_a.sv(15) " "Verilog HDL assignment warning at mod_a.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_a.sv(24) " "Verilog HDL assignment warning at mod_a.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_a.sv(38) " "Verilog HDL assignment warning at mod_a.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_a.sv(39) " "Verilog HDL assignment warning at mod_a.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_a.sv(44) " "Verilog HDL assignment warning at mod_a.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_a.sv(46) " "Verilog HDL assignment warning at mod_a.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "design/mod_a.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_a.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_a:mod_a_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_c mod_c:mod_c_u1 " "Elaborating entity \"mod_c\" for hierarchy \"mod_c:mod_c_u1\"" {  } { { "design/top.sv" "mod_c_u1" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/top.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681264556729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_c.sv(16) " "Verilog HDL assignment warning at mod_c.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "design/mod_c.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_c.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_c:mod_c_u1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mod_c.sv(60) " "Verilog HDL Case Statement warning at mod_c.sv(60): case item expression never matches the case expression" {  } { { "design/mod_c.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_c.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_c:mod_c_u1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mod_c.sv(68) " "Verilog HDL Case Statement warning at mod_c.sv(68): case item expression never matches the case expression" {  } { { "design/mod_c.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_c.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_c:mod_c_u1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mod_c.sv(76) " "Verilog HDL Case Statement warning at mod_c.sv(76): case item expression never matches the case expression" {  } { { "design/mod_c.sv" "" { Text "D:/code/sv_project/MID/DE0_CV_empty/design/mod_c.sv" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1681264556729 "|top|mod_c:mod_c_u1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681264556869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 09:55:56 2023 " "Processing ended: Wed Apr 12 09:55:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681264556869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681264556869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681264556869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681264556869 ""}
