-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Jun  9 18:23:34 2021
-- Host        : avanpc running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.gen/sources_1/bd/design_1/ip/design_1_dfx_axi_shutdown_man_0_0/design_1_dfx_axi_shutdown_man_0_0_sim_netlist.vhdl
-- Design      : design_1_dfx_axi_shutdown_man_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair178";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair180";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair156";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair141";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair143";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair164";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair131";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair133";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair119";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair121";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair106";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair25";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair166";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair154";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair179";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair182";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair158";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair142";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair145";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair132";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair135";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair165";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair123";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair107";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair110";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair19";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair168";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair155";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair146";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair7";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 88;
end design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(85 downto 1) <= \^doutb\(85 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(85 downto 1) <= \^doutb\(85 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 85 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 85 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 88;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1376;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 1376;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\ : label is 85;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_85_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144 downto 0) <= \^doutb\(144 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => \^doutb\(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => \^doutb\(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => \^doutb\(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => \^doutb\(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => \^doutb\(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => \^doutb\(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => \^doutb\(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => \^doutb\(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1 downto 0) => dina(145 downto 144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_n_4\,
      DOC(0) => \gen_rd_b.doutb_reg0\(144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 145 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 145 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 148;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[138]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[139]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[140]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[141]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[142]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[143]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[144]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[145]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2336;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\ : label is 139;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 140;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\ : label is 145;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2336;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(138),
      Q => \gen_rd_b.doutb_reg\(138),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(139),
      Q => \gen_rd_b.doutb_reg\(139),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(140),
      Q => \gen_rd_b.doutb_reg\(140),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(141),
      Q => \gen_rd_b.doutb_reg\(141),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(142),
      Q => \gen_rd_b.doutb_reg\(142),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(143),
      Q => \gen_rd_b.doutb_reg\(143),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(144),
      Q => \gen_rd_b.doutb_reg\(144),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(145),
      Q => \gen_rd_b.doutb_reg\(145),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(138),
      Q => doutb(138),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(139),
      Q => doutb(139),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(140),
      Q => doutb(140),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(141),
      Q => doutb(141),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(142),
      Q => doutb(142),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(143),
      Q => doutb(143),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(144),
      Q => doutb(144),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(145),
      Q => doutb(145),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => dina(139 downto 138),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(139 downto 138),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_139_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(141 downto 140),
      DIB(1 downto 0) => dina(143 downto 142),
      DIC(1) => '0',
      DIC(0) => dina(144),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(141 downto 140),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(143 downto 142),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(145 downto 144),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_140_145_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_n_9\,
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 12;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7 downto 0) <= \^doutb\(7 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(137) <= \^doutb\(137);
  doutb(136) <= \<const0>\;
  doutb(135 downto 0) <= \^doutb\(135 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => \^doutb\(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => \^doutb\(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => \^doutb\(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => \^doutb\(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => \^doutb\(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => \^doutb\(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => \^doutb\(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => \^doutb\(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => \^doutb\(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => \^doutb\(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => \^doutb\(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => \^doutb\(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => \^doutb\(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => \^doutb\(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => \^doutb\(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => \^doutb\(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => \^doutb\(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => \^doutb\(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => \^doutb\(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => \^doutb\(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => \^doutb\(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => \^doutb\(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => \^doutb\(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => \^doutb\(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => \^doutb\(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => \^doutb\(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => \^doutb\(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => \^doutb\(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => \^doutb\(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => \^doutb\(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => \^doutb\(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => \^doutb\(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => \^doutb\(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => \^doutb\(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => \^doutb\(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => \^doutb\(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => \^doutb\(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => \^doutb\(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => \^doutb\(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => \^doutb\(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => \^doutb\(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => \^doutb\(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => \^doutb\(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => \^doutb\(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => \^doutb\(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => \^doutb\(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => \^doutb\(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => \^doutb\(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => \^doutb\(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => \^doutb\(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => \^doutb\(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => \^doutb\(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => \^doutb\(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => \^doutb\(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => \^doutb\(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => \^doutb\(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => \^doutb\(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => \^doutb\(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => \^doutb\(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => \^doutb\(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => \^doutb\(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => \^doutb\(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => \^doutb\(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => \^doutb\(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => \^doutb\(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => \^doutb\(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1 downto 0) => dina(137 downto 136),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1) => \gen_rd_b.doutb_reg0\(137),
      DOF(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_n_11\,
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 137 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 137 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 140;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[100]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[101]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[102]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[103]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[104]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[105]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[106]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[107]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[108]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[109]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[110]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[111]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[112]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[113]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[114]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[115]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[116]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[117]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[118]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[119]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[120]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[121]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[122]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[123]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[124]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[125]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[126]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[127]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[128]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[129]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[130]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[131]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[132]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[133]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[134]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[135]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[136]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[137]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[72]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[73]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[74]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[75]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[76]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[77]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[78]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[79]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[80]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[81]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[82]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[83]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[84]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[85]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[86]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[87]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[88]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[89]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[90]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[91]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[92]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[93]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[94]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[95]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[96]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[97]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[98]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[99]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 2208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 112;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\ : label is 125;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 126;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\ : label is 137;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\ : label is 83;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 84;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\ : label is 97;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 2208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 98;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\ : label is 111;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(100),
      Q => \gen_rd_b.doutb_reg\(100),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(101),
      Q => \gen_rd_b.doutb_reg\(101),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(102),
      Q => \gen_rd_b.doutb_reg\(102),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(103),
      Q => \gen_rd_b.doutb_reg\(103),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(104),
      Q => \gen_rd_b.doutb_reg\(104),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(105),
      Q => \gen_rd_b.doutb_reg\(105),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(106),
      Q => \gen_rd_b.doutb_reg\(106),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(107),
      Q => \gen_rd_b.doutb_reg\(107),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(108),
      Q => \gen_rd_b.doutb_reg\(108),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(109),
      Q => \gen_rd_b.doutb_reg\(109),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(110),
      Q => \gen_rd_b.doutb_reg\(110),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(111),
      Q => \gen_rd_b.doutb_reg\(111),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(112),
      Q => \gen_rd_b.doutb_reg\(112),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(113),
      Q => \gen_rd_b.doutb_reg\(113),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(114),
      Q => \gen_rd_b.doutb_reg\(114),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(115),
      Q => \gen_rd_b.doutb_reg\(115),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(116),
      Q => \gen_rd_b.doutb_reg\(116),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(117),
      Q => \gen_rd_b.doutb_reg\(117),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(118),
      Q => \gen_rd_b.doutb_reg\(118),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(119),
      Q => \gen_rd_b.doutb_reg\(119),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(120),
      Q => \gen_rd_b.doutb_reg\(120),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(121),
      Q => \gen_rd_b.doutb_reg\(121),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(122),
      Q => \gen_rd_b.doutb_reg\(122),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(123),
      Q => \gen_rd_b.doutb_reg\(123),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(124),
      Q => \gen_rd_b.doutb_reg\(124),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(125),
      Q => \gen_rd_b.doutb_reg\(125),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(126),
      Q => \gen_rd_b.doutb_reg\(126),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(127),
      Q => \gen_rd_b.doutb_reg\(127),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(128),
      Q => \gen_rd_b.doutb_reg\(128),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(129),
      Q => \gen_rd_b.doutb_reg\(129),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(130),
      Q => \gen_rd_b.doutb_reg\(130),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(131),
      Q => \gen_rd_b.doutb_reg\(131),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(132),
      Q => \gen_rd_b.doutb_reg\(132),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(133),
      Q => \gen_rd_b.doutb_reg\(133),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(134),
      Q => \gen_rd_b.doutb_reg\(134),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(135),
      Q => \gen_rd_b.doutb_reg\(135),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(136),
      Q => \gen_rd_b.doutb_reg\(136),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(137),
      Q => \gen_rd_b.doutb_reg\(137),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(72),
      Q => \gen_rd_b.doutb_reg\(72),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(73),
      Q => \gen_rd_b.doutb_reg\(73),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(74),
      Q => \gen_rd_b.doutb_reg\(74),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(75),
      Q => \gen_rd_b.doutb_reg\(75),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(76),
      Q => \gen_rd_b.doutb_reg\(76),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(77),
      Q => \gen_rd_b.doutb_reg\(77),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(78),
      Q => \gen_rd_b.doutb_reg\(78),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(79),
      Q => \gen_rd_b.doutb_reg\(79),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(80),
      Q => \gen_rd_b.doutb_reg\(80),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(81),
      Q => \gen_rd_b.doutb_reg\(81),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(82),
      Q => \gen_rd_b.doutb_reg\(82),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(83),
      Q => \gen_rd_b.doutb_reg\(83),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(84),
      Q => \gen_rd_b.doutb_reg\(84),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(85),
      Q => \gen_rd_b.doutb_reg\(85),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(86),
      Q => \gen_rd_b.doutb_reg\(86),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(87),
      Q => \gen_rd_b.doutb_reg\(87),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(88),
      Q => \gen_rd_b.doutb_reg\(88),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(89),
      Q => \gen_rd_b.doutb_reg\(89),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(90),
      Q => \gen_rd_b.doutb_reg\(90),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(91),
      Q => \gen_rd_b.doutb_reg\(91),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(92),
      Q => \gen_rd_b.doutb_reg\(92),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(93),
      Q => \gen_rd_b.doutb_reg\(93),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(94),
      Q => \gen_rd_b.doutb_reg\(94),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(95),
      Q => \gen_rd_b.doutb_reg\(95),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(96),
      Q => \gen_rd_b.doutb_reg\(96),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(97),
      Q => \gen_rd_b.doutb_reg\(97),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(98),
      Q => \gen_rd_b.doutb_reg\(98),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(99),
      Q => \gen_rd_b.doutb_reg\(99),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(100),
      Q => doutb(100),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(101),
      Q => doutb(101),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(102),
      Q => doutb(102),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(103),
      Q => doutb(103),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(104),
      Q => doutb(104),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(105),
      Q => doutb(105),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(106),
      Q => doutb(106),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(107),
      Q => doutb(107),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(108),
      Q => doutb(108),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(109),
      Q => doutb(109),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(110),
      Q => doutb(110),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(111),
      Q => doutb(111),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(112),
      Q => doutb(112),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(113),
      Q => doutb(113),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(114),
      Q => doutb(114),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(115),
      Q => doutb(115),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(116),
      Q => doutb(116),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(117),
      Q => doutb(117),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(118),
      Q => doutb(118),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(119),
      Q => doutb(119),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(120),
      Q => doutb(120),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(121),
      Q => doutb(121),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(122),
      Q => doutb(122),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(123),
      Q => doutb(123),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(124),
      Q => doutb(124),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(125),
      Q => doutb(125),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(126),
      Q => doutb(126),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(127),
      Q => doutb(127),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(128),
      Q => doutb(128),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(129),
      Q => doutb(129),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(130),
      Q => doutb(130),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(131),
      Q => doutb(131),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(132),
      Q => doutb(132),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(133),
      Q => doutb(133),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(134),
      Q => doutb(134),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(135),
      Q => doutb(135),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(136),
      Q => doutb(136),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(137),
      Q => doutb(137),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(72),
      Q => doutb(72),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(73),
      Q => doutb(73),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(74),
      Q => doutb(74),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(75),
      Q => doutb(75),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(76),
      Q => doutb(76),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(77),
      Q => doutb(77),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(78),
      Q => doutb(78),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(79),
      Q => doutb(79),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(80),
      Q => doutb(80),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(81),
      Q => doutb(81),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(82),
      Q => doutb(82),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(83),
      Q => doutb(83),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(84),
      Q => doutb(84),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(85),
      Q => doutb(85),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(86),
      Q => doutb(86),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(87),
      Q => doutb(87),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(88),
      Q => doutb(88),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(89),
      Q => doutb(89),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(90),
      Q => doutb(90),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(91),
      Q => doutb(91),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(92),
      Q => doutb(92),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(93),
      Q => doutb(93),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(94),
      Q => doutb(94),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(95),
      Q => doutb(95),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(96),
      Q => doutb(96),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(97),
      Q => doutb(97),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(98),
      Q => doutb(98),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(99),
      Q => doutb(99),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(113 downto 112),
      DIB(1 downto 0) => dina(115 downto 114),
      DIC(1 downto 0) => dina(117 downto 116),
      DID(1 downto 0) => dina(119 downto 118),
      DIE(1 downto 0) => dina(121 downto 120),
      DIF(1 downto 0) => dina(123 downto 122),
      DIG(1 downto 0) => dina(125 downto 124),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(113 downto 112),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(115 downto 114),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(117 downto 116),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(119 downto 118),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(121 downto 120),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(123 downto 122),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(125 downto 124),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(127 downto 126),
      DIB(1 downto 0) => dina(129 downto 128),
      DIC(1 downto 0) => dina(131 downto 130),
      DID(1 downto 0) => dina(133 downto 132),
      DIE(1 downto 0) => dina(135 downto 134),
      DIF(1) => dina(137),
      DIF(0) => '0',
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(127 downto 126),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(129 downto 128),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(131 downto 130),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(133 downto 132),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(135 downto 134),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(137 downto 136),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_126_137_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(71 downto 70),
      DIB(1 downto 0) => dina(73 downto 72),
      DIC(1 downto 0) => dina(75 downto 74),
      DID(1 downto 0) => dina(77 downto 76),
      DIE(1 downto 0) => dina(79 downto 78),
      DIF(1 downto 0) => dina(81 downto 80),
      DIG(1 downto 0) => dina(83 downto 82),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(71 downto 70),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(73 downto 72),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(75 downto 74),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(77 downto 76),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(79 downto 78),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(81 downto 80),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(83 downto 82),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_83_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(85 downto 84),
      DIB(1 downto 0) => dina(87 downto 86),
      DIC(1 downto 0) => dina(89 downto 88),
      DID(1 downto 0) => dina(91 downto 90),
      DIE(1 downto 0) => dina(93 downto 92),
      DIF(1 downto 0) => dina(95 downto 94),
      DIG(1 downto 0) => dina(97 downto 96),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(85 downto 84),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(87 downto 86),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(89 downto 88),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(91 downto 90),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(93 downto 92),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(95 downto 94),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(97 downto 96),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_84_97_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(99 downto 98),
      DIB(1 downto 0) => dina(101 downto 100),
      DIC(1 downto 0) => dina(103 downto 102),
      DID(1 downto 0) => dina(105 downto 104),
      DIE(1 downto 0) => dina(107 downto 106),
      DIF(1 downto 0) => dina(109 downto 108),
      DIG(1 downto 0) => dina(111 downto 110),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(99 downto 98),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(101 downto 100),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(103 downto 102),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(105 downto 104),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(107 downto 106),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(109 downto 108),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(111 downto 110),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_98_111_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair20";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair20";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 1) => \^dout\(85 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair125";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 0) => dout(85 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair136";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair136";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 1) => \^dout\(85 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1376;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 86;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair8";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1376;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 86;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 88;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair8";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(85 downto 0) => din(85 downto 0),
      dinb(85 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(85 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(85 downto 0),
      doutb(85 downto 0) => dout(85 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 to 145 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair160";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair159";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair159";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145 downto 0) => din(145 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(145),
      doutb(144 downto 0) => \^dout\(144 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2336;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 145 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair148";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair147";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2336;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair147";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(145) => '0',
      dina(144 downto 0) => din(144 downto 0),
      dinb(145 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(145 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(145 downto 0),
      doutb(145 downto 0) => dout(145 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair184";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair183";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair183";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair170";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair170";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8) => '0',
      dina(7 downto 0) => din(7 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(8),
      doutb(7 downto 0) => \^dout\(7 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 136 to 136 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair111";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair111";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137 downto 0) => din(137 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137) => \^dout\(137),
      doutb(136) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(136),
      doutb(135 downto 0) => \^dout\(135 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair31";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 138;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 140;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair31";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(137) => din(137),
      dina(136) => '0',
      dina(135 downto 0) => din(135 downto 0),
      dinb(137 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(137 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(137 downto 0),
      doutb(137 downto 0) => dout(137 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "soft";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 1) => \^dout\(85 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 0) => dout(85 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 85 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(85 downto 1) <= \^dout\(85 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 1) => \^dout\(85 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 85 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 85 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 86;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 86;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1376;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 86;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(85 downto 0) => din(85 downto 0),
      dout(85 downto 0) => dout(85 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 145 to 145 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(145) <= \<const0>\;
  dout(144 downto 0) <= \^dout\(144 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145 downto 0) => din(145 downto 0),
      dout(145) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(145),
      dout(144 downto 0) => \^dout\(144 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 145 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 145 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 146;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2336;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 146;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(145) => '0',
      din(144 downto 0) => din(144 downto 0),
      dout(145 downto 0) => dout(145 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7 downto 0) <= \^dout\(7 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8) => '0',
      din(7 downto 0) => din(7 downto 0),
      dout(8) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(8),
      dout(7 downto 0) => \^dout\(7 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 137 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 136 to 136 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(137) <= \^dout\(137);
  dout(136) <= \<const0>\;
  dout(135 downto 0) <= \^dout\(135 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137 downto 0) => din(137 downto 0),
      dout(137) => \^dout\(137),
      dout(136) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(136),
      dout(135 downto 0) => \^dout\(135 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 137 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 137 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 138;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 2208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 138;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(137) => din(137),
      din(136) => '0',
      din(135 downto 0) => din(135 downto 0),
      dout(137 downto 0) => dout(137 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Z+9RrY3WfRfCPZZ6AEZ5pkP4VuSeqQJJpd+HO30nWYTAIU+s23eRZKG2SURheVyDgDNvktbV0tUh
aV3v3wejAA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ZcFLuqLnxqc8UX0XB0pfnvbcLPpBlzqAB1yP3T7sNy9hw3PZ5dVu+3mKZC0dsz8pO3ikSlpTIXkD
aK6LVJbYNg6ys7eO4/qMxzN1pre6c7wJrsyZ4kj55T4Ja3keYJMnMA+JkPMq2dlu6DdLMcsG5AiN
N0pneJkz6Vi+ymtjUxo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
drVFV0MFzym/jrWfXsSrJGtKRsUfnPy1jVA9lMMMUKcmarIChf0eNIkULMXtC240QmFMGtfat0Ca
8NdCoE2ze58hT1hAnVTy9BuNuKFiDzNmMtkDtynfh5XM5kfGg7btz5z6PZiSKGwSyfpg5Eg45T+e
cmTJaemIgY+DuP0nk8bZlu3x9HPQksNBaFc4fpdNbSk5ouFNEpUkBB5FO3AaehodIx0uUQE54QSM
OPUNw+sMZgrxywNHD60cEj+d5QsaL8AtkNxywzg++t2LK5ueswOuoiaedjfT81PGYaxCy0+HdJyQ
eEpLRtnbgDLljQU5/pKZMeWaQ6SkEKNOJCS0vQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Icdk1t2tx7MW24xf4cVQN8r3LG/BGsFth7PYoDfmhT833puwuFD4sIncNvFIaDntBs5El16HK1i6
ilmiSEbBRQgGR+7NaIK1hFoYot4x6llxfeGhLtzbGFURh/cdL8duVx9AoURGS+ngsL9FiocfdrR4
entvK2mCgHodB6Bp0bRgyrKj2D9g+R6oubaa4xPbEDjJUIRDM7BxUUEp3AUUkXzVFL3F+Fr24f4G
Jaa5JBGrKHUPm6M36ETFwGI+1/uQ5VDY2YsRavCbrt06eQbtDXJ1fNy1mjyE0SvdM4UfKtrlg4eJ
K5NIhT6NDsYY5e1KEvTYjkrFVWbAlAeE3B17hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
URTCn5+8/DIfDLcJuvfi0HIx8Rw94eupar5QjSgrB6VQzCqTF4pqNPecWzfL345e6JQrhLh8jIrr
zf3EOb8TQICBaGo/APLhoWkcGZrK6dBSXXc96Zf2B5d9SFXucwADEZ1KZzzhqJe4Ye7Kt89tmpNN
YJxKzAhVhT21YeRQnJI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bKmtryQgQBwIrXnymmejllLqyFFUWKfD/sa3MrF+UW7LgTmsoqhyNq2ypUUb3E9dJeUaPUWyiSpP
/RfMNoV32D1dHo1d1JfU6OGsIUEcyTw1Yc5t5Jlr19BQLsd9KSc06DcBomeG3tMLhUTcTseHrlUa
ljMjFCC07TVqZjzheu8qMx/yqsEL4mBQPKJPMTWyvdYoNmhITao10Q+XwQV2jZEfJVlmRR8dvQeH
9S3ZT2vgNd3IlEc7n/8K2jTtTvRfwhBP8g/Vme2wpSnThGwhepgKj4qR62Bx+CIO2dyh/mfvExDn
01Fo6MSnHf6/ADQshkawztadzAri/DkmdZwf8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tPE1N6vDflo/sxQOlDerOxf1q3Y1qlPYNRL8Xil1og/R8s4PaFW3PTKV6WMhnjrREDY1feVl9BoZ
kGe7FY7rF6sTEtvEuWRJVYD6m3aNIX3OGZ0txfYwKHPM5sMRUG1gOvblzgRbNId6ncyE9IYV7Y61
SO8sVq9kBBroKCS+DII+1I9N5KY6eaORsf16l9lFRFWr9mxZLDwJTY8F1IPP9ZBdyGMIEluAgJ9Z
RMUX2cEg8R4r+S19qfJnggWjIL2OJvUQOSJeqEXNVSXKbFCPz2T5ZNnC/2ExfQeQmzknruiioxZ7
kfl4nk8zAxL9iICOMMxcxOS75t+TT7GnZbHn5A==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hvW2ASnvfE0uIwH0j1mdA2GFJ0Tcuj7FACWUllu0lW0QP/ZvPd763LBKNWBiZiofjD/aIgU61Wqt
CBnXbJ+67Va0yPwU28LuFMeAP4sXQF4nK0LzZJaGKqv6hHbOM02aygU1NGFAjAUxQqI2SRBdtCZE
7a8zc/LWU8IpKeooP7CVuXGYXK4HbgpWXyoAE5ZdoQem6wESvHgcGxaT1vIHdPxdnIn1gwqpPJ/J
3Kj/QQYGfPIJff0xCCuZ3ysSLsWjrZ0fCzprmipVvIkcLOgbRpd1ALUCJuQ8zFhlweUXll99chEi
qIqkR1gdf5aH3sBDx1MaogNus+j6jQ6MVZdU3Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
kJgIH/1VXUIQCY/XuSqS9/1/WIwuTyFpKBrg088WVD4eUIMQGHYAO8XiHD75dQnQYcE3KCcaQFIW
/SUUDG3JPSkDQVY93DQUIUNioHSghgJ0t7DHRHFKyqlu4rSql3halUGBq4gPgb/p0ySD8z6CaONA
02nLeTqgUdc7p/HbrSDiUatQOfGZMP38u59dB3NQFscUXMpUohMk25JZrZNf8ArL4rpYCOaoInHD
Rq4MEmM4T4dA2UsrHbnuMeO7HAQG+IGUyoOpZN2dIbWlVaiI99dAW2AMJs73lcU3FKjArXel6b44
AAr52PKrUYEkymIAyL96VQ2SlxqQD+nFs7aDKA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 234048)
`protect data_block
xh4q06+b4rjmnRXKGPIagTQWmrOqrCBBQ5x03t3biOzOUuahfPW7EONKNzaiUlas4rgzGIbGFStn
yQ1ITdmJNR8MmToPYjkRS+zQxt92mPgDCJYeOaQv3aMdVIWVn7pIpzSEskefdvbwnwlMrGejm92l
0QIvrJbcGCL0CwdzqNOK4pq/y4cPj/eK9bchDEir/35gZG1BJ6amdkeK/2FEpHiXOU3LKEvxUwkz
FDMtrAlichRCp2lHwdCzPcpCLfn/oVN2G60In+VhIqBHH5azjJ5/Ii5WAXkdxtbB05rHlAyG+hfx
387Of9VDU40RcbaJwdPoSdOO6W9acrwllDXJKllpKGFJPyzt9GBN1ktR8C2SAhxwdhBW6R8u5q1k
OpqsiyaFm26NivRtf70BUe42B9CaX6Q9XhRmFCNTKMogy2VxsyA20C/Onwk7amjoti7YGrrBHeD1
khM5AOON7T95Y1kl14o8ZKm1uBUCeN47tKbw1ohEa+mRhAipz5EuUlqrkT9HFr2f706FOAJvMYzU
bgMV2LfLx/yNhx2bUrkQW7NW64pjQRmtciNI7oEhXpYQjDLk31i9KAdplB/oaMEdlSSg0pTqMhGf
IbN5DurnKrcPvklOMjj9T8O/n6dDxork57pRawEa6SEub+DpLzaQomv4C/e1+Kcv2x95+5A8Mlx0
mt6Of8E6xQz04fOuuhigUNI973sOJ2ednyOWIDGc6BGUgj4CGbyjoTXfvSGzfV9c9gqSgS27139U
ddCjbtx+FW0UZMAtpQmCwD5JOzK86guUP5zoDB8DWuAjaDWXAMr5pPXaAzaP/Z3FO2CWeuG+rUrS
OIPM8pcQUvbbGxogXLpz4BtpmPnviKrBqTcxoVX6IV1CLYkLv2+jH3kSRw5YmMqR6cKPJqQy79b3
9+exo7DNpX46yBVTtebsauI1GiwEE2T5czohm56e3oPeN77BlABFNIi3yFqDO7Y0ItT4+XP9FLe9
eC7nZ5jJLZHeQqCo1Unr9QB2flzXxuNv+tTP9ATStGQLSDPSbuu2ACuR23ki4+Et70U9btrwL6HD
lW1BKyIbmZgrkAhA+5btUsrQyntujuSd4O/UIa+SEUftTyS+Ndxqe2o7GfQLcH9fSk+6ybywcf6V
Sg1Rr2nvOwVylI8dNImykxSIu63pWlgV/2uuXvsoTSywWvi97bJoYqDL1R9PWNifws1EdmJjOh7W
Iv/kMOL05ozWob83UXEq6vKLmT2w6H3KtpvWz8jD/wU5gklRW2smSB8KMA/aXPTOB0Kkp6IURKyv
Vgi0JbTXQQeC5wefDlLkL2a0Gpq/3yuxg6lUVrOPZD4HJ9K3cf5XgRb/J3nL9o747B5pqxY731QR
qIWhJcA2hLA8VhNKEHpXYVY1qmMvODGAEFexk0j2STqLc83zXLuXIRi0LOlIisE9OiQCwAowtChl
022OYx+fzGm+LJTHehqyAE6NYwt7nr68asAiXNK4aPXzMWL86oLcBOpZmWtLkmPo/Vi+FpLJWx1G
FltU65nWTrARLmtFmN+ltnV6OHb+uE2vRLe2HIG8TTsLMKJcCMPzNmMEuvVrz8YlsMiTu6ne1Eit
nMPhgKuI/wY5XUkOx2oN7UsacZa3oT2gEs20ChMneflskkoNh+JbfYpF6B8YVz3qrgkzFpZwXRCD
YbjDxfPjj3Oxwf4CY4g3Ls9Qgl+qoK7BhvlYBmN6+WSfwZ6+nR/UbGsj/Ya3uzFfUHxwePuYW2yv
HVnfypvw3DF2T9MeF5/bwnd+aK585JO3/CWZSgX6vsdXnXr1xX/Cw/xN3ZifuL+RCzauYKrvOFPx
itgLhabbFxWmvuuZ5zxh530ZxmfAalC0/CCW9Isq6GbaIVkLPiPDb87G6nc6a7d0KxnJr0QCDUeu
CLajWmGO1x20C7R867qlmdZRQ7ctqsMJU6jeD5eIpSrRfaPvalORMKYsev0HKib/tsSR3HGJgMXf
nEtF2BnsfQ6SflyKTg50DI1NJguR4+0AWeIwu9ueXh+6S1lk84U8Yf+QJdh5iC4SPHyG9NeoYh5L
lW9ixm4Yfi7HPfiKd2vcRRRLqKYKQE1Fv0qYEemq2f5SZEtCbNHhr2QQ0dM00D0fNaLnWTEYTB/p
6CwsAe0jvkHLRHntI1uphDmWHmjgb1hbjYdP+Dor05wMsVbr/dHgCF0M2v7Bi+aRa7NjdDucdpiW
9hGqGpZG9JGduOGMQhDdQNYwWCOk6JGO3jlEezt6MQQNHKzjrafYug/K9L1UNMKrUKhdy559FCgq
+Ufd3EWJfhFarDULGX1kgfF2FJ+GTdr8jIR2bi0mikpkmQEtYRzOy6XZNLZtHLggEv2D+5NOHSBi
D2XMLpWR5mK1MkPBvX5nFrzN9wFREAdY0b8dOPSIEoZPh+LxooKRybxuzHters1fyRNioBscQrDS
5Ti4Xua960HBkVDGbdVcSgzqdNvypLHnGTbdVPIimO2ORqDb5l45ynfeJQQhkmllMkNb+/Sif3HE
R02yuFYChz0ljdQQgafYBMp061f3Dvf9dWJYcw6yVos9EIcJVf1RffdY0JPkBncc33Ln/dqSF0G3
HV4F+LRYjQC3JrhBB1DVmfsrgpnKzSLJxfPcdmZxPGhSgYIplamyrFTmfKzfzMK4yBl4wBcJxJum
V2qR1KAbxWJ7qj/Mkc6DY3ypasN3/gprOk1asEixYL+5HOp1HOm+yBWMF+Zk6PMHvWWge8+oGVAh
zW28Ir6gyQn7E9UYD7CYfxc4jrZIJ4flZzndbOnEa/L0QPCtkyU1Kcnj+dRk5pX+8S0hsQFQnof0
A7EjLOwQ+lGT7CJnfwpjknpGooBeFpRSB9lwfafLH2U96aTLYXadJc/X1DLen8hgoxXJLdb/nEpl
603GSs8auZsG4Uut6IjaK9NjUuqoRUvqBywYTNdKQat2GM1gI3LdxS0QCFfnSjCYYSZNL91SRCpJ
JLnXxC6exE+jjRyFCZcrp+O4CfDp9SuLJ5SrmRNDc0XU9M1FDXUjNkFs2a0Be++HON9IPKmpaew7
7l3kvcn420rautncIhSsGZiJbBtrv6ljmZjDpE7flCpUsMCi+YUamdV87aQXmQTNIWSoSxwvwh9E
8UVLzOV2euITtuVDID3jWTwVYdtc92PdAjsKXquRAaDgJyrE3pVcl4eQ6aLUF0cB9gJ0O8nenvdo
jPxqZI06rx6QkvA2gd8Jtid6JbJsvbGHxL9Fzdad2T+rKHdBluM3v2Uv76G0yeoZ5kcgFkPN/AeY
xPUgyu9Iow8W/4tubUQMK8e9GuU3sajWPZYA/5mksMeMDhLDk8StCMzQIzfq2ZiL3je+igRJ08DU
Gn1n4yrXQ90nHiLd1vFLmeoAuiBRAIkZCCF8SC803KZTyiQr9E7bCKhyhjb22KlScIlCnYnSao67
z3p1pe+t2iWm0j1qONVMFb02oX1JiwaprTN2nUf3Y28ZS/cvLwE2rQ751C0JPBuVKwPwMmAPZlFC
ogmHO6icTNLcwYdQSemKnBsfsyPkDqge/ycV8Wszuwt93T9f+wCENr/mE4A3OYw7DNLM67n9B9Gr
J+0+Ls5W4R6o6PgMg0TmE6zThyVgy97S14MT7b3SzBQkp5e/5+N343YlN9/PZKvISB1tIoNPB79r
jI+IiZrrfBviWLTXPO0qZ9o4M+MvJYtN9SUGovwc1JfGsbeTv72POjRGo12EeeVjKv6pZ19vq8cz
BK9JjyxWfvhqIIHuh8tWYAJ1VtfFBGq5dhwUlcwsZQFTFr0F8nJZfwRscVhaLi5ggl/wNA51x3c7
bDiwxst2KB+XPs2ii9+NRcaCDOP0D0J9wpxQeo7JxAhohHGPh1eHz9CogAUehDR/fhqtlHSRvbfm
M2v/OnGXxIfmhmnJ51nHa18JKKNV2lrMprYZqpwz5Mp3i+/TSTkNWz2nCZfWRGhvGQ4WSbTJbEcV
M0hoo5ir2uh5SNrgVxUe9IFjN2k7k2CprqzWZQYWC5DgfCXmj/wj58mR/0/bFqe+cupaQvOd7E69
ym8XaRt3ZnflE4CYbB0xDDRVob+kYIXzIZglyKwjxSLYT6snY6Zrhjv7gnv/YsX27kseCr9+Z0l2
ONwRwJb0FWqJZMf2A9WMNm0agXZXEei3qYKbvlI1buHihRN3Hsr/oOvSy4vp+LPBwtAIYFS8t2QU
CgJs0as4dJLnn2R3s6TekGmsw5XAyS1pmBuNm2Lie0xv6wzoadVjaygCS+McUmUYphdulNORzI3w
8xy/yOk1kMPkazPI5apIXa8gydNpJvlvHVLZRsU9r+0jDtr/LUjZycMO1gNsYPGOgGh2kQL3QFhs
iPvtuolRFsQ1Dq4KqQEh1wEtQqZX1iOg2rhgYDwAWWbJMbBQnVEvz5k7bHfLVNLLXseDCVnpmoxo
5dNBQHZKKkLA98d6d7/srgWy/2tbZk68SGtPsugGTLMddDsWBTu8Aq5PHZVL3xO0uz+Ypk9+vJjn
9Az1MqIxuL142cle3MGJbERdZ+sR5djn407qDrp+dC+in2OrU2os5irXlhO94S6FUg7u68jzcN0j
FaxGYOXT5ta+jXOWYY16aooSj/I/bWnGKqB0elubGslISUOfWioz+XubG/DhHoP5TOPj1lp8fWs4
MkJVg5Ncn04NXrgcUuv4VaSrIcDkHLQX2W72Vsz9cKB9ZOEYqp5Y04JJlAY/i8G9MvWC06byM3eX
2MTSJ1KvVdSXLibfKawl7yezjjsYZgC7NxQnwpUg2OspnBShsNybAQnD+dvXhIcHq5/pWb5bSWm6
lhuJOlJmghYobCAPajJNfcWu2YeGzJ/Egg4cevHoGjD9oRo0SYvwdcsKeMaeynwFUQWuHkhL+9/j
x3Y9RMmii6yYggc8UzsMQQPYEGtMaWsLJ4q0stx+kTxEGJBGDtqFPLPmcdyEIigInWLq/ZyFTvo4
RCQi0WigXII8Ydts1nwyzv3/hmFgvCoPMZEnNsEO9KhaHnadricM+TZJ6IhmUX+gZRpLzfqc3twi
4o2/ftcF9gQCD9+SwyWuIXE/Wp9bbG78t9aAHvmU1tBBHIPfSVkmk843Iny+vmqnCYgl3aBPsAs9
+xTnbBQT+N/nqfw5lPgIK0sEBlMBAOY1QJT2gqMcJwfbD3ME2F7IYdamwoUet/TmRZoiNHGIifa9
KJRu7iH9kWxBIEVQyUX+gAmuQvXZWgmDn7lWpJeK+uZjaNr6E1G2F/qyPeSdpT+N68hz7zeyySJg
HV6b1XfsbFWUPxCCW8oAllFPx6ifxDbT4499FcpRyGxlH0UNIok1t4hA6FOs2jsfD2tSIdyfXcGt
LlFvNY/iITFHy547mBPtSgl9ZibqHPhWgNKUc0TQ7wLSAakG/ZL3wcSUS2NNAYl08/NrisPsME6A
BN4IwVyKR3hYBHuluIFxWCZm2b8I2wbjurvDfcEnTjSxz5wEn4n6Akm/bA4fqXnWlSaCIMAUTcIE
M5j/iAApBBM/yHjOMFSgAuSUIYr1QpOmkK7fOEUwCRanXX8rlgvm2BZ/05KOg5dQB6tSEjbmNBQL
doE35W32dbnYrEmRyIE/w7HDfoBEbCXr9U6ZcJURd2cQBy/yZNNygIhuHBB/slNXchJ8sXyLMubZ
nX5VvKPlj+53glaI4AWsDab6T4PgWJCR/YjTd/1L/NqPv46kUkM3uxG5KdKwB4uw8a8+E9wxtdKJ
w/nf1YLjwxl+vX4z+X3XW0uCHPz3W3zBb3qyWzdQxh3rqskcK1ZiYzahj2Ro495Eu9D+zkpvexhu
ISRxrBvuNrYGxwxVAKsSTz6BIcUccQJcMZhc+di7n3TXBiLE/4bSUB8JTMvWHasPK+xoBkga5zKt
+YeAWBOBNNTlCQdd+YanwHBoQHk3lg1iZjBFI2YYX64dBornHH95DV3F0c6v17Y73snQNPVRluk1
nQ1w6EjliSWuKPKFT2gtACSgjvQ++qwphnzbi5O5GX00sX/42Qn3z1j6YbKWMLO8KO9Xk7j5BvoH
X9K+bR2WoRxKopykEMUABXUSoMAePDG6UvrG0fACQpK+mDXcWSvTUjHt2zFnZ8T5JZAY6pQTHwNo
JNJfT5Rn7w6VtTkkTpdvF6jxCCF0Xc/g5KwWSw6GOWmAIY3vbv8bfgtFURA5gvM00jsft/w/ecP+
yIwW+P7WBCR+nIO65bE/CUU6sm1avgHkb1ybHggN4QfnEUy7EdpyhaMo9nFGAslaKDKChzvmtpZB
K9KpzE/Fmek/NLJZEtYUCO+jseTpf4l4tioCsBYxwXcmOkTJ+SA8pWmi+mPY23keAcYtDD47Zjop
bASRG1mDzEC8rCcnRhNJqux4Bw2/jtH6X8JyjW0JG+h5dnMCxLbdUvJB0syNSTa3SHqh4h4MavfL
2WjP15ZScDzaqP9BugWS91M+D2GlIhaxEzXW+QyGIkXYkWmxr3mnp2sf1CDXH/L7K+P0heH5x/M1
bjDLlgovo2byxii88RntxoRq6cRqo8a2ajfaTjIQTzPR8vxLzm2W6MkqQVA385oeWXTYuDNxt0Zz
PTaWQBB23x+9CApB0cQlthLu0Piv73xcpcb5IH6FGST9Av6RTxTHh4dH8gQhEmtiBDW0zbfjm7lk
9Ij/fpwmFB8qCOJeKF0yUUMKAOCgIIWzI9GFHV6G/+IAoAYSRsOvbeWaSTddrVrj4fVCh0FoaeOL
nHaKSa3vy9w1M1TVms5LdnsWxM8wCBHlCD1Wiw3opOsYgMFRq3Zy73LlU9L36wfwr9xk/630zzBK
KUQrtrP36BgZQbG7bhouPf6FripELJSFTu6S5HgZTEfghKwJU+lKHuUrTiBlbM/VHxoMkfr9KUB9
/zSFM6FRBOgPamelbY0M4d0O00Bsfye3iCl3EiJ2oyKkFsyt2QHsPtXgEDFBzg20jvZdQ+q1LKDZ
BCQEsNgJKliLqkQiGHn/amGHoMCULI64m3Acj7iFuulzaqvtnnO3E0XHu8ugV7nt9aojvbksdvW0
or9/9KbUjg7GTNmLEFER+BMv1zLaQ8iepgPdgEHANHVitbb5ASkzf5ZlMoMrOD5jC2+V5UT7s5GD
hssiHo5oaB+JLIrUNHa8zQ5xXVgyyFSrwVfV1py+68yOnKOwbOB7QFOSc5dizykaRCZq8HfmO1jE
JUfSBBmtBHLq1KL5deAnp06zSKB4N84KIL9U5xAy2WYz6RnIBeAiM2Hty6KjdIf578Di0+xkujAP
t8FGoQk6N8yd2kIM0qF22Pgnk22PaEcWcpf5XbvjdNNavzSDPGxCV+hoFZ1yCUGs1QnNR972RpkC
TOGdMBZMa9EAG9oNCGpEAXErTVJDgUD98CpIktaxTEQXqSg7BhBfXLFbtBrfGoeFKWolfSUMkh8Y
9tyeddl8JR9UDMsl5zYl0WdFDVoDCFUdS+8eB+JZv/eQGWYeCh3VVcQ0PIKAZUqHQSMNkNbMlxGC
1woJw4vOt66+giNCz6hpD1/brwFjTZgNPNlHb3YroIT9whnl3ATlset1qGdFAYzv7alSmonVlEcC
OdZY8GJXC5mLBxuLrRxt5E+Ad4ahdvznpwbF+VPi20CDvLp9A4R+IKTO1Vkhn0nVijLNzZRG1VTs
YslK08BHtGEID9QWDojMOdsL5wXOAZbM83XD5BnCsmKpuK7mvSayDch1dsSrjbJMEf5gbpUmx1XI
bjzMjCq8OJEIimexfCy3gKhe77uozZQi7ffgIoz8NP9OHqOIM/RKmh2nRJ22UyNbP0Ob6fTztZQa
/TqU54HdRlBSfVgYfpqSPUy3hn+OZKAAkeT729nmWDqh/jH5z2XqShEmUlaBZ16txa7gmoBETJzJ
7/fWEEBs1O2W+qCGqw3oxWqeB1UwBb20OjB8xvN7D4z+A1CyBcG/k1Nvx3nKyuiQBWvCTMS/iyZD
rzzzFZT+y4Zdobjp6bPOwXYJKr9H5MLKUKN26IANjzvILqMZNTMoThW1GyravmtVY4HH1dmCT3oM
Ux5QIR1R1CWY9HKBl+fkgfjGGjvSugQ/lsD0eO8qbUl1b+HGzcfx58l35OAdP8Pn4xCvtRtrGjaq
qZo1qrb4s5vI3I/woTyPxNrc+UwWNARrnR7LRuSQfveUuC5R35J1HLZ9vPJRcZ46eEbIGqqFrXxl
x8wt9raIFivViSNvta+hNLK4soBTkh/4fWV0BB/6iWgJFshv/haqyPOq88SBVdngpcX4AIzQg+DB
JnFdvKj9hIVOJep/QBbt6QlxrynC+pfcYm5hZveiEI4B3amP0+0Bim+e/fCSnXRkQO2eoXbYGEfo
Kcj72FhT8cwL4fEhQu+XFYNiIVQFFvAe4XX5fiJJRUeQSLbmnIquEDN7gP3tuGM6rPJlcEhzDVNN
elaGEkJvckK2RLjLFnfbsi8TrJFbxLfqM1WXNuEJe7tn8u4a7/7IBm3yGBkxbXcoHGo+43Az2ktT
0xz5zCoBqOdM9ohti/40s6OlIA7Kl7QNNG40mImQsowTWDNUlmz2PgckcEhRMyBQV/8SesJE9w8j
LoFguJ7QTMF3xtD8zng9AkpnSozIRBxAv2q81kN7Fzyg30El9wV49WREDgLe8zh+ZWpV5JOoiXhQ
iP/bKUK2HgIHJWaty3Eor7kbCk8AzL9PVVkSDskDVOk/Hs0mEfPY7SoEV6qCEx6O0BKV4T4IPzik
Rd3YGbmc2/ZbS+5REm18KTXrT+e/2TGv6kIu5W0+m1rVmGNjzZbEKmYZM24wcdlpDa2INpZS0SFr
O6RPmmm9Gb2+YJjBRDOXevhtIrkHpDlk96eFd5HHJzVKfVnpp/j4VdvE85CqjMF8yVj6svEevt/X
96sJeKNRIOxKrOJmV1mlwjS3VAoWyeMajrDNyr30CeFSnA//q0VSFFIydzUrN0DAo9PwMBTv/UId
mGgjQyNDZgF8vt2X9rcA7D0Ca3PFfcZ8rRVbLLreZcD2pL/LHbLntSKjgr5EpU1N2u+AqssCXYBx
XMC/hSe3uOZuyKnwL88QIwPC9lDGNkVtGnr8eDlNGLhU8FbzrH06+e7Z6f5xGSFpYdk7iaXb2BPY
wvTYWDxKi+JTN/Tnqq3Slg8esvxvUJKD/7/nOa8FMiix3/gonaArpk2HJ9ud/5zTWqzP9PHycwyR
zqBNk/KG5BDimtUKqZyVHN6CgxF2rdAoG6yTFoAFev9T6vbMFT4QYyUUGQF/R0jKtXKGJ9p36tVL
W8PHzQbhJZITsAZndiRyvqWdvl9aNIwBbZwiGXrwu+QbYZuUhsb597gZG/uAHAZfX+8MiuDXNohZ
VoFdmmpdTBE5a8QZHG4+U5g/MLKDyBxp4rNDlT13CNvInxapvJ1YwdblblZoXqx6H2wC1Fl9Ia9K
kects3gTGeEL3roKrjWmRsv+emfDVRSr7w9UeaXC56tIw26mKhXkffthkCGkOSZD0ZKzRnC3dKRi
1gaqoIaq0/+dxGT5Sc89v0u/S7ZaiMRYj53Vrp7ZNBdPWd6eOjfZk/2B7UEH7j8aKkeoNX5qtQUd
V/6QGC5zAfZEC5r+ZIu9TjiyotT+rq+S8V7VESNDGSo1p+J8zCCBs7y2VZ4VBNY4ws5qEsP+REuU
8lFbke/K8m3zPLlSx0jrfbZhJ4dJWaTL+TeoRZ1NSZhMQzfXXCVmSaagadElks+RkbsO8L3TcEUZ
OFL3UVWZpe2PQbjIkVHkK01UZEJhTKmmkPPjHdSfPauwZiRvs1ziIAIwLqrgENwpu+MHH17IwKWa
A6bR+YR8dF6ardBGqlEGaBCguITAAcmKHo6zVVCv+zKWXD4SC57zcQerBH2K4BRxu23T6fCGUd7N
8rFSpKg4T4owKj6takotC77OeHrjLjEvw4dhc5X4lcBGpjvci4VxaNu/aatfQhqpALF+2X0IjYQd
9mi3CLsNjaSQeOAP2QFw1lz2b4YG8OutNeGIW/e5FSuX87u2ubEAlU5U39ohOvH+l29rehVQPSa4
ykd/3BuJPBJ7AdJXETSj+QLT0+xcEsckKTJl6EREaCzkTzXipRqn/zoPIQ5rB0RmacaFrJNja0gJ
EtKvTu7yNOun2a2iQFUJUFMH0JCENBNu3PCf+LiItcABNeKZ3DrZsLerhFH1jNC+1tcKDuvp4HHZ
zKJBTsWpYd+Qh52yvivJiRi0mrjLxXDKEE5ACGo4P3Q5jFTtHf8cRfTE0bVSnoU+Vh/u7HrHW9VV
TIBazLofOfUFRKcS/SYM3cySA0FOPgB/Kv2yI6J+z+wKeAEamxHqrDL0mPZPk7HS0f84HWKDTWA6
LTEWqXDzMjmk4MIDS/k8ODiSQxfR/TAsTOju8L1GQq5kJ8NCME5eeYTbsFTq+l/u0KlCYa7RaS00
ucyRHJ/V9UD7tkELiuuUdY6C6dHkt/KRJYgVjSb+bKbj1GQVeDY6jYxye7LCdBb0xjJjsTQx0n4z
Vq8VrxXP46aKmbesIwFsEukHDiGrb+OeyKyUwi6cWo8y88+O813lZ3iFM+XgKPAY3bEVTT+8Qqr0
gmLT9pj5kLxNGv6AbmZv/LJ65iews8+muDBQhDRSzx/aPlcREwKjNYNrV5D4yB2Hdo3bJC/24dRW
gafU3kLvsyZKxNzqhBL/1cgYTGfXyKDfSADDHaPaGIH/5UKqtXV6vEO+GN4PB4qq8Gvj9StN+fKv
ZDrIEKgKALdk32fJ2ou2JtZacS+IcvTmv5Xx7ghq1Oa0b/nX02XSqNQxwDt69ZS3w4sdnKJLA6NB
sabLpN0tWHeDmDUaY3DJTrkyRjGiGuuThWjWdsv1d2Hmk1WfsxwMiYEDMYF8fZ46mVSdRYyDzGWe
PcS1f3D27fr7H7HJwDj9hHQMRZm+mY6Maq718mx9u+vkTujq70ah+V2H0XDcfVwzmwqOK0NrhUUp
7uDhvMSDPCLLgU5DBCZgBS9Fja4o+5tvADLVu9G8ZiSIN58HjAqPUij7HNMISkh0nQutJCzZL/Kx
ut+M5ole3D/AtZw2gyM1nYmjgyaZizez5PhvtQQ72pqwZ7on0KxJR4qbW/FHSSKmUm5SC6+LAAIR
iAGEfnXy9giU41/hl1r6X46cJRWuBi1KFtm8TJhl9E66h+XYrQ+UQvZkh3TgHA8cIy6tZEvgEnBI
h5Xnt5QcRKZbDKx3ogdsmzVMQsSRn82ITTNyWCwBFhqjo2Ik/Qpr2bAEcjwgFHY1iu+AMkwfDChp
DAT1oqo2j1YOh8iack2XSEno6LdJjgJzTeGN7LKbmfD/oDGipsG9BWDKl+o2aTkOxiJDBwgXNQxS
u+S2Cy+/hTc/DQ82GNacTl/VnEiar4uKCte2iCOTOO19JQaznvqH1KU4Y2ZfC6pmIiq6uH7WBu2x
/CTTsSZ2Hpjhdm7ZAejzElyNXXLLSZKwj4PNNPz9ZoIbKs4Z6CnsGhCRKIHRYen7kU+LOlJ2ZnV+
+8QaiNdslSEkiK+ty8J/pHJg0pndTLbrFOmwHzQmUQR1IBkpfddJS+TK9mnT+a8Dy2fBYgu0tKaN
up6Z68xdLdrQMrf4huVjKOfB4q7I6V/DpHD84Tmo6Afd+BU6R7bNwarnpvkweIl3PBjUQfpNkauv
RxAAXVIXa8iMRW2XdtJZdkr7W3A3zW+VrPide8mEW6VUtuSlTtBIOnfXlUeo/hNnjd1h7SLdK8jf
ihbCW3EMpMZGXW8jTQcv9HhvAhFVmo1Y0KkQosg4+0Ubt/fLHZGt6/SQcQXMyOxDfmKlidOfKVQ2
+vrY335HUYUVPzxptsfVFpNP5SMRsWSG0Fa47U7xWEzl5PV2MLLM/zQbVUauhHO4zeyYFw4kwzQE
8x5nWBdF8cUZwVWD4WFc5goobfpXWvIPIguiZqS7O3fJkV7sBKYwRNFyX3DZo2BuXj4EpLz3agoS
G5wHnepQXfQCAdvJuwyuYhe/CzdyWriHx56uFFB63hQo9TIyiv40C4strYFnhXD48+r9awrEdTNV
aRC4Hj32d4NbDkbnvsiCerRfrqU8CaK/5biNOnzY0dkAlGucIrmq+tLIfFyyADB3GqIWosi+7YLN
rGfg3m6gZJO5LH8vi/DPVuaW7IilFI5Ra6IfgjX5rQw3Lf1hZcpdqf1hLas7tjX32+ZGxk7A3pvW
VZvECGxmY/RQMZhWKk2FDlcMFSnhZW2JCigpqxKT6z3N2VQrMp7nz+65utqfyuuPhldhW8bTd5XS
qkgMKBspQot9yTmMcz+kjHvoYGJEVpT6Ott8GapERDQfXZi/Kt0WvGM9LJJ9mU+XEts5URB132QF
kpr7cyVLvLKLYpx54f+Sm8qy/GefOhzSg2C28PGe4mrTluIai0k5L4OFhokz/d0cyMmZQM/mCgje
V5HlZW00u0NchDZUUSupJcfUZaEV1ZGiID3YtaM6zRC6soIaST+wg5okdCvcmQkHXoWfZTDoFJ5J
KhJ7N+5ZKhrk6WAm2q7yt97ugpPCYzWIzhYsW8hZamb1/leIdDUjybiTLyD0NtY7ztTSrV3ho8n1
b7hHCa2T3MIkhXQDH0UHB0p038BDpFrko/LJgZDuH8IDfJV8rLLKEvViyWuPRmjc/jwuxgG14Cpt
EmPL5aI5TpnD0W/fFE3sHSqDHahSpf26XxMrq1zi8Pz6z87B2n0So65F+OGxbGje2LnAeoPc2y82
5hplb9NhceKaeVpjAx2eHl4wtAeQnVCq7Ppk0jjjmXCPcg2jhzQfVpEjHqmzHr2A/xlbigNX2ng8
J3iQ/xU7J8ec1OGPHvtNDgati4/Kiax7+KzF4VXRFNmFpzQohuhuqXvQVgHXc85C7xf322rDbpxV
PULR865G0ur/XGtNfrOMRoWQqtyUMkG3J3gSRbljDcqT+bjQVLmFyJ/+b/vlItHG24IAmGVqQg8N
kSMlMs5z+8GnAYcIp9tAamuYkeAJZi8JigzlJMqWnuEIFnXUGWKM3vIw5Unt6dlbdgVlwTmXso3q
uXk25iKIWHFNQHE02Bb+dSR4hpXdBZgdZtdum8QRinYM1Dpg5xFuoV3mpHPaPopofrafMCSvETrA
UwHlv0LoOBicV9J6RgG/g54KkcmABSd0oXhwqILgATp2XldMATlb2+uSasG+hmS1euNQ75kG6IbE
5mQisDlBA0t4Su6YH8CQ+Ya6sUG83a9yQ79euepdOzT5L/oVo2fl/JGuoz/Nuw8d6FA5QoUrwmjV
uQ4BfxsNrhLLMz2+m8nfRgZzqtw4McE3f6uY7FuyJRcpgzJR53SLnWgrOGcpbi8HqQQAKBq/zN2Z
WwCmLLjGTRRmtGMpY6DXHc68JSPXInS21m5ZOZEh3LHOzC8jvT317IVY+P+MdX0nQWYBSU/ivsR9
ODdS/laPW8cZOYAQLQBqTbuIbhLQBx9I3JCaqUIBpWjzGnaV50BxoNj1XdPGs6PatwPvfzMVCMyh
sYf3Wr3qkuMoHnmXZcEHLe2F3iVaH/cPva3BjR/T6g4N25mwyg1YG1yzzb+wMImRewBrMGzJIf8f
MuLckY5gAF0vP8MKYgusuNMyDBN/yRkldFKqKDb2QeXY9RKzzm9KoeHqAQVcgERNYGtmPcfY9scK
EaUjFrT+IILIxzvMyR47YKYqpyzBLj+Vsib647W4/IHmes6WKzHqtFKDMazP51lcVniT80ACpsyK
JUhzDB8K/N52V/1K9GNPmPp8Sk1gCBv0nu4Y/o6fHwPuLI15/NVXXfkuUPxZfOFU3+JdqI0sG+bG
4E4QwtAW3aeiFbjAV57t0IiqMRa0IbfaY1jVnDbXQcx8VxAO7Bna3X7kcqHyBu0VNcShT0MduyMr
qh5/wRj55MuaeHcdFWOzY5Ltff4no6tTWUzevx+itwhQoq+Eto92Gl2Tlt+QUQEMrIhn2X7Wtlkt
yZiC3cTNfTw6ZgPY2Jn4+fnVtvPVx3TsIEqb9uthvgD6QnAyp5Fc1eQITUgzIyFEurUh11yKs8Lg
2HRtx/qksbpo6uhPxQP7LkiPnYPWxP4Pk0HRuuwmOd2EDCpqavFPKOnttbjvVoywGTBNhnQPFywn
I/Sv27JQcVCAK32hw3NjIHPHnoMEFyHN5NLcQTIdGOBvmuRSDWURADJbpbIMCUx1ZzvJWf3fxqvg
Qu0KxfjIxpTpqAedm8qYqmWgzrhc7OtaQUuGDvc2cwhFwrahPikSfoifhYM2z7PafLu9pxo8V/LB
Tn0lf1VnFx5VYLXe7ujxBYfkOW4LZpDAIQxz3DEch+1MMf5a2ROBEAkR12z43sfcVmLjyP0RJya6
zxPjD3Yq1jqT/mV1wQfpYidzrI4+TmGLzzSVydtHq5olglwA7jbSeEztwPXn3TCeVm/djkgt2Llq
WGjzGScWknm9NqY24tvBKmk13hjvgpjY6908IDInvDjLVE1TxxFpdgrApOjevgxkATrCYSCGKzD6
qPlxGbm7B2OZiaM4h5VueBwr9yz7i9Y3BJo4lNdaW+urg/45dd1WFsuNRo7KWi5jwIhPPbWQNcXQ
RKamfHd8afv4gDv0yuh8TAK1gQNMNvv2lfYBkPwDJWB0+qC4VcaeHdWTjFMUl957ihVHHZJ6M24E
879liCB/Q0Huv5MfTPiQ8QoNRSzdH+eVXvOYlzkS04LWO9Mvmqa8YyEjBZWE34ghL7BLdBiUnvRa
g0phmceIqU3+nvufEGTxrsaKtB361CZyUKezQoyA7+v2WAjkSevkRXqbgBJwAt6YKfiV5/Gmk1gU
gX4HtHrw/oEuyRU5m2Zd9a432jkOYHqCelZeYzVL9vjIVoB1+aVGhr3V03OxWk/LB+VfrVXf9Y5j
BrHSn0sgcGBeGF4juHtOvIU/6++8AWzMO858qefjeXdA+j3d/5D6IrVtYQX9/GmpsEzyuLNeEKtU
56AfPPMik3nuS0wcfo+DXH3TwFIAZKeisGDEZzoyFgxr7Yar+X5clNwGpygvtaCpXcX98+KHkL9j
mX1F/sTQZ6j0kXQBCTQBQJPJ9kLoEqWbg6N8sG0LpdPm8pf873nJ8EcA0R/Jex0isa/B7b8HCblz
trYwyfAvF6WrDFN6iHIWIwOtfCB961I8dEIYsy80xpVCFex1cNTi5VhFGbamfFw23ae3ra57Bsuw
lBqy3axnPAPr+zcwycrPhDDyDPUmMzdmyU2tDh5vJrez/OqJXGPVP8NwQMuATeiZu4HHccuB8dOL
PLylpzNS9BTKl5Fgo2llhEXqCp/JC1oKwceVFKW/4MQA/jUzOiQ0wp5q7v0T+YuCmhJuv+hKz9YW
i7re4zP3OkfibHn+eh+WkW9in/ZANDKY8qoEMDQ6T7rIl5BAx+9G8mFAZKaUfmB3TEuzdSUX81rb
fk4Lh9zfZTNei+F9Nj9FV7BRTF+Y33LBRr0IT9pwSXSw9zgIROcU8dp793n73qYG+/8W59UW+cJd
R04eJJJPiywIsK2+qeyPMq0e4Fy6m1QJw3SFTrl16bPx+6PFb0S+Mkvl9HvU0mK5FdsKkMBpXy8v
8xzlpofsRLCGXh85p8egttjpV9f8KwVEXNPJ4e9VgmAnW+WP8KQXTVdbldg2TKNcIS1pOFZMw2Tt
SRQvQsAnj1DYlniF9FQB4vbLPK0FQqEum25VBSgTcpDeSS/4Fr8zIWakiuDS1MFEaMLX9N32w+Ml
UlW8vUILnKpRyPaJmrmsUMmr8+ue/+v0uAor/2bMHktMf7S2OOn7kjhEZFcUZIOo2SXbzVeYMcnl
8JuU5fXv+46ZgeQgw2NbibCbJooEHhcYkkI+Qqb2NZzv8BPUM8nzXTbowFTj+O/elAZnzO5Cmg1n
VdroJKPKp+IBga+XTVJApfpD5JVLY8FLnKhOCCIDUfizv6Jf2i6tkLaw1EzuHpY3bShqC0/5nFZP
2dSH7CfBbY5D2PLLJKqBYxjmlhkOou3RKHnkOTLTY99/wmI/hD0jXQ0/1dErJaxBTM6kalXyN7lr
Qx9m/rgseNImJVwktdMvQekB7tUrf/1FAFlLZN3n4bu9rLESQrbTQyladbC8iF/cmEpkNXSjJEsi
urPijoj70y81UT9hNHiYBtotWPuMXR+lvOAPSpVq90hjFLt7bF4HM53ZwKrOvNJVMPE8o4AQrLT6
s3RinMRmxCiDJ4NuhfqGu8n28+OQNJTgMnfuZS8NcWmntuhcp7OaWpqMWvH5FWb0UiGF/fcSr2yB
n2jf3x7059x3UwMpf447oHhM2Ng4faSqI0UcW/St8xSEzPqvU95js8eAkZebsvEPe8QgXxD2FlF/
MdxyPcPS92i4XqLd2ZBhG63M2QdRzbMnsbK0w23PIue2XBICaJc9/JhPShePd8uGcByKFyS31SUR
t5zGq72H6KeJywo+MC5tVJM7aB3iI9NWNQioY+tIW7wxp48hROMzJCtNnI2gpkh8ARhyF4/AOaKk
OcKfwQjaMCX9YExowfMHfXXfsvmaC3DFa6il54nrscugA71C+D+pj47XKLDQNyIAE0NUp5P93IWr
TrBmIBrxGsWCj5v1JXH7bWqNgW2sVHSShf7Xk9Lg5DOZ0RYnUNHvdUemn7n9JK6UFvpGRqWmMezt
nypxsN8eFF9gtVLIyv4fu7kcipN9CMouwk6ZFdIK2wvg1vmQDBxXuL3GwT0m5KknQwWsurUJKAIf
K+j9TQUhheiIoMbLNerDvPGwREGnwXYqtupvWZNyH6bH7XQbtQ90qZcJZUsPaMLPpTxI99B1+q2q
Adb9wmYP3+FfQELfRGa9+jo3m6D2y07rvRhjmGy1NOExkdSkLCpdkh8+4QJSaSJOlQdtjct2nJ0i
QQ9I323JiefHD3jqK3gLq5b21AcvdSuAbd3rnP4SUJAnEQNsiFRFvyxx2J4IgVreaJlZrmz4ENpF
I472aNZJBPFptvzjrBX9s3YFqE1kQoG/Y3tRA31vE7uDURKahltUgKYRwjbf57EZvRA2bxxsNexd
UdFi8cWU57prUh2vaP6kK30BWr2OHdzD354heFc79c2CcF2rvp/qsYM4v1+E17v9nr/+3hAOmThE
UTfnzeZEqplzuBWSrhj0wbo1o0CmGgx5yc6zQlHgC9ZQFo5/Nazgg7v6GYr2/l8kQAj1AhdVSXYV
KvrMVRgq4xgCmksheiqLtCgcrXit9WiAxL6NGMWx7BlW8vOUW852NUU7oNxGUhZKMm3goIYL8MXg
UJUGYClChQ9vRL/Mh+40SL5cypGn4rpfmQa1VOAvRCOg1Ctdzwp8bHbevJCKojNisE38GZsb161E
Smk7VIaixOndL9lFpeqMj4SqNRuRyMHoUp5hojlkGp9VpUXgs4Qa18d/dCrsimYd037/el8bdd+1
2GatBc6QNHGz+PeoU4gEQ0yZOj4SOvi0qaOWnpWCSJbZK5T8sAvDL0+MzwL1vszk6F8eKm3XLLqu
xweb0IgbcX7P/G29wbyJhLZOSngTf8IaXErgStvOnwGS8Yl5XtCYpGfyXYV7N6jdLaxY7mzAEmnQ
inyT+UdRaZNesf3izK0WFgtk8sYohEiFyEaI/hqlyKEtUo4nJxkH9KH9kSUdB05h/qZbA7Dz7Ik8
Xm7sCSjwHyxeqjTwFNGray66SR5wSJz331cCAGHKnnhFL4a6te6PEV+Vq8VCZCLgkwK/2cazAXj7
OkTQM/S6f1m9hKTs7MJrj98EzO0YMrgTx1e6+x4GnpiVzIEtVqp/KNclev8/uFEPEGnh0rrK1pVC
7mis7Coyd7u9UX6gU5/Baz8Zy6DRHz3r51lvsBL9U8jIjgcq1QoXD8AtNo/Rbsj1bRwH/kBnY0x5
eaMTUvVEJaVhNTCw/aoPQbJCNKJUl24G+d4njVmE6x7te5gTXsvdp1jwesWpp0M9UEpvTVsbAg6K
6Leh/z5mCGS4Vg3rKyfh6aPqY0m9zHzzZAJFpbgSU5r4og2k6wlm9JBLBPF4aOjg+5oE/EIugVUg
Y8cNhxJ3z45h202dV8+lG+UsyIMxY5M9xXrDcnWynfmzy2SP++DHb9820as0AEBBcyylIGExEyoo
hdpl0oxjwv5QsqvEiV3QpX0ezZQ7Jyf7qPW0xXN558+HZLML1BosZqwAxF1qR53wjQmGGm3upkYR
zClSC8CfDHvD/7bBZJ+XXppEc9lJmPCVeFa0IjMxc7nzsF5E/Ypkfq6TN6XMHpXD1vd8YTTHRoBT
mGnrwSBGoqB6+ynAJZbtj3E0WhrjbcuUSWjBdBGO14O/zfPvZsLv7zf/RLZm4EKe3PbHpjQs8J6w
XHtw5JWR5lRj04Z+f6yCb6Tebc8VGukgFlRxrz8I5RFyyR+sGcwAr/bQqTH2Uf5QJKVbusBvSG2Q
WQ40ydaqdXFbD4MsV/COgVreNcnJSGfYsEqpdeHSJaATeqHlTd3xCnWlT4LRc6dVDq2zaqjkp9SY
X0zclBHzusXq33zK5aLeGNjZ4AMD0mbNxKdD3NH+jrW221s8/XFmL8YdNVfXrthj3IKY1ODAi+6F
gXF/ma2MPXIgIDTB5c+dxJIz7IggSSIFiWQOyMa54OAvpArctgYf65zCEiI71Tdm6+SLyCC4VXlM
ymafgEF9rCh0HZSuUe5bH9CXASOCC5V8PHEojIqeE6FA32M3fv8lwL+dVU3o2E+DiDuzoBfcBA3e
pA7Pv8NJ1j8Z//cK+CdFS4WFYcKQZ8gZ5kzV22deDgPdJHIbvDQVEv8uXCOIQuWRVXda1S7Z2s3V
4xKFSG+5jV0kZpHVUC63wdzwBX1xXBJtZB3FeZUH02yfOh5YEkQ66+j7KdwNRoM1pft/0kpvdue1
C0LyuSIjLGOTQipYVz2VM+rf7xJE6rTvf9CZVWIMzsU7TUmvyF/tLSS8JFgQzCFYcrMc5nv9TYiq
F1YZ338vf+bq7LZ6NlFLT5l9cfSfd7pTmqqfccDQCJZ+SCllnVJ2GhCARSIJBXm2G/bxe503MWVm
m7HeP07yc2MAmzyUEyABSViEEgxMOmH+ifvvcFU2VuzV0aUxSZrigWAQ/1ZpsG/jodGffAylE4vi
VnKEnR7OscXGnWDJvlt9EH+9Y5T5FM5nqeTG912+4nR+YYasOCtXsXQWsC+6n/CY8z1kua9huMJA
UM2EClZn4taFZoejDNWorkVkhXYRHvAzTXVA/iZFEHNu1jYYa2zqAuKQHiM8c0BtPIJZXTBNUSxS
GB7kHNQNf6yFuEDuEdD3r4e4XlWY9fJeWdkV73mve4g1Nd2azs9kVN8rBUdzkDZiHlegxm51q23p
G1Al2UkX61tLZ2eLdUN93NXg3Xqykydr1e/+G/nt80MOtnD+kZyXVjRMHlip+Dyj8Jh3DM0QJ2kf
AdicuP48jFV2tKHR5pm2d726NF4tYseGL5vK7z/jY5TOodNOLRIJxRpbY6nxQgjeR89I40UgtnOu
jQLY5dRisNx+nrGNkbIrZ0rGrEKXbu/iChpbiUgLW3UDLGNz+11uMsjTuUWCRyCu9Rs51oqWvME/
kVBLEWYp66rwF5gJGB88WF/FK1jKir0nDhAgXB1LG1dampxmZH+5lA7mKuqnl8SxILDEqNs8MiL2
gb4R9mpanlKWK0vgY2aoUAoOTn9K3ID89MxrijoRFHofKevuZQKuVYvvtMfvZbXp/t5zRGpy1EZ/
ouK/wKQ1QQU7AbUwPAVVtGo1JYI2dLFdTli0UH+DyVlf4UnncBqPeY/V3zSC82jobTzNdAjHohVi
pV+UA+OOaAumaQleB0eEsiBuV4uZgvPPbficp7iv9ax+0x3emgy7ffuPKEbJDOi7qVBFj0AO219x
TSr4Vib+joDUL0/wArUzFmguga11g5WhvUHwOoBsLjgWt4rq/qYseykBR8FrOtNqYa4T43eQdJC/
CTgacH0iwf1HJjTJ3e9ydeQ2cWllrTAx27jcxB6PcDwOOEmWWMbPwj4PEzUfu/qQH+hN61IPB8lB
zFgoWWOjXeqQXS2P7tKhdbBFpoKFOqo5+2gA7ERx8XEHuneEm5OeSySp4BLUyryGykJSb0omKiOp
kr3YEkOiSLzYk5KPrlW343c2qOd1Zam7Lthl3xBNoYM7yr2uoPR8iLBSJ1uy35vLG6L/Qz0ElDpf
eojMWPW3TUPtM2bGmxVxiw1fBAaOGVL/eEmPhV0+ZimhmIXxPemgKlU3cta4tW/fKWSOIyh8g7E+
cSWkLGFI3UGpT4EFOma3nbElN5k594aQVFaPE7bPFrC+b/aWF3nxevV7Qao3ORMd35XhGQyE7RKv
tmvwmqgufoLdBUJqLgmnXdLen/H1pUZdoo/H7w/6274na5T8a1kZvoEJygJBbV8rdCKKjwKQvSvh
7SSHAz3KtAE977mS3cctqZCgN0Cw+LUnqcAvv77KT/GHZQTDW2kU2hs5q8CqyWI8E5931hPSS3y9
Fr3KbInj6T1jarB8FRRBU/EYix6+uuPE9Kuw3pFuPbD3IC5Ii+4KZz2/VAN7kNt+7t5QESMOWec0
80wxicyf8fc4/0NaxFNx0XTJ5v+zoiYf5ELRkSw0EvVRRBBzWPsVKLzl8GVA2AIoJ3fA/xTb8muv
3I6z6OyJHc4OJOZjzmWm9lSSbbBN8fu1Cbzuxq/cTAZLxoFyfjI5d1GkRdb7sdOEJljMqcZWMJ7L
p79N7OyLmGzOobEqO/h3OPOydfVX9G7rZiVf2BntjzVMe+A0prc9njmRf90fkyrTtpm+es53ASPL
pUFqvwmrWU2GFuqYqWNzM6B3yKZcv7XYnS8rb6aHbsTq5YhzkYeZpV3QYc0Ok0Ktsq1ru8ESMMWG
E8IRkvSKlug6tXyW6V/gyppcuiGnZwLxW0tOJn+Zg7ZARYGEv5Hjo6N92FEfoqgW5JQBv4ZLCi89
WWUnnj0nB+yDihY7znM2XQm7JwyQTw7yRqv8z0+G6rDlOy959ibAa9ahYgQwXpEB7hRh8DIR2EHR
4QBrWPD5LQbHzlfuNJQADjbWIhqVBCa5dbVEKEXBrrG/3qthKONCuCVOxoPf2WRA4Wzh++Wb4mSN
avWuQabZHy4RCcF9V8ZtMOXGT4wzYwgGljUzDhv/zEUE5RYOuO26gwO4HIQPSfHDDkMSmL/p4Z5A
6Ld/3AxmjAHoxN8x1DgrySnhlPjlfxVR+Wx1vz+qrZO7lKG+r1qOg5elLio824oHgJC5SPrULlZs
ZQQZy8XY2KNIrp156NBkCpJy1/TWM4FQz0yDD0ZxnakYaBLXnFQwNCtOPpKAhrCyu/fn2zS1UsQK
4//z/1yyKthT0IjIiVsadCLxWeCN5Gw7hoGWfGkP/bkZJJxnGLmuscoH6AWhdO6JY4F2VreOVU1o
pgyci63JTmO/jltfZXwTAbLh/8+YDuw/FvmPCSySfMksb6lbRDT+Ip6bEcFNy9dvfZUna+9QwDvi
8ZFKcqln7cjnIQTUIirmtKkWJOn+14edGOdigMSwIxXEDWjdIKN57QR9tC8gJecrb7LQK4rq9IV5
MY0tTYw7kWDor+8QcBLMeRUFxTSsxvMUWtC4q4Fdcavdr7iIqU8WM6XulaAoMKSevCd72Z4GGnnK
/PcLd/rzzMztqRm/YBBPdeagHUIpdqiBCA8aCnR0/ESRti76VBZ2Stmrduua0G2+Jsyq7YoMJtLa
B9nEsvcjhRRtsrncmfi8TqLnEjLyoOggWCB2SkeTpaamtW2RVMoEpWM8oTdtl4qJJXNOtrKUxthd
KGSqmBZlA5IsxUyE5mbS2kEEPMKZeKRb3SK0/Wx57sny3DYtSGnJtDU2HXFH51hfyNQCbIWAOq3e
vL3/E/pb4ZtX7MUVVwDLFbjTBueRAyOCCwE+TWplrox9r2LsnyDr5MVW6l+mqEZqQvJE2YK8+qn2
Aq+E54VtvKQ21UfQhQDyXrHva46pcrdoVUqdRnWriybQr5MY5CNq4B7MvTq0LtdMXDfWVEScw5M5
VLkjTPTBoIV4VdraeQfNiWX9pdMs0SsF3gk4edFBvei/cUDCcEFea+Y5FV4A5NM72JmakfwYmoGa
Wb/FY++N+BxCTnTAuCyhxBkROvXOz7PRiV0CsP092hT0BO8KRBBmDqmR3utV4TOku3UnRwmGf3C+
oRegtmHzUQJ/3q4d8diygzMKjeOKe+5PL08rbaneyXtZZiv4rtmxiIhj1XpmCkzz2rR5+1tdrI3/
rGwPPXc3I7Tq8ut9aekudveW8Kjf9o8uLQw5G3fESnnTJAV6epnLC40RksSC6SBKNUIpsBYDp30g
pGXuuwkGxy/3StcGHihfnvJ6Yu5TxB4j1dSq5GrR6kP1gS+IoKbt0ke49/70lisxBQPR4bEU/kPd
9wdsi0Wt+Bgz3l5aIeHb+njkHP5AHdqbamixoYYC0YtDEJsqAPnf6QADERSpDnLJcYrxfAbVs+P9
h3GXzfYHqguj2jfPCWYQbAF3ulnEtw+hsch09t6yYkx5nqUELA4ea2rlG6PBMXC6IqL03oar47ZC
3/m8VB9c9DS6aiB7qZlE827dLbp3VnmQGMOkB8fY9HMz5GP/idOcVcYNbqOPEfeF/p/EbJyNvcAR
Qx+utXlApMPa/ZNQNuvkrk+OZW54gF2heRUFE6qvrMHNTuHFmiCB1sOFQCxMHZ93KB56b9h87OJt
3HhOxf48q/PMJNFldKgWeKR+h1hM2wS8OWuVDGSfcT2m6rCwOR8j2QUepDfurUyGWltBhVZuHxlp
5PVMuAwzEUx+FFqUmUbJZIrDH/OzPC7thCZzLzqBho0ZvnnQr2IwIuMw7Zk2FHhASZPWwNbVas7m
T9v7gPcWL7qOgpGS6dbcJeHPIDMtkdNPjTJATjgRAR92vRsM0h3UwxiuYksGRqTDA4utZRx3XxPK
QNmFo38yUTvUINr1aE0eginiSXBLC8yRFbAR2zIzqi3mT7iU+fKWJIXwozBqCkEdtz7mRSkBdhqg
N8WRPlrRMgzq92zWQGbcCp5w+QZ8DyhvfZ74H2YlXkUaFjuhOHyp5R+DgTkw4dj5xIlvngkX6PL3
oQ+rUn7OTpLg03V1daTfR1a2ajETUgkwJDz0WW2+4Eh4dbUFOMSbX2OGNzIhOo1XQ7xgx2TZ7itH
KOJ2D/urRreWQcdYkl/EDqgJzzxY+lQB/4Zf9AAEa6d5FVxSBAEWI09+O+HHHAwSbwqwkp+goWC0
eSnXe7ys22l6SY+AnkXac3Q8aipUJ9rUt4d4cTp7gbOlBbUovpnbTOsdhdhYRypMqX2flKgBiLWA
7VJPoTGpiFK85VmFiIqrorqxUNPmtQmx4JhKXvjPPjYysgVXoRBO4SGghg8cxntQOUVBaK0CpdrT
CheBPfG+0SGfZjXbayJZkNxtAst/OX2Kiw8YxNXFaefNnlpxOszGPulwtngJWVl6SETl359vgweG
AFkGqdP3FtGq85HAP8wbD7a3AWkmnD8l3Pxa0zUwOhCL2YRFmY+BJU76l1J16aefL6OXn2TEI+iM
EF/zlvD9lS3O4bg7Umk08DJkoNbKxKC5y7ZcB6NE5HCn0s9vwGn9A4Bni0d2pfcxr41MPIJ57x4t
8Vxsu/sG5SgxltcywBiISxvW9wdUA+3jO1hBOD2ERUqikZKg4yL3vvTkapty0+AyINH5OXetDjxu
qiTjqflYUSo3Jt4leoLGBiFdFUxhWuBf4wVAQ2O1Dkhq75bYHtNa97rAR1PZB1lPhEhLa167Uuj+
sSImfBvH7yvt6d4WVVS5CGbzMpq8/DiPptLSbMoA2+HPmxongjcNqYsWk/FX+LTrueqUeZmndOCm
jLd+a/IJjW4QjU5jQNj7421OiZVvERz4vgvWhOwHNsGpHzFbi7R/zeAkB5Zn1CAMRN0vXSxYsFi4
wJ0XGM5UokGzmTf5NJF3dE/kuX0XgFGRjBUdk9wqYqRijtDOm8uCkAyhAO7JBwe6dev/mlrlF6pV
CtBArD1i74FO2nqWBbccxLk5bGCPvtczrMUX8NDKXrkKvuWP8swaukoOTgNzHQy5cLla+3YNJDJz
RvTqiw1HM5QHvuBlegLaidEikZkQOV2+bv2lpMhKhRj5txozzk9O7Pp2eK99PpjeabhPsmX46Ly8
RR1jF+KYREgpNQU5DZmWSqv4vdzl+7YT1C63euJhRyN+zTurkrpEuBkcnkD/imobOvEzjN5oO35D
9IYwP/uAmreiYcL3sHWSbWsTGdWWhhOgcDaglLx3LSjIorA5gz2uUwbBH6iVPX1fyIfzjxLEk48/
EhsX/Y2mafi9ye7zipiKYeNjuBxzlow8jbG+/FopI1sxyT109fwbcQBuHjo8QYRiwnDeUG2e60+d
mfTGVGNiT8Jp7UeK6Su5ycUefOBE4hcsqWEiOv5vqUi9pKFQWwUVkB9nQlj7Zs84W4rD2SKFWQiN
0Nh8SaDuH2rGL8IfwMlTzipYQ7akAKSuhGS8dGJ9qFQuxGQxapORXO1Wcmjg30L87Zrwr9A2g84g
9f2G1NOs+Vylurbbce9CeFUA0XZIfmeOXeRqPnODa8NEHAX5LuHIZAIIO5gnL6HRcbmUxK6NYFfs
0wc4AjV6gbqhbDXKdl4gIRbjnAviqs4fvxmoyxfOKYAuAJDgHRZ9Nujx+OCwWl8SiB9VWoq7QmNf
kdWOT6zqJsa0dqQFkaBEaDQohChiSVhL1o++9bzXZ5Sl2d0FWF637F93LmbI+aeVuBKzMHEQAY15
fvVbFUeNsaN640L14L+guJv7S/v+gPjTedUFXVytD+MOMPwpkwkFDwBrGFH2ja4Cleq3RCdptFjw
13WxV5Os0+dq4WlYm8gegqZf8rmlic+a8A6BQ8joDhi5CTotFsz+FTahgbWaF+Ju8S/pju5EXd0v
PdiASGMDnAiP55Mav4Ew3W5AlsuMCEf1N1oLCMAwK61YHTvYRFqhrM2L47Nm1lBzh7r/KbIhH7Op
qOIjl7asQCtzbllDYKsgyoRBpAAfGiLmAzqhWc69HQVSwC0vbSfrFK1XPk1aorhH1dTHB9wO0z9B
OCDMs3YmhRQl8qQ1J89AM6iA2cMq5wHrVcBjhzIYnrhI0PZn3I3COxWwJAwNKBUPxWnjp2EtRfCZ
HCHEvp1kL1DjkzInx9z1pM2k3/EHaxsxj5dApZZd//rHGEhU4uKrbGSrcZ+sQ7k9XmOGQuLCl5u7
Js3l5U6cbN7Ocw06OSDtF40NXSExZukQa+g4rcKngvCPiAOiFTGDbOcwI9DUbjUAaqvVnI9cJYKp
s/sCRPWFRGc97MtBQ6CY0kxNzU6glj5mEoMyZPeE1jzMxNzy20rVq18jFeKkpR7UjHJRoOU4Kuzp
VLpSFkxDfiVFQcnmL/DQ2vg7027Aef404DxSHlQat5qU7kU3DUgp9mHMeanc2Wpzt5fGnb/0aH70
/XSg5tYeIn1c3fxht2KczZJ2K089Za+6hOcoqHE1kVPeOjY7UUCvVeK4n1OXGUIXhKcFBODXETfs
Mf9NlPt0yAuQM+7GbmQp9AvEIjW+QqbKTuWRpEMH35dTxeuDhMk3LHKiA0whjHKaT4yJU74RPBps
wrhxdXNm0IlYSYOfderC6Nxt7hVfD6g0tqcwOglPFWRVcbGULIQrVci9D7UUyQ5PVEHgWoTsgvyx
usaBT10oo+u7Ri3XK+T/5Pr5dU85qKvmPuYYO/lSdL/RkEBcNMk4eq64SpaMT2XTdG0Q38RIQKw+
bN/SleY3y4dAzPeeeAEYxQ4rTrlekZUH4wOeyxZMd0bxZXBHSeueA/1ImwCIuHH9F1X+ruHnXTtj
fN4f/Ttf/aBROkHEeI4RoZD315wnr63lE5iQhO98ryJQr2XkypPZoBSE37NUXL8lKzX4NvKlEgU+
fFrwPUGZARL1NKi6QZSRYukESsQdkDnPQtc4+eYIHGC3kBQXzZnQO1Tbe6PmlHvSRFdxR+2PinYo
SUOAzlHPeE9t34cCb87SUY6/eEZ2+d4n/BuFYgfHnGx2Q0vprli0lJG45nNu55BcuL4mYmiorKFO
uFMqji7hiBqx3Zn8ooKaX7ms9T2Zig/hGZHFOzVpm1x0FXwIZSzsGBO6Nc0/CE1uQIavLbBlSJdU
uXDRq7M84b46qVbdsonIorKncfk4djNFDoiGaI6iLfZxS4BC2UFNfPM4TiNgEHR4JIFIB9nKdtAp
xSBFMyUWkLeFWo+eAanAP3FuEzWajAHi949v00I+BeMs5ooxVgns1bVLkcgN8q/wySN9QHmOm5iy
oJMYoVmtsCM+0i4i13EikWBaw/C5XO1quoO/cwT3izsSO/zjWaCxeCpis37xWf9yZYYhvzlwQJWp
A3wdELNAmN75Cu0EHpRqBkc53H9UZC+GoDFC5MQ7I5BCCiP5zTaVxCwgykE4L41uh3occ13XDhzx
zJ/nUyKlLyzqp2SrLzHB4n/6iUxn5vneVlj/RoVO3eiqzG4QjNVO0yn5svzwc+K4dp5bgNcGuT5M
AfB8eJly07IFB6Osz8GHdSaAXyoC5MC+DFbHp3L5hWNYuejh6WCRTN88pGRnpM/yPO/YWfxA91Gd
3wIDErBDBzMRYRs5ggPS+VX4icuHo9Fcrz4X504TbrbgZc8KVwL9BXm8If20znqTckGMFoZcspiC
+rnBWwgZO5ObBqSoaOipgrpvQeasTiJTwRLnm7eJVxMFpiBLY3Gozdlp4FxYaP+ojBfmtdqSmdcN
0GkNG4pRjhEoBhrPvC7LBu4mEFp61Xjth+tZatIqBb46FpQKO+VyjBFFJPwDeNvpbxESiDIRFkL3
6tzKP+ypvWBoc1KZT6slBbjPUbtWizeN2k01S83qgRNT0aptcKljhAKvsbOEO4rh5zztfr1/XXdo
S6A8nqkrZhoJxkTyxQNakpliet2b10V5DtPw2k3xTAo7KqPmXaKiqiUdK+XneVILwuMLKcOG8Ix1
QrNSkVch0KE7gKLll0dh4jgnsfNPefTroirt8aPNOMWCfEBMvMUTsoy013mlItu6FPJcBQC6sKbi
zg6e4A9Fgo+lM5e87F49opBWYGeXsh7lNBI3Fxeea+zFICfi/jwq+MkxVpLQpCyE56VIOMuzobp1
THsgAt+tXsXdLuVU9C/pNFfX3HXVpj6gJa4smUgGFK8uYBT+OaZ+yFWspUqq0GUOesgdI3bRBYnh
k1pEPCaFg95xePCVWEHnc9BTNeCC7cAVFL69h63h5JCTS/EfSulal2DkbxuzbrQSHajUbS1s2y7X
EurhS5DMCtvd0H9epWUoHP88Q48Ap0c52xnoRPO05Y9EtQNXQXvwBbAMyOUTjmjjg7eoXfv2jHuB
ZXvuF1ZmoEEA0zt8niYfLNKbnaTA8T/qqZnTfcUwECrCRxLlLqwGSrw2grZcBIBNeYvqPURBRSTs
ay/iqjrjVng8DE15yMxgrSaJHrN4tdkqqSpnRsKSRAdv1JYVzpVrFjd7YLS6xB98MGxqj8gT5jAH
zEWVSsnieXYinEYMMwueW7GA0DQcdpB71uKM1YMREuEZIqrYy7nXIefFLuxt+/oGzgDpU2qek66U
ScqIde4Xlcf5/51Bku9vWMl7VSHwxGESbgNcoGTHwo7YHQ74FmKriteBoMOtE5AEz3RiKcMVny/V
S0UkNqicgymGIB4ll13aw0c98iD6Nw9RS7ergIcdXVceo5vDIc6XOQKdrxV5QAFGk24o1GVzQXO5
Vt2GrxExE1xZbrU+XP5Giowo0+dYmUWf6e30pxl9MtqZgjLReSaKPcJLWbxiwaVw1AfqPspFzrs4
LxrBNYd5Idfb2uy1HWcyjtNFVyWQV9xAHFKSj4WEYVhWDHQgjvEcpvK1E2VBrVfzNfJiZ8uYdftH
Me8aJn/xYrjkyaSr4G45NHxgAw4/BVe8XbyXTYK15Er1P0uFB4h7Lm21N2RX3e5eTkuIvzJyVg4L
nz+Oy5vPG1rmB7OR027CQ/EnYucj/StSdTiVKwu+cccVet08298u/51ogsjnQZ4E0KfQ8t7WPeqS
tH+OA13mFExFefj7zW+9Tru9tdxbJN0rzzHo7VjaBevOOwGLvggu/ffCOGC/9JAaT05pijQDfCG3
c6GCVjF3BXdfYhwbQvsaDRHQ/LKtpJO3G6DNOkgdDsg3Y/h4/e5UZK50aUcAkHYbo40M4zcMiZsS
tKv3MUQdmKqy6xoSVBCv5g4MLxosnNrIWV1nWRhWAacrpbeKZYAYgDuKSbab3AoiPIDt3YoHUuHl
Yc9nYI4PsjYplmiv95/gQuvAp7FuIKKV79h1E8CDiOLSm+Yub38SachcmbLdOdlrgrozlocVQUSz
0otKf5T0JxsW4mhKBMdpAc/G6dtga7Qz90pPRJ2teOLR2kIOobDJMp9oTXGsBl8+xngbracG19YR
8KTRF72+VIH1Td/EEJApR/WhKpnPEf9ftPyjWJ/PEVcrNu8Fb13B6C7K77HgKgwKji1w3UQ9VCP7
WmyPmuYJeCvZz9lMRl53r+HC7e9gt+WxLAdeKEzwymT05bDbNRDfB9nbIl0iRjvnAvUEggJ5vr9F
hsna3bn48fUHUf7l2d5sPbo4O+URefFjCenM/s45gr5nZIEt4VLctd+YGCeRPkkv6YJoB2wlXhe1
u99L57XE4nvyk8df05GrzczvQPU5IsAns07fiBuRHSurUyljgC9zK4EtrBLPWp9dqUEEpJJqYFhm
1+5yzEhxUlMP7d1sCGUQSILxm94hYQVXqn07svnzi9W6OXMqMQgOy7knjI7/c5KGtvu6dWqnjpIs
0KSmrwTyLFb9SZ8AaadnIbiy6vTv6jZW6OT9WM2ZLKCjijmF2PtRIX4etBfwuS4U6nnb/SoqiLUa
WXfRAUEcR/vyAwwONR0TO1TwOLDT9G/nOptgAlQW2qm8eJr7b1/GMJDBLExx70xwbiRr/iUk5GMY
OCfQzL7xBjm/SpEVddfPECQltQQUdQR1CPiDb7qOE5EHilpAcdiIFFzmsTojrIA3U7gGmtEy/Yyr
CFkluLFLhEDjDMc9W3luxp4axyHmarAfZTBPx7rhBq6iVskiFjrMxeacZwgEqdBKhRos6HoYCzmO
XLtUhLl+vfuZ7ZKCdYy/HmSmuwUOBYfjE9uh5KFTeANkIA1s9erlqd8XSLz8KwCA1i8nHfbuzbiv
d6Bwy4jaff1cb9qkKtK7aTue/BFzg87ZrgBGoSAipikeFqWIYn6lkPSBgWsYIrCG7e1ZsciGUM8b
xowZ5rdaAbEc25RePaYZV5H+r54L6UANbxS0RsQ4plU8ArwcKreUWoZy3Uww8URjHdnp/zLRgObj
JL0Mubh0582XsOSwuKEKyK86Sfi47nf/ggTPu57ac8r/tnl0ypv9zmuwSziP7dusVTSQm5Sy+fGF
eqXuriVgUI+Qd68tHYpweE8rTmn1ZMmGvrnja19pxDfFMCTZYtmZio0TR0hiuEQQjBbCTMWMCawl
DRbyeh1YQGrdAtriMmCNHFD/kyvzeGwUE11iXJQl5sbFMH4wTydQCgVuGTOjIUk5Xsd5nG3JMOoB
V/q4DHZ4pApI+Lb1G+F/Jq6/rrl6YuOXNAIywUvHkvLhg6VvHcYBynDvZWLghKPB51zRFfrWGa6j
3cKJeAfjKikfH9LOJpUIROTlIhSQ43oziXKz15Z1cXlmYtGogXsz9RAbE9h53WhAcrR94n34i+c3
/+zkneO4podSly/FnGn4pqXC5+97KglQ8N8d55jwRapiln5+e2c1S5dxCMESx3nl4YGBPoJFKjcO
ObnVbt2WaiElhk/mqLOeQ9odv9LenI3a/D5WcYDrW+2zRAhVR3lQN3Lz/DhPS9eZ6MjIQ2NZ4LK1
vaFYUxbDvwYQ0tPFoqKg4KkpOK6DUx6ZsTbFvd0/W9/e/HppJrq77AQJaTm6d6nwzD4QgJddKgGo
fwcMTgIBwHCd5QNrexw90xgBS1B1Ne6JxNLi4q+Yh3FasVPls7hu1PXh7la1LbHXqQyVTH0wOR4g
FZi+fEqacRKii6Ep8WjfELpgrjjZA7BpiXMFY2LYmHR8oPOg3LIGw7DX1k64W6d12frl2v8JmnEc
SSysvgfrC2HqxK56Wqiv4WbtFieGSTh2fXOHP2Mo2WpZDN5LCQtogdQl9KZYvDmAOSeTlNPuyDKY
i2pkGpLZ/YKsVQvnSCstqXingtcYuuK/TVLkfkXkXZ7NQGL68ZzU0fN7PqmlqZ/VTcmDF7zZSAse
02OTrAsAXolh2EBhxjXsLUt5CZ/OQcnR4+TwVSM5IxQzplgvL25+NQ7DTpIafOh0c364hzx/3Cgp
4Q83krt72tGPs5Ar2TFkFS3WD2/c4sppcUZIOjEP9DoEA0q8D9Y/lmdQ60j8BYXKKhUpc5u/WIPg
+phssgOVeYcJD0PsaQqGKqsiKjDOCaQyIqOTZCl/x8GC3+SlBvFrJIjuCieO+5p8WsjJB4yrlkXj
wORzGn07ieKRwB73kZGfK1BMI3aoI+dyCi9K81jyV5U0M6K8KE4v8ZNwfrze3KqpLUg8exGTsenP
jizVYR0e09Wib7RiYi5AS8MPk3gl8ZjaYcarpKbbQckChCFOCe91toRS+L8Z880KFLbNsIkd/GM2
9t5r6bL/DPsEmDKPKahc6QRqlGQMivByhMHk2+O+rYFzu9EFAds2kGnwwnAZW+mmkpTionbYZAI0
21+CVIuVNiuTjZLAvYHlC2ATCCCgcROyJXaRgfQpNHiflgyIDHRYtuf+t/iPa/vpPvAiwfY5E3tD
LtAaRxUux2GElLUmwL0CtzOgKNT9LnLml/fG1SOSkxjqa5RXOrWrM/C2NP9ngaDFNDRFyCreROV4
LZokPK59P7FYJCpeTZgdhSWO7Urur5dqKn91/K4M15REQOM0iGOKPooD1CXDvioM7ojbL1aJjU7O
ficbmOuH366nHjBdA1r1k3jTcK1T50tQUNbaaKjcOG51OSCVPF2Cm90pY1kn0UXh9VrjkTMOApsC
eB4ILB00C5ewee8u7h/ima9lY0rd0bMIF6pHTIyb3+dLFf95l3Raz3IYgiix4IfNiOjbyub5IEtR
uW5fxrWMB4qzJq73bkXj2xgI5cbanEy3VufAmeRUdpcDaer1TH+fFRp2Y9I1PGegzVfTmNyglk24
8ZlG99l0L8zNqurtRLle7XAna6euhlR/0c+5TtiDhQ6QAki+yZhEYnvCj8pKiXDpo7PWiGGPvEix
arF6kT6+lGGob7kgI3bdcEXOM+K/LVqE08WyJxLtnzvV1Oz3kkgZNbndJXvrOdYOZ8udGJl8WP5g
oAnjyzF2IkHPLG2GOB1u4TSwG+H/6Gd+Gv1v+9BImKt1QDnnQIV2pagQfH/962CwI1ZI4SoZr8uH
MEQ0VsBJkNF74VIOagvVKkFaL9p9Z96ZeFijgtPHaA/sO6q/zW6Z8H6WHKW+jrw/jRa4OqwtGEBh
TdepUz+lFUY3S/EpXQqecPNVqhtLaNN5C2FKMl8LnR91zGK+CFwADAWvOTYH6+w77Hd/CRKHCY2W
ErDBb0Do7B1X8y7L2N9e+6kcTbdnoROmS8loNEQpoc1FM4i0sgDxB2W9waiClCUP0wApVKgxP0R0
sokcPPt0DsMaZT97vhnOpYrnxl2vLG8QDEU0IeJGB+lvCwng3cxP7g/tvi+gjhfgZQmbg0Asp+9O
nwC/RLYGwrDSJbqhKhhu0amC3WsSkQhOs4HEty6ZnQoxZ04zZW5KHS9vosZtf8DNTUGmfO+6tGAi
p0VXAJ9oEtRdIKlb4uwG/EcTRqQ6rWFU2oHLxczD0Ke40v/vPogpoyk/EPYSngpDqC4bvc8r7STK
YTq8Du9dBwSB1AGaYwUf/KlmqRvACx/sWJTMu2UdUlFM0gW5NDTP2x2A3TsEg5AkgVslpTtT1xPo
ZrfJAEAxFnMZe7mJoQiPD0JzCDI0JWT12h125Mbf7DAJpPCxgyNFMT7XU19MERwEt/en0IhL7c5G
tHj17/qXxsY6sn6755aKUTpym88VVjr3vQlai8UN5Aiw6uefabejdJ1jog5o8Z4xWWqLpJcXRrek
RE+qt3IzlHovRVrLH4pZSoGwQ2wT/gnjboWHySWUf537diuzSuEJ9r15aP1GFhHJ14tBV57+QijF
psAFv/1pWqNTefuQFsw/4IUXFQi9XYm7XihfFUvLw9/8SXMLj00ecZgesj2vpTn0amIcbjUyTmI1
b2oh7es20xgD03eIxO7vQ69oYXhf8MhryXEnclUezHLmBOym+qpyH3ZCB8DsPoN4v0NrSVuRLhsX
snoHXiB2EU5MEGzF4JCNiaYXrNPlzBOACMslp1gz2kpafuUJi+1Ht+nsX5luiJBADavqfQdxODyx
FQkw0erbvbJ7P+lxslRFcygkXjDysRaJPHNywyTP5t/6WWJtg/9H18GVpXX0yJ/ivfvOd3stYNiR
8bKE24y0MS5xCBTfHtRBzAFyOkdh7hROxLempzBe9DzMgiBdk/Tt/NjkCGhbHiTQb5MO12+3J/fL
z9FyJlTCxke+XMztox9zKz8CkWMAoyg0P4JsXwXAVo+owB75S3MZK97OXrpEVOl5EbOq4zUHCRF5
ohuJr8ypaKfm28dt1juLA5C6pmq98yuD1ZHIYKwUcScFK1CV0Rtw8LcWyHuxoWl76S7m6cnqKpEh
wTYIkJ1LDsawJWCIRReAVfJ0a80YzLZeAcHEg/+NrRIaJvkw6nrN2LN/ETX2jFoLJ0GWIoe1kd/3
otjmA98+JIltsvio7ZR/21qPRCaBpy0M0nAxLjJG9/gT9B+EEpnoRt5r8BORY2QomHS8r7ymXte9
WBD4L+FxFQX0aJttg/9JHKEKHLy/IDD28PvbQ9ApmWOY9sKSaHLNF40v3Xk11bSoFu/uOiK8NfEa
9dp3me0XjM8LYVfnlaGGrAb9CXT7gZhQRpb1WWoUp8DalouTG/oawKWblUSEgSzYS2OAoWJND3u2
BVwWcPIWFoewqEDUvIUFui5drck42+NLjDFY03WoPqvIVzOdpKM5d+17AoeDsNxcvzSqOcqUCvQI
JewwTY40CCge2k3GCBwa3vLSVGAo5lDHHIbvmjsqUPPK99vAWC5j5UqqHo3/6gLqMiFR3T2qFy30
u21jYatsklb5m7Q4Trvxnv4cWobQtGF2JO+v2Fb9AEMLvyIkSTEBDb6FLfYYEtmuSRh0ayUZ2uHr
ptjx+oBiaA9Qw+Y4aZhxvh+Ohz8o+Tfu1ziAmUQZehjK+yXAdI6OB0RMRdmZvg1oTIiF9H7wCeNn
lI9hCsz9MRhfNljesJzTr17XeYs1tnp/0tlLshMJMQzSgrDCegGiEDIyq6WGB7ruWTogNGUycVBY
DNljf0hmGtMCnETpQyFjaOxBWqxBt/pqMFj1ieECwdBIQ8WgwQvOA6tuof2V32BDjjrquPAHd9As
N3kuQpc07sUCdtpy4ZBPy31FLHiZl0tAs5O1h1Br1H6vAKjXuPL7FfjSabJFXJG8ou/NI8EA1QxC
OFY3yqAzZ8lx8QYho5tkG8Xa+iqWZ7fBhAQPQzD+FDb9dU+SrLMU4oQxWqMNFfg/H/CUu91Hu7NN
f06tEGuREPsAE6SOkU+YGQ2iB4quav1acFFg8I08qyDN+j9ryjNxxwxlAo3ttsuuCP5m2TA9chHl
Ykn1ac5mqDmb3+coQLA/X5LMTh4Wkcec32bj+Tzb1xIEcCUkgEVAf/JX5j3h7oqQGUwxQNkPSzbr
ozPBSubuURQOb26/ROusdgnooPJDO/TuEQgciG4q4QBR9f9XqdcIiWooaPjXnLLucrwG9xOb5zYT
3I7aWe/cE03LDAYO0Ggf2HdX7awvNJb69rEGykw2e1DLP4YD8T95DM7kXThfe7siq55WuA+FF5gD
5/sL2ae2HXltevQ/BbfXAA+Pd+ekpkNastROU2XtLDP9Q6mZkpHBVt8cRD4bF12ja6ub1l8S5jWc
CJQvY8oxx3qCz3OHMG2kYzoD9niI5RVBxguJpYeHiHvWwlgESTUVqTHWWIYubUCfLAjM/akoEWJ8
iJDuoHch/QmitsxP3Z33Zc+j3UAy6d/oUsz8L0uhWZhWZJdENr8g3kYkXpYMXDKUrvuFzG0i1PWP
ptUGiZEInPPJDPUG1P/c2j/SUi35ZdxDN4mrpaSpLGjwoq0TW1hLSbX4fm44y6nZGB3J9Xpc0dpl
81d2pO4OMCKQEIKknw8cvPvart82L5Kvoxp/jmex2wwfNNWWoCuZ48TH1YS207/fbLqcLTWhb/zV
cW6m3joxdFFVRgDQhd9BjCjacl98Mh6ODfjZkM/krKnUjNgwlRuUY8vblgPUZCsnuLvRdJkfHPoJ
wz9PHbl5ixbqrx4CzLyhDZWVpFZMol1FlDToANu1e9eERsRTPXOxwkMs0xYY32oxNnOSK6NuUMJO
m+mw41MXuDBPZ67X+CLevX0CTTW7Y48//l+cuxrABcV8bodV6mcxI0q1N+ajGk9uo5ymeXBK5Ko4
tP7R89NjdCJmjX2sP3gU3XfJoHd1hozt2z1DKZtJZuGdXuJ3sTWX639a+HG93KnYIpACKybtO+fI
9YoRIwaipPEfLWSN4VkfbWrI8kJz/rBmlw6Zewrp/bjZ10bJRmZDpyFst9c8BGc6yUPfxmE8GklK
yVDdOrV2hgOFQ0/qtzq8UrsPD2glFYE8K0RvNdffzYRQ/NYCsZAQINGUh/u4vMwZfDmnJp3sruxy
Okp77FbwQKjHyoGX0eJ4BTxnSuID2uPqa3wmS3CzlN2SfL+OZuBBdFR8SXUFX5fENFrZkTt6sLij
m8OkuxHOBIHHAlg2+jk0+VvJNKObUqJd6Eb8V+LTDxhmpEA6pyGzaPKg6zJQXCExzd+oHK/PYWd0
8hLV6oyScSKjq0XaMY3t/VONrUBM3PgT0n4bWqZZAkKRkRBcnMhxq9BNMj0MwuBoNdAsE2I5GPOy
+RjfJRWTKA22DeM5fE0RHajBexFIy+byH7+7OnrgLMu2T7cgqS/sowNWDXg84M+ZVkjjWpzxjrQz
5uw2QIsX2EY8VaSD+Vd6r/9EkBroykwxgnkeudfc2FmsP6/tBS+EVSgzi0oIpQmSqsQOwIKYmvzm
Cz54+I1PpvQxKjgfEXLQkbDECcWwR61ESINfm7LORyYqBRNdlf1xM3trBbutNz7jMSaXglKqRkME
AVCv3dEnGcZam0p7vocU7t9IkvGHXEn0XCAilYlxxCzOkUPESNaidUdngqxVzAUJcrDXFGHJUBHC
BGJL9qFK2QDhYGeDfujGnIrMDKzV2pKxDQrgUO5yvhSi3Ob8MnTu5wxg4kEUsWFGJPuaaNvRDfQP
KKpa7UsSYkMw9c78Fcl9Ob044eD5Q2d6rF2doEjMk0PQFZ7S1wYdu4FJQJv0CvxalZIW43QTvqEH
tnc3ACDcaauDap1B6lPF1Ev5UQHdsGv/IhoM1p+C9W8AidPg/GTo1LW0CepaIGlV8ogpFA8pwQTW
0y3UkpzbWwzmPWUx34fmTYWrXehywg7stg2sHX2o+QPdaBGZcTrvgytS1BntgxYVR6+zXNI22R2n
liYhJE3q33nr6aMRLfvgTirFo1DNZDnHcnVgOBwJq5e7upgaOjugiZtS3lSZbWwUQnpr005T2WR5
TrJvgAad8akgS6SqnS+48aIzynRYVKdmbo3jWSWis7S6fS1WPcZcBX+FIRgPDpXnZIbgQa7gaKlr
Ckx9q7Ioua20kcZmagUvm11agYFJpuZagmfw8hSSvHcpmLE+k/nVgbEXRPI1a7bbyJ578Y/UpFsY
VBLNQyH8xNVxBbj442+nbQfvZZefxvteDqsSndJ3AXKmnHS0zOGWoN/vMU6Fa8Y/wIEyFd8wIvPj
/VOV+s2kfeoiIJBK8dH4wpsqoVfQ+/WwVO7MkcfBOJ/UBugZmcf+U2H2dLqkWfNNbVejce9TY1r9
byzu2w12NQxkovUqBUoBE+JihDo+Exxfv9bJK855X4iT1qhuoJUNnzzQYOdq8ljtPjoiUCBebNgh
4UTyMxkw4km/vknMtQWZUCrxNV+Il64axRg9dRA3fYROl49pgHKn8/YekGZWFEMBtI/v0kAlBC2N
K8FN4U3CHbLFaDQUGBFQnTP/YuiwT/lBj0CvtjaDxmox1NLRf5FrubGTCwYo3tJLux4MMg5kWYld
Ue67IC+TvYi25ALf79CiFAJAuZF7XMaHwpysI55Q/JSVKXHGDNAejQ7Fkp9/hoaD2XuyU8d4Ok6A
/wh8i7iZ1weSjVmYOvFFNFUsPYn4nIITwONFtIjYTcPrXq4cN64TMWribm082aUvrVJj/Yh7XN04
alZWcosyvGzK9gXEXcxRPVlBuTH39TJW+qZSRxzSmNTMx9wWogLi9lAhwNm5/fMGZ6TvhFVUPQBo
GdWkD3K6ild6Zd+1WbMAG6lxlJC5UqWGK9tlbWXnYIxuYzPK9mUrPaYJUA8A6U/EBcZekRjiwMwC
hSd67Z24uOVCdL8R7qvvoWsmq8WslJT0rqaN86baII+WGb693d0ymFbtNHbxpx852MeQnSlYY41r
aFrrcBPi2mqzyh1juOxwmHGRyEHQurxkMSD7yuvRt2hxQxGQRezyH0yiAHVJWq/v4QfvAVfD1Ujf
TJEeqWNs6bGad6mk9WmGjIpXNVkp5V3e6Ir7cDGAlgJFQhON01dx88FHAIMMaJhseeYgVVpWo6LI
69kyCrHiNkEzeGnEpbCODZysO9U3J19ggRVYlJ6EK2yX+vwaZD6I1D4Ji5DmLqwR8I9vVAMddFhL
lXzc2VWQEkQKq6gsRHFtgIr0Ohro287OZQdEv0APBY8PikxCohQ3d8ugSOYUhTQ0FXqJyQjwgh7/
KwItwpycw/Mc3y/3E2ak5F5b8glu83PJnCDd2v9p3xI8hxHlS1ZkHWQJp+D7+seSOJkmFxVsn4en
B7teec7TorPh+V5UGLv6KnI6GwyCedbtWOtAAcIKFMuc0ciWlTtP9/fBlVBrullBw5gE97ITGH1h
j4z+b2yki7GFQZmEskg4rBzknxDrC3p5047hoOcTIwDs7KfumFFbb53KCI8aYCRxY1tUY8BLk4z5
bktxjnE7Q7Aap2hptscZJp8y1UZcZMoOfvRj57yV/14MyOqy0OCypt5FShbecUR/hunD41xIcmlI
PZIl4l8oj9li4ZMmztPihiqSYfNaslb+UkS1n9oY4Jkd97puAfeLapZfAci7sOu67ydo+2VZg1XI
JHIIQBm9gwyR3/USTS0a1OCrIrt1/qVKCAmIA1OXeEu9ptKZriRmFLjvw/Fp9bk7ooZCqCKOcsJa
vmcs8I02Wef2vJqfkdeA75RQEl4uoklHsKF8jo61JR2HUqzeiKGIMLCJdQX8HcMVyyZM8AH8+mw/
FLLgRAuryl1L8ixPPZLRbuz3rFgAyegDxc0GBwQvz9ODHUdH/tO12Zx8kZ7Sgs63d1GbC1SevqOr
CEL7XS4d1scUYH9exTugELgCFPqMBrO4+9Z/eyoRwFYIv+Sdfmq5uTHKVSW/N1nGgOPCKtG8eh6A
YmkwvtzUNm37PLPTmNVuw4y4Xn5M7YERNn/HW6F/UPgkcqyg/ATOxFSenkQv/uslxixMNL0i4p67
LLylOID9bRJaCvmwQAJzBjdjXCcORvyPTtweRKCRuwFISrpCnYYDWAj7rc8dFCzY102sBE4plCfB
RyuDvDapHaqss4GEQTH5lOqBdvQ6eKRwNN84GONIF/EaCD1SCVXC9ISrf3UcgbvdtvQn13wLy/7j
HWuDdg32+M9sq52IScKxJ5o3oid5rxIfqOYwmn8cprQSUGhk9/cjkhK5B9Ma4XmDVwTzXXtRIjrQ
WoGbwERkV5JgLkFUTPclZ4AtpV6c3CQwkSI0Cs2Us4JfNz3SNcds4M/2/DRNu+KZE2l0vtAjQaHs
ZwVuhKetwRSR77qzNCulXMBXboAQDG0WnUFfeKvYsGp/NmRQXCcS8N3oa3OvpTotWn8AGvh8jXuc
dMJmFerkbcasaG7PyP9pu/65O7EYOH5jd0xHOVBCjKJGhCyQTEtk2ki4xKEEu0HipNCv9dNpp8yk
7WGToVOSeuhMQs7f/RXQbR0vsX+As6zSD6bq/hSNTOj4x7nxcOcRlm6joxXWY2l1nsQgguFT+NbB
MaclsZS/AOO9DFuaJoaP5o2NhCl7l2GS74rFOR9sqy4x7HVCu75fAU53Kn51N/ZVyfnpvh+HDvXV
q9QNJJQJNGaDWb8QLxJ7kSi6TAD4thQWCUKmlrj9V+EqXmkW4QGzQ8mPColA2Sys0M1CnP6w5Ml3
LH4wetafFbDHOwVjtgFzP0FucEVQeBb61SnYg2tqQEdDl41QPBPy8cWPddCrClHaHmAZd8ETaqbH
4ORxRX/HARdIw582Vzy01WfvSU8gOxMEktlpcWWh+1BsPnoO12n2bQVTEmBEggcZJ1LH3y/MZZ+r
T/FyXcIrNO1JJ0xj/kN88XJm8QlintfsZOELaZN2VFaM58R7yT9+KMXc9favGw+mmAb3S8uNrNi6
/phC3WTvy88DNF2j3vRnhnGmqg4yiFwI/jmmuxwOtuZf6hZItaI6j/fqM/WYFBCmIQEFaSunT/rD
HloFXWkO3WCegvWt2mx8HXLRbOikhCUvUobqiViRk79cCTJO9ELcg3gJZEsfpHrh3uwifreKG+qE
WORiMaDQOzOt89kxv0yZL6G3Ih2vpgEWKXAw5cOb32C0ll5DafSufTbfio5YgLAwRruzlsjXbGtn
bI+Qpp/K3vvOxk3xgRs+sKEtoEhHKd6SvTelPMVeAly/B6Xl28lw06gW3KigMcJEueL4D7qX7Mh7
mjBEgc4KlaHMjImcuBzmSEi5eILl7ElfcyeNJGfhpgpAqmDbu63/D8+IbOE19xmZgNGydM+nUC21
QMBDgmjp6aQrx1c+cN0d/ObTpscHC/3jDOdzppoT2G4fxdbYY2sBy8BGt7XM0A+XP2/SBmuMZJ2T
UNtN7SFskePu8K/8Jc7r2fWSdBJ/lwpXVBwexabs8YVARNSe3OvVyGlEybDdGx62m8kFj19KTldM
UxK5L7mEFHm0pt/fAkLeAqOZwwRtBQbFLQaKgG7smGlazypoL44Et0CbGAHGOYblV8Caf5AdD3ki
paJwCAV61Gp1+j7imGPloAjbnr8Qcz+kHAs6REwoUjj+C2fUBvgPAsgEuhzp2J8NVPat6qewvC4P
ULPLjM2UvhGE9OdA7kyiwT/uBDqeNnpGqTzzjy2Y8DJj/9Ybg+a4su0wVufhQ1Rg/1hYVnKaClTF
GBZJIkfMYKlmj/iPoS70afhivn5brdJlVMV33CopO3c/POJSRyv3Z7xzC36qnfCQOiUVQIFwlIgs
PJEHffUZi/rYgktNuIiUP+mAnvelntzPhP8TfTTIyEbpYEmvxDKw7DOVdyoCkDMW3r+cPOC8YymW
umNxuy3pwZx3Fj06UcstlJB3Rs8xoUFVA9ucx2orVmyLJA62WWkAq0ITXWwsR8QJ623lsSIYRWxl
Ey+hSVWTJOvdvHHvUpNj13Devhky2jWAWMXUib5gywOSHOOX0DUlgYRRyB2Vz7mcryjGDiX3l8WB
JfWBC/nwp9SmaoJZ7iIhSImo/M9hKXcT7makBqSUf7o3BxiOb7OiCkJ3JMfkUJSh6fYIeBl8bMp/
Vj/EyQaokS3aoAPH2hkg+4+w8y37wahnwE5WkKYXgrVAs8p/loFAX5RCiH2B/DFV/0jcLKd8r1vG
u/MV5NOuPc3WlxqgCjJQjMyWmueWKx5Gc6EGinSoOMiRES3/M24DFMfGRpar+pO329MfWI+u3dry
xSSzpFcJYIjp/xlxrdm9baUOzDhzj34Up/O83OepjqUNN5LAeWd0ZqdHSxRc95mBwG6bGGUUZ8eK
YiRLXABllF/B7xVIGVszFB2lDgAOA1aSGqFRcrP1Cy3OopG/9h0T90iNkGzwxMv0hfu/cphA5gry
feYKyACmdkYRn+a4LnPvBXHbHoX+fhlNQ6KdHMFagtSvXZu4GfxgUXuEhj3zirVFafp2ncTqaFMK
rCp1zscn+Nq++d3Vcnl+BXvhs+84p8HE1qmHm9AzfK3yvpIMTxro2Tc+GN9DIdQBvAhX2Lp5Amzs
YqJXv4DPOsdyGuF9ic6EschxJH+6/OypEcTK8un9ux7df57nMHlky7AlvNrkD/Ty7PFTk5r6/Vsz
KZbh95TX2uog3MZM+zmSvipZVoQF4raVNWy9yd6B9tPaa7twiyJUEMb0/hIZ+YGdYXYbiEnKcyDF
hK4HmRvDuB/IJmPpf053A4Yj+OHtEQcqYoF6EJntLWvFql9smLoJD7jSxWlBGUFRzb9ppGGVYCfj
ZIicixVYpaGpaApsp+5xry7pU8sHccxVcTsK0RBlE+N7M6AgnXAJGAMZdl6g/nFD9TrHorc91fKd
7jPIOTSK23wCi7tgeRVVOxi7BxtqQIB6YhcBMq7qgaV+BHsRlDHcs7eeVhXlIXksM4f3MFZ7RZpL
D7tRBRY1+FMoCpusjjwfNKhre3mkcvFga3O6JyAw4LK+BDkL4tE6UpcbZ5K3zmkPNIev62dwumd7
ixNHs7nZu32OBmaZxZpG6te0PMR0b9+RMlgrW/PU4DIqYQy/qo+kfchPONmgQuQJi+Xu9Dko1qxy
KfMpjL4lbvgRovuYavGaED/MTaGY561EocVG30v398IUig0Mw4RQj2McAI+bzwUjPxSNuOokHkmZ
ySCqKGnWbZxkebR99pOv3sVzy6gxNSX6pv9+9K2Rlw/n3gK/ZXvV18c3/ruGX+85/c1IzGaRJHwj
eXj3ztxuRNN1+5hEBWjj8jMfiBUP3YJbSQ2UL4uaR47Own8WmN5FR59LbCncPddGPtyN5UJoOBwg
8IMPHjbkc/ymNsUR9Dw/Nj7g2vbiVXH7W8AM6Km6KE/KIfgPYlvLA3lAx4vSDTsQku5Q0xL8ejXh
CvImOrwO8qGLyJE2myNwbdZ0uwn47/RCTn685g5nxDgsMsgxYDR3P6tur38c5jFTaskDN/QNv4Mm
CYktZrE5YPHbnrPJP3t1dt/iohRi0eTI7HPDRcyZCMo7rj6bfe3ET0PErAv+ooicILu97loO/h2z
2iwN5K4kq0OLnhB77ydsPlF/IldDmYCGXeDjQLmolMNiAlGnVc4EJ2/sL3vF/v+e6qsq5gPKqT8B
Lpxeh20HuBnTqkHv5rZH+KpfaR0qvP4ZOjeVPdnaqXstZ0i4dqbgMoi7RBvkgy1Skc2O338RelyN
0FGWAd49+bjFLPicpGHUPS1Le/LzH/I7BacZF0yOH3D60WSm46B2z6Up4jRiBlolnYMGhe3p6oBF
3JPCcF2e7a+hnXgg5WAepzaBiRKcl5ddZgJGtFQ36fhegeJm6tzX1U2bUxNLyv7UA0PKt00+WAn8
QJzJIHRlOkUCLweaDBUOwyMZJNE5vuAqgZ6Zo7vFP8jkLsE3/RJzDQrSLxVUEG3+S7zj3MCaDHBc
gRYE9oMRNqD5L8k7PRx1cO8fb9dHc3reJ+3kWqOv94qhogBiMGJHaPncFoF5gkSxpnSR6HQMz7za
0TvBnQNc6t9z5qcD5H8zxAnJNhP6ho/bmqolpB/up+Xu6yRb3PIRpLnuY8n0SAtaa/l1w8ZdEwXT
SP6QlC67QZ6pvHhG+5cbrfGhzM1P2tWUI3iSPXVbtRxqYFfn4oF6iqhR1vAH35+8RfAjFPCMjO+b
x02nBmEP0fG1Q3yN2hjOAyzO9EQ//ol4NyuKtUZ9rJw1uUL48q1U0drIoYEW8hOIRKhLgvgkN4xc
X81XuIHM1A6D53mZvpHDWRh23IRx4HCp8qbT5m4aigcmLpEDZvdC3ezeh+b7mWTf6jR/3rp2ao51
IzkuyQZRyTBuFWhg/Wvqzuf7HDvtBGmPyKlVNd8SB2p0B3lPSzXyLINcpe+4aEq24MgvoG4poceY
LtCpcb6pajo5RsGsLH95wFa0Z+Iz5eMvKJ0rH+PW7o0w2aGxLJgLoVdh4svAPSy4DxgMSu4THJy8
USyjUcSHSLTl3b7nMkT0DPeq1ej9blhXP8ls+vJtLNlJrnCz7Ja0Py4hlj3OGuJZlxGKBKPKC9ju
tBMzGTodGAbKnCYrs9ySL9ElAl0YzG49wruloXlIqJCFfHBYzpCdMZXk3La8+HZ/1rzYCvxRl8co
I/tMoF/OlaQrn1IcaMVdqOlI/tPfbaRIDNj+w1XRSuFVFjS3GVUAD+f+K5CUeLx/wNyrwD8Iy4oj
bk1NpkpAP1AxvgIz7CswCjZO3VeD9WHK28XFyuXdj4mPAWaONdxmI9XxWuLKD0GeTpG0gwlZ8xXJ
2WsCNXMYHpSoaHxavohFoCuDECfdWHlRuXiTYa02JoQvWoJ3YHVbRdjK9TIHssKPZT9DC75TqRYA
egEbiWHIw7TyFUe0eX3mOd1JLDgdCgCWHFLuGZPfVMGvtfPR9NXHYF4/AUhmg13T2j+q0BsaBJw1
vlsfefJRQhQkX52yUsOaw9yCumSlyZM5TPnPxBzSgnuqSpfR/n8YD1sSeQNOQIjZsE6djy4PJrNB
lats40FGuffZh6+TbaIVEbnDqL7STJbGkKbY4HDMfRcu9O71q8bQNFHBSNeB5Urdp8XPa5cdhx8U
w4t9jyre2YA2QlEY+XxGKSW2+qmX/OynrP4HsVoyQ5JEgVHF9eak7brjK4qoCX+UZ9SAGDfb1pgA
H7s5snb7JvOJZgZw1og6Pfjf2FwBGF3cqyZPMyQYFpl/uYey12glE8INZA/+IlhRYkPqW8p/fb3E
oMBXTlLlhSBIMMpFYUjOvBiZWzapiOq2z5gp7b0tyrAToSBprM4oTcuNbG4eOcaV6/upcCDqxTpM
L6YpefoaqGuCt5lwxYVJueIBcBtZE3o1Gw4MjQdRNj99T1fKh4+i2wCHoF2W1r0Ve7edXj6Ihi3e
ie6NsHwDoGKOD2298Hf5mZAT4ACsmDD6jWx+1mrWRfqlgddCyn2k6usrzy2msKljSpLXIiIadVdZ
Wn4Cimci8a/i7iZTCmLn0CAMJIAFI71IW3o4NSFb0uyzqliwNt3VAgZmMD7vpg0vRzaEsEtBTlah
d5guUeegU8ry7rgSD17n8aVJq3F9k5BHgTS5R1mIpPnK2eipO8udgHxvVpLhsL+u+Dil93RTKQoi
db6DpXfyCmk/lNrIMMEd97qXvrKqYUvprKV98FOdQ7jWDgF10++Tss1p2KGHIRCCbObk++yxFSi2
/a9v8Ku9GB3iNQe6PqP8/7mDka0zVT0+cJeeWmxP0hmMzLKqQeIsqCFRCGrKoTMc5+SiY4Ll07TE
joom4Y0m1q/et3UZFtCf1Ynapp6eo57x2w4Xl0L+YsX6LvuIqJmqBXqsNIjVV6pRmw3YICKTp/Wt
z9F04fgIk2hbKfjE1AWHBh0FqLu7CPpR2A/eRc7rdtt74sE+7Rm6xqAUbMlAh4XJb79LH4rFI7iR
vURENMd6xrC4zl5CsnNoXEo6dkn8buC/LIVby27m3jvtTfi8XTpIyspCUHK9RQcrsBIZzwDsuAY6
Qy0X9GaLCW3SDDbfLCBYehM7ChOHg12WopJqDok9fo1Jr8pb9V/AGeUWufIKDEoGvQqZ3URliGDK
hZ5aB50sii+daNUN4GcJ9qCNEdKSTAwONk7SxpjVzcLNLN31PnXdBh6uuVq9mKW7foaV+Lm5cRUW
FI2AN8kdTtA/c6/zug+uvFGmfFQQsFfvDJGtXCW+gGwcMAAOT7W8eMoD4xLKaQC2H0Y8l1fymyUk
l9GcasghrgU3Sd3GBzWxnfjz3ZsLWH9iPOhS5Euqd/DHcwJNlfh/2zWBMXxMJLFu3d1LrNk76FLu
t6WfhVn5NGpfjfUmIwm+pIM0Qp/OPeJMyVhkg2e23/zxBo9qExzC7wPV9Goc7IObBjfFGU/Wl+nJ
5ikyC/ZTu5PLOlZyJ7vIlcZ0n8egI4PJAAiDPfJp9o7xc+hrAFKYGNOZZmNj03AgDFNvImMnJsHG
nSerELo0R1xgh50qER6AHcSXxvtmbhLYTv8exA2KwGRyktKJCVhwbcpgIPEjV9Ah655WFaHtZMzk
ed2uGBMu0vnTjL5lqTcB4qtciyMgxgWA/18t3B2Eemds6EshLeI4V7MADX6wxFvXzYTNN8Vs4TkQ
1KEF4Jf59ERO5iI6Y3q8L1FeE33DPYU7G/gJ4KlL7/nj2QTd83Qnr8Zq2dJgzdto6rFWStQiKLzC
sh/OcTDn9SdHSuVHkY/c269tTTXto9mnqrx0tOi+CfARNRSTg4C8X8WLgi2h2PiKFAHXRhopPl/K
YbvE6MhJ33JGb/9vGPT3Jmz50dAnC77/9wXN/bzRh2CQxHElwckKymsvqMEuLjFM/YM6Ai5aT2FU
ZivAvGaOg0A6Lcv8jgS+GtpJMrpJImFPKYVE4KEY9UaaFoxp9ux4P06KROOKLj9gcZU20CApcoiB
StuqGkW8zoyPZdIHxgKfM3ysR2US/Nvovq3452VFn7nDKDv5Ay5swei2uFy+wG2y5XX7gSnFND2F
FrUEJ8BF7kp2MTtoMO8IgdOyq4h2O9Jvl+gSucE0XmpHeRBAK05uTi6Hly4lsVGZ1IsX30DhpOUw
epaMSxk0hyT4U5O0NiG9wnGWgk4C16JPGa0pph1v+EDBtSHP+UjuOaEc4L6q/URURcE+Rco0ls6D
MAU8F9Y14oTNQh0I51CQlMok08nfpfksZtG81CD5jAbtwyH526aPvVH86rgevYs380B41Udje9ir
LizO+OhXNIoZo0UqXu2phhl5wJ8xL68zNOTLW8psbvEkdmmzdqDXVZiUGzLNy2+AtC9MsEILI+Rk
2DkXzjlHutVTHJnN/vw5V36EZvNgvWIpANztBIXUjGFuH+FjV6vc1vhcEa02akTUQcDnlavucAh+
17o1gtAMv/AxUNbvIL5XIBRP7V7tMjDny4/N8hi1E5WjBMoXuNg63CVH5JwpmVwdBmOmWpQT0ZBA
Ep9tC4KAu7GhJ0PmHxvst/Lv0/juZYcQuQwUN6i6WtwyZZrBJVsv5b1SiXXICDDV0+cePgs41V9f
FrjI4z3nT5B0Y4439miKppS1iVtXLbgBuso+sA4k59Gu30pyq5uofeWlAhOgPUBKlJb266q07tSw
jZrVH3aH1Nfd1qSKQ+HuxmY7pLR+vUTg8HHnNzy9z6mGKF1UL5I0PICoiheugc7I1wVjDYtYUFL5
tgQfQzZZY7dK9eSj9VNLRknGZi/wGEEW6GGrkxt1ol8NNCftb9UKehouBO+DhJcpALnApCG8PO6i
yhjBOlmj1nfriBwvduLfz4TwOiiPYnmjcXHD3HtvdSYR1TEies/bOq35vYgHnOZopknUm5m7PMKp
rUcN9aPAwIeeqEHtQSO3TjcRyPJ3ngApUbkehu6eeHgBC4X0CKBu0/rc68kXer5W3AtlRbrGAc9Q
VWqhCdBNc6c6fR8RYINFMuV4VWgMHz4XhNX4rvLaFgLNJ0irtJu05qSi3fVkFb/QtefsGlZphCck
oKA3b0ZOGWVJUo/5ZEUxvj0gz02TObrBIcgAquaovTMHkVGeu2Vs5lZC6iVltXJRb0VZQtc/qykd
ITCrcBQJ2DahXmxhDAifN3VXXL4a1RrI1z3PSQQmWWlQChUvXXXpMtVs4tFt0fGfLdM5neG3D7Ub
zwcidsuVF73dzCOTzgOVI2B3ws5qYUS39UjYXG3J+4sRYK/rQzptxMiMsBq/8ktPuW3QfY4Y6TyC
tt5oHcUWPVo0qPWfiI3X6M2tL+8OOY14M/cvS+YlbgM7e18ucXvyHc04i+xS+PoPuReLzURClqOx
NsG7NI3cUo660nlimuUxarHXIphJjdxtb0RLiEMzjfG9CekTpPfUBa9Me/w0LwLtSxyCB4Y79gD8
lf9i0UtnfZIBGFD+ArZUUWKVFgj0vpeV/bUzYm1xqLgE3nLa+5ytFlVYzRRbElvuMkWrwB84/OuU
QoLLF9htvV/hZsKAI26CqQGJniF8iR54d7NelNwkaes4CD3HY/6SN2YkvdQn6YR4REK+0JmCir3V
WEyo5CHKuPpXYLvAVczb+oHo3HMsBirbwRmUEwBNniBjbZ5hhJXpYHx3CxwaMuDlRUjXa6Jy2DQZ
Mgr/VV+5MpJXB/dopCDTVoNaRWY9ZGy8YkI7AJl+AWTncLFYuWTyp5YZIDOjL21FQVxMfrNRYV/J
am607YOFOXKg9Hgknj3ivqlZxXBl9jflme9v9G8/XMOcdvgJ31QCRXrh5L9ry5uvtoyAGHxAfsmo
0mNqgHhOIktWuphEsC4NyDEIaugsxkTGBM1ODgadoU/ZJE/VgwwSGb1VtoTPc6qVsaA0HTMRKgem
5XJtuj6pLxk2erPiItn7/FYQUPsEuOVdU9CbAr/x4hXOVogSVH+KeUwuQ7mpBgTR5fLVSomcWdUN
UXY1lnl7g+anHZo/94GGgSs+LWk5GgLP3lOHrsK4BwFoSza7zszkSC2N4wg3efUuM80mq7lIP9ao
POG7zQuaNipxOqDGiOoKYxL3LQkuNsL+xHzC8UkwQQwaU8+lNlol6x9pd8qZNnrBv7eE12cYF0zV
dg3n2j/TZO+JTaMwF5fJiVY4oq72TfbzItLIAuvSCBtcPdVs6mYf9H8lGfwaq7Tg0r1OMMWOQKvt
wc8CgnbY94S//7DRD6MRDzLjOCFmNLOPvwjAiFJnLwfgEirOeQpM1lOwpGgTwjlVQBfXoi9UIbIl
DVBx1wJqHHtRKPB0t0gj0EUT3B5aOSKcnGo7IBfSdDSqAUArzv7dLjJXR/bV3vMGkAz+P4ZZvIkV
khPYkBPdtHL3xyZYQzWzXMtepVhqvRxxxMC2NgopIgRbAJpl38rS2fzwh5l6G96zwEQCijWlsOo2
GwR4njoo38O/mkOlEgQZQ2ILrbztH1tvXAKgJh8ErlapbZysSEQtJz03ijLkCsxcZBQayFFQ9P5A
wAhocv590Qni2uIZGmUXcILTc8wizoH9Ngic6zS/NDnW9lzmD88gj/W0hp2IZZddbxgZbR28ApGF
e7E/Z0xEFleJeP/Qb9x6AXpYtb8pXFlfOeOvZ0G7FQGA2AEHtgequuBoKokrLPidZH3yEDf7gcOX
Hjw9ZE54o4let6Wj1+WteDTzgI8q+zjZ7jlCUw3lM0/9y3Wd8e34dp+b4Vq8AGOrWNMhMe4/pPnQ
i1r2m72Xf2mrz9zaSFgJu4T2WTrk3KapEuY8bK8Eq084Xkz5GDXPhBaFro4neJ7aSsGeTHiKEIze
kpF+iYcccqfW7aMdyyYOcd6SLH4kNVVukdl25+jus7xE5Hli80PSL3hKJZbm5B/prP+YXK2XGWhB
OO53mhQk8kb2IJZN7y8CjVHf45nnZKJQnnM+9+0UVYYpWYgFH7vFsP/nYc2tAFjKMveAckTgZHBQ
v6Dl2PLiw/Jowxw6RevMr1ueXlDlDcH1nZV7p/pYGl1qZpKL7EOMTh3VtSzwsjAM0X/EURDBWw2I
27zZQ0rVPQpb46DnS4PnHgpsQdVS7cNUo+cZRBa+/c0Au2GJawQHA9j9LSjCnWDu8MmiLhCY6pNQ
DKNRKXUYGppHnwPbrHFmJ0qlFFGBz3mivIM9ygpp2b6sDciwRN8rsm/Eh/esacaZtECUQ2FIvbHn
w/33FQ7uN7VPKysiSW4WL1WOLkgPIH5e30paAPREHymDMoOpgZ9ve4vE8H2glz+B+xsz1npgCix/
ae+CEhQ1oiKSMj5GyQErZ/b0VkMorlR4wUwaergB7Myfu105TpTo67PS9zP5qpsAHLxIMHMoS8r6
d3OnRBkOia8gykuw2+hPPTs+PrponBWrm1wgYxKjOW8zidc0p246j8gebaoxG3fxWd7C1uFbaYKd
Bwh8RfX4D3qOlt+ha8spaPAZQZCckG7M8/00NUKXGozk076GK0I4NYaPDg5Vz0A8NGiFWLgj0k73
S5hWcc8wEDCnSxmodBC6PVDbm5mSH3vTynD0PlfsivP6raEyRwzD952Qdnqw8D1FwF0LHPtyHEaO
lxwSZOy943qhSkhOQ19xJohAs1Vg40hpmYkF48chlONAPOJMNVX313xb3HZtD6REYT6cuJdK2jwi
LQYdtJSv/C1p5O5r3fEtzV6uNUup9VgryQ8SlSpJF7BO50j4nKyp8xVrwVCq4hf9zaXWDG12Si6T
QaPmjzALnC7uIPoNkqSS5MIzscwG+lA94R01KVQETsFUTpd0034M3qg2ndNV0VKwjQet39T/EaIO
QvH5zKKRCSh2qo6cwxSBQj6vI1pc3VLf0vg2RTQCuC/P3OCcoYFJKnAZhWlGBcwgvUkTl20k3CD7
M+vA1pRRC+eiZ7m6uYkCbFww+xx0Wpjgzga6L8CK4S5WRc8mjcoh5qO86PyAUtLJRvBzjMqjML8r
7H+8yd4HtqDYdTlLqUseHeBS3/TTj0P/1t9uNYSVoQtyeLCNwU8OrVVCTOoKiBq2OBnEPzx3afZY
RZA9irrZtVseFmX/TFA8sZQ1EWw+pqhJTRQ539X+5X3LXmzYzgOTUno7AsA4BsriiwmVeF6Uc8Uk
L4HzT61oka0oaV0B0DZDHoLkrTbOmd9yB3uXS1RcYm7M6q8Ggu2li8hUyByefzMkbS5vqcpXhndt
e+3oVh8pR5krxiYvixbHLD2koqAIYprTinrL+AqVKk6bwVPUCh/DOogiednggrTc5uowT144UHx4
ExhepDNQK/7IKTyNf8caZOjc7cZxubfe4tPnPvXzNs96qNGh8FCy/0tNzsNb2FJHfwCWZYDI8cFa
o9jXr8MtFO1XIBuY788uPQAMEUGT3CacQzpJWy4miWq8nWNlWKKPT9zkZH1K/9rZRtFnNsXp3Lt9
LQqBDyFb9Ks+vvwONHIWghmz7iLZ39XyXx0gNXdQMEXiT1T18aTT0b3KYjBUDIbvYDFX59GLfZ3P
pr0l1Y99U5jelJIusABAgByOSUtM7e3yJN6OKCOJWnEzwYbpANxR7PiJVzfPHZMqVrfDk44EVUbR
V7LGQEfOXwhLJ38/ZPLc6PQ/YKiCd8E6Rko46IbKgldzR+fS16vhAjmpXjg2lAMDVDxjC3AsRADp
cKP8pLlwFS1A80vCO3JQ17t9hlMU4CGDnSWVSd5gy0+aj6a4KTt22ugEXgw4dEdFXIb+pOCEPP3l
nQZViNQQCCld2r99wnKXaGfJWpcz3NrdYmIdf6pn8foOgPOJNmE5JibMaZNk8VFnxKBwK2M3ey8l
G+077dx3rwi2+QOLR7aGoU8Sbmhx9zcKAhFoJ5c48Um9hYAcuZ+UTDhFtKhU36WnkcjuT5JH7DdM
2GdhGzr5SgOehx6oW4Te3lZxwO0D5xwvaEMbGqTOLt5/K93NGssq2qkbNz1ImNnTwWeUjO6WFV9v
Aa/q1hnrYrbDiBz2qiA0h5+tFde4B6b5vYdEM7ebq9MkyTq53J6LkuZilt7Ug5P29hftZkzltQjU
XAzbEIe2iolpmkaBtuDZNmFIdNxF+5+9C+Nlm+7zUWYYWO6htAZGImWQFP9BwfqkEGwXgePwUYPx
As5nOKtz+G/7iMd/NSaSEC8jTED/XwNEeEKS+WzyRLEqNcspFPeNahE8H9+nPuSMFOuG9VsJ5WOr
HdFUMZKvZLFTE09Ks54YdCbGveWctcTZvzt3MAPYjoepOjr1MFaZmbJGN7BoOIwnA8n328VGaU8V
UBt15KIT3UB/FknHYOIJuYqr96O3acjsNKjUSiigrY0Z66E3tQZFnON8ctIVq/hSlww2cAxfssdV
nHBQTT77XR6Svy/RS8NBfcZlBC6C7QJCrfqelq3wHxH0m+MS0lwTOv05QYiq9WytNBvJrUMfipyJ
imdN+ZP5EWPf7/KIoly0sRt5Zl/wsfYd5JAPzxblLMxM20/a3CIqqFoo8nyeHT91kSqa6tjbD8u+
i2m+pQDMJt9Jv0PvdELzcq6O//YJKZeF+vcx8sbov0lH+8GSBHtKvmuTu/4gZeT2pd6yxNo66xgX
FlzivzJXKOFjXwgxsdQWapJ/VOVNWqRDsM1X1y8k4PngM1qwMy4MmYM+i2IQd2knq8ahZA0E/XUZ
hlPNI8/1TYX127LbHb3ArPxOsUy3YHNp7A7WF7WlFeJygnq3LPMwHIUCiqMz2U1rHvWSOTLJnjAo
d5UquccO3M67VbDjAhqzgly2iS3WBCqiiKxJ0jHm4Vc6cKl0wJRcOXCBVXequRh8F9+/9Zyqmb2/
r6Hmjxcze5VIsqzm/eF8AVM94kuK3X9S9DItykGD+sDOwHI4AunvS6h0eOsX5ca0vAqvsXtqc+W5
c6bm8FJ1fbJGfbHvtpWbhUpNDUPmZ3yHHrCjhXM8oPmOg8DY97sWPDJYVgMcFE84a1Lg2efL+JpC
xlATqtIzvXtOzIllehtdiKJ/rk2L5jBqJqfkN74MCmj5DEh1fP9lujKdg1BTlPM5PmYThtKh8GXa
SV8VDFmNd0K2ExEgd5e8vpyHYGUC+TvDmEwolijf+hmVFPGjBH8lYfz4n1xuSEinUu1Jmo+lPfqS
+/nw6EwIA1OvJNA+T/c3UI3OjyX/goNl1KhISq3JRTIfrB1sLb0sIkQsLGGeMoPCiEZ+sr3JDeXv
HvhXFJF6+ICp9wyc4Qp5RVBTFx3wSDTMwD+MGI76m9W4gc+39zWZ2C8nsVbnNVSzzAx2xsefnHYA
dRM4LU2ckss0TLZMcY7q4SJozPZWZdavQBVGLbwKnTfcwg/cECCxI3navPdJsXdAmRmPLOtfnL13
mVeQCzVe+kRVhsyWuc4EOuQkuhpsPP6yKLLNEmDebdDYYrmdkGCcFMDrU6vXr4r+GGRZez6a/fYR
Ces1jf9FL/xqoS9xVdkbvteqzOWOGT8r2lHBpTktYc8JEpkX/tQadpJEMLTn6oPeUBd4d7dspdkP
RPdZuGC1vWa7NBr3NoWg5E1Am+hxCs9jXEuqB097HjMzrwCYFaPh/fMoOCGZIWlwe3Yzm77EF0II
PuJxFcNlgVyRQjNsA82+9XzBiBqyi0KROuupvAVJfMYL+7K8tiGMIB0Nz8So3wB43bBLJ4ogXqsR
CcbfkcTG2oLZBmBWKUJAw1Cc5fmg7t71/rz/7wUPDgq8GeJfgAuZiD2wkQElliIzUG84IMszvB40
h3cQVal6Z+5XcKbLxlmqapR/tP+6xozov2aqqZS3Cd5JEFYbHEymBlSm+W+5ujMYeVQsHiyEpsne
Wi2Ll5JnQTBV41qO5SxgI2aqBoieZnVt6m63nPbLq76hy9WjcglsRg4IzqJddFTN4uyQfrUqOLhj
4KhTEbAEdeSLXH1s4Nw0g+0B6XXNNdJSViiRIFa9+gHSeRL9n5pu7Js0iY3sWSYhIIn5iyKhaHBd
+YAwJjmIwvp9vEMpbE6c0dK8FBnsT2wltW793EvCcNBlK830shiWDv4sust/90SLO4UQzG9ZnEzO
LxQ+agJgwsPGYynkw+5Ozyde48zhMiiwW2BWDtnhOWI08L3EPCn+QWg8RzHoeCgvd4AuprGOOlfS
zjsfr2oseS14bnYtIeCl95oxcQXVX+30CLvT61xrkcoVYnW9lVs6DsbfuewKTBplGONUomVdbvgg
b9NbRNqsMFWWZG2e4oyoEWl8eSDJHBuoJhWmvvDGlJt42qgFs8EL+HF8CfhayaKp+UZnNXa8DnlR
obUJcJn8FVyLFwEFzrsO/Ip9LLMLKy637PDu5FL62ldMWN7VYyrwIvdG6kXJ08LnD8V5+wJFLxoH
CEc5stsmlIhKFoGYWp60dbYtTJGtroG3pm2fUutUw8ZZVmcxrKYsqPr4Ghy6k1BSLk1Kftjdhiif
Q3QZ/tj8/DqIL3kUkZpSjGrzoktiYPsk7+A7ulXZhg7vue7NEMVjt7TQeqiisu+E9XnTaN6VpwTl
viE269HhwldWrNtZmG7tjXpjydU26ZyaCyeFH+cXSaKeNKUOsAdt95aSifQpQ85UwehvHk65m6Pi
2+t0LzA/EleHGsFX839sdhKxUBeYLaGBuWCO4CPNzOZLoRCSIrXqNEHZNo1ATKl3f3Xt2Yo3sX1X
JdLOCWX0iz4D5jIVsL7kCLD80mPGz6AHj7xoHGoVc1tlGnmpTV80Q0UpCmDDMpuj1OQKZWhXy2Ld
gezOQzIynjMLSIs/0IFPZJl6ojoYLlfS7TfXUVdkAgP68sH909AURu8StKELiqXU0bhQESD7Xtup
64Fw7MryHiSqfa8GPGCIQuFe2A16Jvb2o78Dsmjfn2u1d9dAt6sSRUIATW3mscMEloJmm7QXodhH
2kKzrNUg4YbEEybRZZ1MXEc7xlT58G9pT/XPCWNxcnr6r/QRv5jV7/ZJXMKSZx+bpcbfuY0p+aE9
/JvNSFDPWIp3fYPm2j1trt2EdUJ3IU7uweiKTyPlZsGIIAraiacoXeTjOto6bVUoTxfN0MuhNjb2
Z3yHAcyerVsz7OmV4uzcovlC2aFTW76Amj28/SD4VYi8lMeVa2MlUWbrfIdQ1Y29/A9yq4F/Ugvn
pvM/XuJ8e1d/6g1HDJcnyw0LBJzjhCgFCfg7ZEqZHe12IAran1aDZRQAlPSExAnkwPemM0RyykzN
6rQT4j+mbtLV9NMRzceV0RDCjgjc7mlJg6wX8VqrpfK9vKYB67uhtrubkFl8O6PyFfZvIfvP2sLW
TDxHmCzsMfOBwAtUSF2qVYuOKGcHtZlmNCIDSgBbwpsy9vPrZTT0eebXOzic966WbXkQBcxwzRzw
Op5dnZLtZ+ELVnJEIOeit3dhyZmhj8gGsgL+6o2ESE+UxdDE5aNQw+x3VuBPDTKZANYtF4asM+UM
vQMvIW8WNXYgp1AEk6ou0oL2NOalwS/wOG7RKU8iGSoPTlM2VyDBcxvV2B37RJcFFKta+BmEeNPa
X0BrU0gIkbsLVpWXKQoNR6UVo1aaDtaYMY5jfxYYR7nEgOIaRybmxgc5nwtI5CbjxX858JkKh8dC
GZPNXuqVM7bbvfuHD2KrrYlMZ9o+NQMZbYKjbF/lETosVl3kAC5LBqfQlxJuAukAD7bp8Knc7O2M
ixMPK7C5UArSXqAMelrOnnW6hryOtRvvpf/kHVUkyIFAshrbqZKBMz1DprHluchPOsvecyliUpHk
8HPUd+uUYzHG8G7BzRwU4L/R/47VNoI37ohZuoshREi65228bWLYNPxe4iMLyZc6rrHZWd0ZIsHS
Oii75LeHZ3uaDXzTr8zQd7RBJB1wLjt+u4ZkQkFJNfVCemQ52t9Iw8tnmolwC6+Vb5AK0XDYRDXe
YMlNVMnY8G3mwQ5Hc7qi4qYzKMg43FvVpWlzHw2BTY9n/x7PBIV8opUwqEBOkqfLaJdVS8M2qdMb
MafGzAl38ptcOUfD7DaqNr8NJLx2dxJ5LqAXgaSXCR8yuyvI7QmeVRKWhDcaO3qjuUmdiddMUHid
THPRhnu6WjAKGd6CZa2n98wVYdapzVfi0NrCLlJ98d3I80Z5YeLYWJhcL3Ig3WkhMslkyYrnK3DC
5x6FB+EXYln16HAjWG9hqrJ5VHoulucRXHVYFFbmkLUhapK0VONTSzfuXTZCC3WNj2xY4vZxCyBX
b87HoFsNnrIDJVW0BoIue+AJDcTAAQfDjKQACHo/GF+2ml42aDlfUYFxyE3V8NsYeFU4h4WzSqls
+T90+bYL0FE1X1OwiLBFJhsKnoRaoDNHmpYM3qwtLD6o9Wk+4/IsQlpc92tWCQMBPYMhnoIHk4/O
MXPe79WxldpBtHT+U+oWaMR7kTntW/sx+qGWm6zljVTpRu8b3c4RXHCXrtpwfRuj36tr/HbZf8a/
grbCLiZ63/8n+HQpKfBpH3t/xxXehkEl3JS7GAWwY0H7O24AG/FXhec3J/FG6Pw4ajx9IdXxgdak
XtYBsM7YjGFwflrbdPspyAtGHb7ubIlnPATEBJd8G65aD9g0k6X4OQ3L9baRD79KaD2r1t0ODfl4
yxVhDpH52SMpcMWUyEd+RdyUuKcoZLayJ4rOdfL7p16umNSTJj9LLIwIKjia+HlekGAn9K1lynQT
khF6IJzD6hhqvVwECu/C0qPONfTDJmvn/vPss78v2H4QQFEYynmgYE31HqhTchDiwe0zH+XfeWjk
el0gw0KcEo1I+vu2bmb1sKhbXTOJNEfVLz3LTBfxJBWkyDvh88jNFod0AoadYDXzXCCpv0uBhFfN
QSX0OhtOf8p8EZeT0/f+q7F+ANpZguRYdUc9VTYYS+qGhan+2dBTRHjnXrBrFMpFIb8NxnLeY+9q
fxus1HR3xoOf1dY2KYkyO/ol1G3v7s7QxAdT6IEBBTFhlw90ZHt4qoH94qe8ekPrhzpny11zwZS+
/t/axXZD1zPk7Ll8BFWNUOlOXwqzVaLA6LfhEwZ4VIiN87MdPiSpvyW2tdLdiUZKbBSTqeD0MgJL
Ye9tO9QleDCn/ZenZW9LTKB80dYEKz9vm997jkEgySQFE1u1rr2XG0LW9aj9a29dof+/hc4xYP0I
V53sdxNcs9N8GxK7UFgySBE2hV4viDUvYFoEPU3L8XANiaQen498Ul0Eho/pkeyTdsi/MQoDFE7L
C1xTxbYyf5A1VItRd3AFvi5jcSjBNBBQgZ2KtAv0uUxaGt8/hWnGdbGWbDklh/aFs32KJruH240h
pi75W1Oozhdpf26cWizJn5GgWnRHKWADELj09UyvMUsOWsfGgW0q83sCg7JfU5hIv4n4WXgtIW87
6xI8TLoWlj5ni9nvFFPTOfhShF0G94PqG4eNUdksTcjLAN7FK1mHub/XLAW0nPeXN7N9SxZ3Pr4a
EHUoW47Sg69Y8bmrDM5nlqRAvm3oMvqQxRsx0ffYsPuBq8LWxHJ23eCvih7rHiHPHfw3CaSbLkYm
ZmAJOdgpOq1ceG+MLVvQcApAeOLWhy+2u5vnYJUC38+zfut6jM3ZhzZHX+jcVinrB9LejW4wTuwl
WTjLC8+LqLgymjFe8p6A6oq+8yaD++XT0/AZyhvRUqMKpgXjYtXqy0uYR6/y25P9l/1sZtUSEnyS
LW1G6cQfCGtb+OmfDCfSpc/HD8CsHvRZRiS1R0OVkQfStsDhHUwQkqrojqo9dyUIOusADpDH2Z3Q
ClbRKanKQyMvbdDyiOT/rLNiAwVatsJqFozsWmBnIwlbZ2eEJWa5dtaMP27y/hE60rd6xnTKfDMy
Z7yDQ3jZr6zZk95L4TK0PEpLyPfSU3s3f74c8xoOPguRIWJz2po0JrpeBEfpSKAXCfj5UBNjKvly
C5Ow0da1PazZSGmGOu8U0zIrPRDQpA8sFEYoKq1yAsLvwF5NaF1dGm2umogH0XoWS5R4CulbmMsZ
Nd0r0TfP2rzdrnqJBnl/uMxi/hRH3XKAjfO0C4vnTx+zA3tgaud8Sq6qk6HayACliXdDf1Tknk8E
M3nHQthnyFOZotnG1BhIQyphwiCJyMLahlvhs9+OtX6JQ6ZsQ71mUxQCUvxuhxslAPQaPv8TfcQI
Z6HaPkPpoXhWsZTETgJdMWj4qH85aAUuVXUxWexIdOczj188iz5ErPbo57uvGWU1RAdZjtmYhX+O
LfjPwHGPOcQp8tMdy/cn4Wghe/JpsB2d2sKeTXKHACqo6UqaXkkDFqB9zxY0yicg2stSEHxLpQaw
a+HvTGmSPuJe+wq35kQAfs9LVdjgdvlg2eqfQvgln/CmlsJ8X0HrlN2WormRLx26qE1Nww3sYlVC
RPSmlyRW01lCE+y5Og8R5iPrOgo7lVN2LNGuABpMpjqMf0pNX5M5OIY7QWWG7mU/9w/HkkAOu8+w
jxhJ/zgXhlSssKMoODvX0LgKhpY9b6foQrS7C3rY92z7JeQIsW7vkj0xg8VMM2mwcRJPc08Ukokl
6uYtuaJlsULN82gxn/FSXqZQoxxJUNHIMAUR+Zl5+0SyECTYx2itTQKPPYbMDjVeMlSJnZZhshp0
a6pVQZlS+DFDHL0YuicMT+sHUifoWTEfuqefv2ldx5M3V1z1ZAK4n+OJZzbBEdYOY3aTP1E5SRgc
s/E6nhTM6LH7MXeWsWn6NUWpv8fDw2Md30274WuQ85Hc/7BW8ZnjyZKW1VPwsSwuEsrsm/w2y5S1
eYph8aqXL4BaLgjmAu1ZAvRua6V48WwaWVzZOBl7iRKfR/gg5p01IvhDs6aJ5WjTDbl35nE5Ax0N
7M0oy8+8NnPOelHUQrisnVCW73h1wgSNl+oID8X2ZgijIeKg4FMef9fjUH19u8imO/+vKGv2O5Y1
aAPN4VrPkkfFVmUYb2y8ie0KRMGHtkn+PvWiXm+HlJZ5i+F39NmhosmRymQKoOnzuc2motpbqpdo
q00T6lC5qkqKcDORI5dxm55aZA0qL65jg63IVMzK2bt4fCpRX/XayiDqqrnH7uYNoRhrI05tVm53
26F4PCeiF4ebuL6JIKMvjsQ16N2Oe+YPwjSnqwlhSvv+cva1AdGBiAy7+c9pMXsPKHGNCUooZLEW
bozIVv17fFZpjnnMkskILOEUhjDqJzY+neCw6hsa5oXBszbjCP8zUyu12XMKDbdq3nGTp3L0K/45
IhvIWITxZ5dnS0CBZRaQR0EoXXRAFHr7VKdeT0zcolQuJns92M4ic8oeRlGasja2YmeZuiz/1i0E
vou/8jP5FyHJIFobOhxGbRvWZLwRWqFCFuNJVZlV2TBRNpAT7E5bNlByNylBEJxV3M/Z3+dKM8ty
QHLn6g2PrlTtHt+WuMD3jfasMXIuFgpoFgOFtc4OkFeMtH916WuyDRIsUltvu/DGJT57c/jg/6VW
bt2Tm0WuUmP9UpTNNQuvFsr//B/jhg9EFdu5xKkVdgGWMy6HEwmkBSbCwrc9WIkudHUE0v0AQU+d
5k3+8IKEkQ0oDdA/zQ55dQXif2RJyABTR1l6cIBKGcU+De5wjC+zPZfnBR9/Y/EQuQQBkMogcq4x
sL1q8b3swW0iWabGobD94UCN7imXvsyCns3jZbg9drSN+izY/QPwg0IYuXz4mjtk6k8loZ8khy4t
f+sK2j2tP+w38vFrR71vCL/IThR7B0khg2fZCnj4rtmhuAPgWKiDovgBzW64UA04nnwq0avXD8W+
eOanh+NUZON8warLV97PFCxAUQgUQ15LLje6QAGudYhQ1JxV0LnQFfMUebsnVkDZ/lHQ9oRfN4Vb
mm+OzhDggbEuBZHVdnhLkgRD+gdCOkPKtK7T/8/XvkcAWJi8mYDZyM/nnXfELCBoPVOSeACI+u0H
CBKAsnG+4Xy0C53YY6bUehNvE6pTTEPEbQSHJ7Eat7ypTCf5b0gyiVYZ42HAiF5DrIMeZlmG+Z5+
kdheSdK9gqxTb6suOytLaFhA/tqGT9QHs1lP7zf7Q9y0scZAKYxnag6aqFyXfl5ycaNBmRdhxJdW
ODkOHZyQZf5FrIazudXZsiOmlpl/Gb3O3Md7TkE5ZWK/tCEmuhPAHmzeyN/6+kT6ZpOUGHv19GSb
q+vkmgNAceG2f2787ZJQG6E97DNU0Gu9hHmyy/3PubR1H+qPMXV0Fjd0oo7fj0J52XUSpo2af76J
SfgyrsGbwdDswqQPFc/2rXrOL4EbIkXyWxMBj4LvhzEo75OtzxPJsxTh9iEmvf2fCmOOL4xQJGjX
tpC8p/dFTDpNUZcDtLfDl++Ejq0O0JFbCam+j2/8g5bx2vAWb4acXJxpgHpgiw89WJiCAHMiQX2c
pxtpkGypmjLiErMd4Lzhyk7fl5WPAxefZK1Iu6RyqDDMwLjlkDBwBUZFSu1x1xBerBfszsrqiQMQ
FcNSzoEAGvIMS3+UkmGOOXlxFRaJID2eKFMt+ECZLwzYwBqcFC1ka/a7339zWxlrcbXb+DXgYaVc
n8zQswIbB7HaIsPRgxdKSykPVTjqvMg82eYX3+9PnZHjDsedsg2T8psK4rrQbdjR+Tl8jMsrqCFj
NLhj+2Q2NNMS6DMJbwdt+bgZGU9hDt3BgvX2F8GNSUqAA/R3esNc321tUvlfJmZrhvOPm4xy0sWp
sWFkEtKagGUFM/YRFW0L1UPzjt/PIMkXNrYAUkow6nRhr/4M1cYoWLvFs/y4sa9KSutByXeS+Yzh
Jnvjr7/pcJTUIYGoQIfStbf6h4KaCE+5bsQ+ZKiD3cbalDEpZIJBHBnEX5qUcAYMFVk1ByEq3K3c
apYLm7BLhzhgHcdkNOlYY9QHsRguqvgKmwC2dJmxwx40ZAmg/jwp10DqIRsmmxBT8s1BzXWMvtXQ
BaGcmgQ7Vw5yj5vPzLF5AfmBlV5HcIQPFeoGADMIwrHIx2jxk5sWtibKKnJ8LL2Z3leRB+ieCZUN
bLUfqOhfoEn/Lwls6nFOWBWZ6FdnnN6xoZg99C7MP4/2L32EdXM2uGAuPMq4giyCqY5wvEQGlJ0I
Qxibr4iMcQV2M3AqUSurSYVGgVPXi2+se99MX1n6IJKfgJne0ddEAy9McgwAcqll7HGtot2yIWwm
hBVPTvDKOxIgWMKgI4pYZqCz9S60ojnOVuLsbSzWbUoMz/3DoFpWC2JbpBI132tavTZ8//0Vx3EB
daRyZAR0zcLW1r4sDA7HBjozLteb1cU/ZxzyDukaT8ymtvK2i5jxpVlp1bokfixqovkWiLjWfQUl
AZFBit+uZDE/FFrANZY5cWF4oC0LJ60WjF0f2ITLjyhBJxcyo9wpNC+Q2SMMKtbNZW3Ogt82AKbU
kvYffnmh3e09PFRQz7Q+6KhjXj1eaBisYcCOwhSWXMxIYydP9D89+zcasp/sWjtanrj7WKFJioAx
bhAzZ+xuNVkBWfka5quhm6UjNS5PQQPkDTQpawa7YZRCEebltrYJwWmD+UDWvFwA0SoO5yItECyX
cFcogxfvAOC0tKnr2flTTkgTZ/3ck4gJXa84txmlIwmoBrGv/44ANVrXeHnt4uVYVwWi1MY3p+YB
1XIRZvDWRBssgTHI2xWngz8twIUprZ5orXp1LeVNIKg7CKq4HWxV8XCUlm6RvcV+S00BT/xHbq/F
VrWUOQYezGq0PYkAG1jZ8B7Is7KCkjYbRSk0U/+3eb0zK94LdJHx+TBWBI0hodpN2zq0n9v68mwL
b24Aceid4bujPoiwwjnIY49W5Pm+lHYI9XHPJlCkQAUeTWUcF5d+8D9fe9OkrjU/SgoD/WciEHsy
atyksEwpuKYxDmlxpKrjFF+E3S+82X30Tw1S5jEmxObV2tnTuu4G/HTxWCTwvqeUJyVtz1jfhvhO
4BPBm8X29vVNPqthPMWB5CqqN29721sJfsKC1JYkslTySF4P2rYLieYSj8sZS6wBHXp1oPLxrvpK
DU1WeMyRcb+0H58TH4y28eUIR5XmcfR8BIC1Atp7qA99DKVo2qQPblZxi557eOArZGYle4yYPDal
Tf9/Hx+nql/0/I9CztNa/XTYkTd+KzOPZeHy4dfjEJzXpXCZzDbZyQhzoEl7mSTqMmxNU4siJJgP
7HCUVzqLqfskyMyUgGRW9MpwAUJ+WcuNx2b3Y2xfCGocjYxblYuC9MUXRdfM/rdFNVRTcF6j/hQp
gSU+OHt14RRNlrRWZyLMakLHPy2EDOfwIDj6x9W+BCCi6RO5GbrteLZ9Gumemz2L1huWuMLNx9DB
yKF6VtdzvvyxT/KsH411x1mlebs/U4fiM8uoWxhr5rMjadyRt16UIPUQ4d/8/xXynL9eLS/QVkCH
r6zlq3XIpfWw3H0N38+3DgUipS5VGDFX5vtKzqf/8XGvC1JJqGNMF9uFk83SWXkNawZ2U9fsnS2G
z1zitC4ZKNggO23LL/ruFrOHY4916JU5yn0GjudCfwklqiRsnnshW40+0GjR6NTdrn7tnnZ0Zev9
7nMP3yli2aIluG0RADUHPxbIthHH3q2zsLwlahbZsvrFmq+I7/loFno7/f5BU5yxRuUrk1wJ4qwO
hc62kBechAS43A5OD8jJH7DFQwhuifBXlpLV6/zYwNJt+7xRBeikurZPb4L6VyCJIymbWGG+EyhK
7aNcT+f971A8ZZBR+Iko45FcdAgxNQu9sJbYkp/R+1BVFGBDEBxBYOhqBj5D1XCXO7y7xUcrb8vb
TayzIQqU+Dvt//LoG40vNVbDNUBMrFtW4WtvKi2F5VtbES7Lp8DRsbMMgE9MkxeMD9ixsqRVrDjH
COEMTIKs9Ps016k1G3f7bMo0kGnVY/U20c3nw5yh9tZM2N4Wzb/2FLglRKxXsMdlRvIIrJHnQu8A
zN3OItQoJjRQextTgrZ6/A1U3wuhp/vUSidL7ZW3T8LsU3I9wJFYegdmSR+qeJ25tAu/w6eD4NPq
9IVbxPtEQpIQhI1XURyiJqFM/hkVSWT7GeCa+PfoNS36F3Y7ovrkM+Cf6ENhBREaY6z8WEUrQgXb
mM7YLKwwG3rrsFPe71AfWbifQlOT7VgJPMbGpKcfegR34GbbzC8Kx63/qgBwzy1J7W8I6ZrI+sX3
r3H+PepIqXr6h3z9ukrfOjoHL0l4q3CbAzpxiXbCLGT4jYAwwxZa/R3qCWNlURbu5lEX3HUv971A
1RB1jmaItY9jWP/KqU6K7K6Fa0gV5hJExhAgZjHtrtjxls3ByB4chs1GNP+NFVlpQa2e33LM+pue
/tiyOdhDndFSu17BoDtvInE6b0EXJwnG4R1XZ8sYw+Kifr1s4NOyXFDMwbbNK1rXNzdpCpASMqlP
dASi9sl/rc1jNg6XT6M9n9MYGVsJkVA+/dFbFd9mCBOG30twVaYCL+OaVYbD8KfF56LKKMLZ1OuG
MzZ9pb1BAFSEqIh1THL0aGDQ/QZUwKGptbpVD6p2DYF4OnGhmzOSy7QZzosM4AgJoQu0Q5T0N+vt
Ufa7Ialg3ZuqRzNDiZRZ4c7ejKtsA7g1A6xL1eK5cC5nKmFnwMDTc4l0D/gO3gt9WkjQYkhUHOhH
bemOziF7p+tvFGBWS0tGAYyDO+xNZVt9MqD6BscM0aLoe5ZFGzIIpU3/IZPq/Z8IQszRJVmssVYD
L7VYXDDte52sTNtlPb2TQtnaURTcb8xJvI1Ija7MI0geOD5VgdcIEouK1RkvmQZ+tpVDoykzlqWD
jFdQKnLI4glFIhoxIALjTc5WfK9KmMznDY6JffrfhD0/f1NQ5gdbJ5OTuUmMbkM+ZIJHMx8HMLvG
m0g+wESvUBQjqEllJgtRexclszFsa3QTdDqelQLS9JWXglSfn3IlrcZfRPgJHSl9VhDGec3EzXf/
nWW85kwt8Hk6BQnS2tSI5AaVCPyMwbjbKQT/VLqMYCBxJ6I9WOAyITdaOyEOnIVF7pCYuRXOS4GI
YAv1PNXxkxt8g2sXu3C/DzwQI+ILFaY6MW80GDyLF2TgxLSHzTBaFHg8vcnjK3m+7kdV0m9vNNaQ
k3ApGD+Hh+sXjqUvSkugi33aEV9eGX0AmY2CCEgBdnPGquqgKoiOO90HANwQCCx7wl6xpR/3blfN
QlHI/xET2cnCEiXaOkVrE8MMC0TIKZtkyuXaFLZ77f4N/5xK4fF1fqk3cgK3tV4+wLO90t1MXRJv
+gfwJA3WJCSH1U2NFrMspOHRztweqQC7UJ9miSTEHCQulp7eQxzi4u9U3TcpRw1ZmCtNJ7TQ+Asz
/gaMtXap7GdK51rwhd+aODBzFD1TkI1IqgNJiQpGLsPG4Rk1yXhSfCq5jmcHF1Jo/t7Rj4VKJ+Ql
SayYvBC1ElFAqbWQ59ZtbTy+kQ1BXhg9W+cF1o5mgpv6bSYXhkQNTQ4dOSmXGuy3TyRQSR3O9nkg
kV5g5KsO4P186JB11f2Ob+SFV2/ggMB/egXUpxoz1ZaevyNE4ngxHnrb50IZKUkg6l+wyOWPQB6Z
yCcln4uujc0knuxLjwVoDzNc/gMNzbVCI9V7BI7a1JRC7r/CHt2oOmB1nYofw6uUtX5mFPKeozhh
jb9g1HcOHovZV+cCi5nr4MZONgeo1TfAzBf1vKfNCZb8Y0Z8MHtBVlTxJHAJmvn3V0ya7O7bhTmR
AJ0R/FBbdKUDLEtRl92n41KBkck8XvD5lqioBTnCwe3vOf3luVA5wLA9MnjhF/uNgp8PT75IZPWe
m3mail5Px6XANeyr8V8SpBunW+LDzV5gZLeBdK+BQuVDn/Vn/oNLXg5u4yAtuETYVrzpNdhK9qIM
SfPHWeZOjqRTfm0BasCWDo6IYlbLcn5h0X9ZHhPeg2TQmD3vKw6JuFQIe9Gbq4iwCj5iXnPOTcba
KcFZGQohSy/jv7OLYsEFbju7kVcWVzFaKZBKeqZz6K++JUaJ5XCcw97iF0lS9MfV5cvUCfVY9V5v
QI2I62z/EEL2xM7PMN8SOEjEbAmna0WPCBxusNV84JD/lZJqjRRzAgTT1I6ETcMrtL6yTle6mHQt
YUmMjRRCEmw6ZxG7Bq9I0Saf/VpqQ6nec1AY36JR5TD8Rs4cDScLV63D0U/AFuEwXEDK6zbRxOX4
RQN6zsi4IA0UKUqVHG1frHKfVpRt2jPtWFliAYJYtaEo750U2Swl+uxXm3EXxkxWhHpQNsXwDf6J
nqCuaCBXuKDEfPnjbwtwOHrBP6D1Hsl88tE2CTF6UxaR7R7OHyLcX5WFRb7B3FqsaqgWRwMB/SWx
PqdFq/J91iMPAVrYF9kDhuNqzsfESAGMlPr/qSPvh05qVJFi01llqPwdwZpXcBlwC6t8Bf6x76AW
lXYKQq0J30ww1gDkWoGAe3tbvblWgxnmPbvo00v9G8FVabyrS+MvAYIxs9kUTqHqQ7natuANYz5r
v+GjDyLf/97WfLDW4rdAuEBshU3x/mUxe8hWc1b4kYkSAtAxN17CgnEusRA898Kj4NKCQ1xc9JQr
jdX2I8fCbbmLlRE3R1cS03Iz4OsXBFAA6Mv5ayMUxwJhKcE2p37RCUOiDiaH1E1G0v19SAFxsLje
Mq70ZhVicg3hYCwzZbFIPhWVP1Ipyf6RQYsd4BywYEDXj60VXsATp5TxJddBnjeCtRPB5UlDzC+4
OdE5iZ9HJznTdvKCbaWffuV6Tlg1wOWC5O23HZ7RYdSdR/wuKXaiCgas8LR/Qv09R8S+9pzUOHkt
uvlq7EZFMgDJe+70HlfUC1oMg5a3TZrO+tYVZxjU5NCirO1VfoySTFbj9O4uurdLYLYPtuZLKfbE
f/JR8F4gWsYOpoJdaEt71Ab1fuuqeTLMkEMMhnjm0LB5XH8rviJXomCXZRgkPY+cS81GHaSVo3yt
EVmo1sWYSp/V6KmnC087EuZzGiQqnhGvRhM1yWNMGk3uCpFHiGcgn7M9AHm03doTe9lUKACiQ7lr
MJW/9MZ5k/HiWIdlLcCtomTfYCkdPMTvmxZv8QyTWZqkrtP1mnAXcD9/krbeu2M3SS1ecbBvfE8p
cNg49Gey6s1ID434itQUgEvusFKcpQoxF75K66IJQg+WpDQo+ZY17YCiIso84kfQj8c7K9MX81CR
ClxBERx8gphtc+kRpq0AmtWsy6xJWd7TzZESypM4f39/CqGYIijz36yUeimRyqK/cBYy1Rss80Pn
2VKIcG79zU5YbpvnnIZY8cWCE2YYpaXpIKeRnFnm6sWHBPo8itT/RvHEpQfA4a+lpq+TByD7Fe7/
kFTiHGorLtGIFn2xr9MHkYKWtm3oBMS8xCSLHaCZjbHCAmvQzu63t63Juhk+HTaDo6gzPVCVmQZs
9wV2dn/wUCNE7JDfM2GuNs7oPGW0J0phEJMejCIynhsf3CGMoIuZcl1cMl9oM5gM+MT3WX0OO9vW
+kjiySl7DP1tZPJbNnJ2puZx0d2nsoqJHYoydEp1oYZMgDPTSuRHT4ZZAGMuptgeDJQZIlaotLk6
vKHuiaOHkQGWMK6ocIwm6pwtSuVGYruyY2ThDKkRAlmpeMIVIiaKuxeODhSnDgcDibMpj4ZMants
Br0TI0Yi+zLTzITkrPPFWaLU233TC6y7BmEiH3aOclEvU5jsbUWkKZUa1bCWjIcbd5DyUKWBJC0U
tRDfgMnE3NrdmhA8Gm8WtX2IVQvOBfx4djxkxpyAJLaKgbgCpuaZZoAmwUZd6IcB/sY+LUUltg3v
PX7Ah1AE3sbzOzDvGnobMC2zsY6nU6Yuw6h+rzwU5ymWwaYUBEO7kJPGBrDMtgSokdKj+1v5xw47
N0mPeqgk8ZA/8pLab8OFIXGsqcUNxsZOWfeBa2pvETGTvWVbyABf5fn/QWeuWfIPFWIKPzlamxHB
Dub8glLFmAoSYBhJ0CJ1PK+OPKUMMaD8X5vg+vJdKxeRXoflpvPmZqiw/Ar4MzufspD9Y/92Ki4G
yCupP9zaapcNllV0plGu+r5oXOAVhoeCJduO3TwWvwx1B+kQweDU7nbqM+w/cbJhZnw/xA5CSqZP
wVt84hmWqKAbW9dt8gqmnfxpqWRnihFlDW0WzWHLj9s8VXox4zZJMcjgowJUlynlfO4QtMftoRbJ
szZ2VOQY+NgdvnW0LL9s5OEITj1ohSJ/+D0/oSo7b6dVTdWOXIbUbAYQ6ymOQ+/NrOr9KhQp6geh
PVxZRBCaITZHnkuaWEEFb5XT4PrdVBIp5nm3dbLjl6ewf9YcOrDJBtxZkRJ8eWha4Ny1SxBV2iQL
rYhcxwvvCJF4rPl+uoY/unCGXSrZL9dcJk8HaFIZ9oGmLIhRg5FaXQyUmOkaaLNzAKQh9U5rA5rx
vYw0GCUcc5Jt0npzX1ta7s9U2hUdNVVgMRfezaKkMpnpzYQtkJswsR2keMqVS0GKXO2pM0EUnBCz
vpva47HnlRnWgX2O23eDJgLUQCtdh2bvQCrPNIaGJcdvjDStT4AkdA8CuPyz2qN+uIlabmyZeZoa
/j6S+2pLLHHmqU6GdMNYSYmNpzNl57jVnr4U3WMJeUx+4pZ8/AcNe2vt1YB+FxL+nBPpXH4qce9x
VG81tkM4BO+oRQlGZufdR+ZUw1hCk6xglCq/5MJXX+6zOb3wW+ftZY970RpyNUEfCjHO7slhmL3j
YiC2lFihf675yht4lSuZ+wP3uatJpvyVi6EqjV2duQcZCk5argwcLUfvjja/7GtKdMzaynUi2+g7
XV7sioTVZo/bpy0UFJYXmkKuz/kRWesTOtbmIMXxOHBkpBxw5XMZ/+uj+yV5n572xCHr2CqJFP/F
MsrE1CBvb3Pv9X7YVGKw+nn1X2IHzSFZbiBgFezbJBAOw5oZD9F0Qt4rdD5QRDLoxw9NjydeUYAc
RhQHtr9IWnjnR80mtgKLy9hWthu6ZKJNH/VywtpJmPb3dPWcx/q/jjY1aOW1NPnsvlvPOCxH5Lm4
7RaUkOmPT5PpqZN8R6BjORR7tZvuPbFV7Jmmf4/ikspL5Nv5ayNgEWLS3e3ZhVUFdQ6CrRGdcOF1
IAU2xCtJCF6u8rD026ffJ2O6gVlY11iNGKhyv0RqGnj7vjjGN/vTaRSdlCEFG0PEaN2AWJkpDxr1
S90xTYthhuW0NYoaxLU01L4/9K2939OyNUVrJiUyom5vQnk0puGeciZ9IYkpF1IPLvvCmqKOA+Dk
sdw/1GvndZ37K8lcLARrhNxSnViz5SnH8rpFAR6SxMZ6CgpxBUrc3CF/TeHZumfIwtQxCOCkhuP6
9AIClGiGDFuWaQvBZijm2scqAfVm/4SFfzZduq9ZEDDFgRb8C+0B+KqV/GzYi5J4HnGxkPc3vGLH
IuX+Fy1xOg+pUXIJ6EBWEyl7Q0WHZ8wipiiJ50JNZWvyrKbdAXxHs09AHFGcKa18Bjb0V4zioqQ1
RgDh+/QWYuaHMnnkxayRFJ8qIog/FaYJl9Vbt6W6qbX2xo2TIsaK+AqGWbb9/3A9/V25k7BECuCp
XKiv1vAW+mMm3yRRetbc+Au7B4tbspyi/S/UxXnwNjbaGpLxw/Vd7XMUv0HXiVEYMAg9T7VdeGlK
18rlCLhMuzQXbWCiMqxCEqHjeiE7uqxRUwimk8JRo3pSmEcSPXdipls+avtWBnbzAFh2IyrkhWnx
1jiWPM1v0N7klHvZP5FDNar0tqq1nT+cV31BM0im+X+yl9sZcCG2TBJOKQNr/b3DuXGTO+PBjc8e
AhSY5M4DL4+A0YfPtgmQpQ3/maZFxF9IDxAJ1ucDj0SKbZhWyEcDQITYT3QNDuYt1CqMIFmdGyma
dEi3+uxplro4A4DtHaiKsJ0yWfqlfw3047pgypap3ThD8ksnDQpOvqiq5bx3sdtgJXG/Fn0LiP7f
2Oa1hYb7KSmhKSVNW10FbFWLYh/bm8sxNUF6xtiLpKYQiKTLHa234mywxxyZHDxSqkmi9Ukidsm5
3a2LihD8z0yXVlnXIJYdYXnvlQoC2hVYKw4zZoFqzrHDnfb+Ry4PaAPvQdNugsbC8EyS+5E6W0k5
Mqk6R6PRRCNFvZdM9z4PNtuWb6fpXVNqJDOXHpyEP8L7gRqXRePamcRXc8IMMmJQdW15/g4CO9mA
fq4wTSYGdiBFif+X4pgFWz88a070Y3BdT+nlwYzZwh3O4+FxADgnY/aWyR4qBd1zOt2C9ahcX4mj
XPqvfgQC7mKE5MJHUgfESWYmHF/Pc32IKHnBhD02jjtRvXFSQysatDTt5s0ZTAkMnAQ6Xz+/ElNV
k4BDHkgzcoNsMSfBbn63LjNFNFta6P2x+dUzva3CsCuKuRu6YJjPgBNLgfCN41K0kzC64/usPyy7
JrDlLJhom82korym0rpNmT3Kcq6NQ3LfGamplP/8MajQtl7DRAmmIqSvfuJVZmLDZd4wUZVQxf+q
KoU/Ybz6nRsZQ8ooCxK7QiPCpkrOAE/ciukumM/MAYOk4tkVBghGRsnWPlUsgsjJ3Dpmg9RX1kkW
dTXfp7il3n+zBl5dAGTIEw27u1uGVGH66QI2WG9hU13aMu4R+BAhy0NuVOzPLJ/qDyD9m3BNonFZ
SVab+O3KrF7mW196n461nHF3TDP6m7dYTKgrz3/sHMYabe0eSdeLYH920O0v9vrstOas4xb7APLi
ju1r4MmqzujA36pjxzLycYTVmYcE66L5oLIEW3hkny8rkQ1KK6Nfh8jH4YZjiUtVdqMCV+qMQugm
kIn/+6pNsabqIVfdiGMOxoz1NHL5FnD8x7AHJHYJxIQiVc0Dg4+muCujDLao4ENUOMIt42UEftQx
VTMM3N+RRbbW2cskEm2FVPY5d7Eg2L5P6nfWwRPvhWwTOaKJVL4pcrfx+dnfS+dM8JlDabozYwak
l9QOzudhCTZDZwXmqKb+yDXCCP3R9tVjLYbt9oV94DoVXlEgQWUOufWzwjoWRUbQzeqyqgoGDQ0f
YX6a8vG62tBZ37x9eHF2B4mLJTvNqPy1EzWgXlwy+m+ySlubZiPu5IRu5GsmgJQyMgMaD0ECZtYA
YOrJK9U9r7LPyqQVQDewOflp6l5rq47U664sCSFTzmWvtE4reCqjm6pQywcrLHgFf4un2BN3SmjI
ebamJpCRJSCxV05PpRue5/7tBBnWz2FupyZsagyHkJm33Am17JabG5xlB4ZB7FuqfiOqac0ymar9
tZGH1geSgLifAXslDyNhT3buSWjV4281QQvw5RtmKuj2RjkJ5XfNC1V8RSRo1807414KNoj7iy4J
e8AOtPy87fpWi/CdssQBdQMvwXmuRuXSMLBPSj8d6xCeSE1U9Npll/G3ts0d4X1M7puoQlodJEs8
QbasErdEJ3q0AS5y8GBNZ97Ee0p3f5PXRSsx79M0+RjcVIkRxBx7dZYF7fYHWwPZxTahE9sfiV7G
lrBzi0dRuMbFRE6KyZyUxuPi2+kG8mzwXn4V8esV43WcL5G1KKVGoGIhu1WSDABaDWs1UQFkm14+
S4XyOBt6MmtOFWRYE4vKhDLPY8Yh4BawZraRbXVPa6/Ah80hKK/WsB3O7qj4l1KGJWAfhAjhM5Ry
MKgExg21zP4CG59NCiNuRlMVXSASIAVjhvrWxz/aEkAkPxndy9Z0XAe90xiVVI3YET5PKhYlTUXw
T+npI/2ZGoyq8R1sAagnJYKeNkm/nE+4oE/19iR7ZY3bqPHmy1wHx6v7tpeV3v/O7SA+4Rj7hEII
stt7QKYQu4XhP8iqqFbWOriYMadobcqfqLvqBFqT6GZZpCKRN98HZpKlTkoDiDTviZOfJD2MX12t
kyuCCEJMzC62aRBRNKn1H3GTjLmF/LACWXLbN/cHRLUaodA4jarwgp8P1VsLhdtT+QRQNCcBEZ5b
WjZ56x6976nHnWGVfKE69JAQZGHJY+4X6lCMf1w4hsQtpIN+SnfLs6gXPGgW2NurvZAbVPgzCZYg
6TNVo9+7ElEZ3xb9aF3YKWQAEG0C8o7xfjI67tSZ6VVC7tEmv2ehL4FU9kDqgCOhh9rM07zDgUkp
UG3TzPVRJzvP7m2JjdKY8nSBgctJycqpjOvAFAvX69z0vZ9bR/uf3yXRPirCo4Yk9wQL+wGVdFyI
uCMils0IXXAulxZYpNUie2CrObR/3KbWEtSZOWadFyR5MYbIkJ4nS7dXU0bpeUsGcrQ/EKI7N9oy
nk4iSx9n8vUWE6bTh2sfrKNLSAHNh4e+8CWuCMnGQu3kDbLMm9ncv9J3t3Rms4+LadLwNlDpMmKb
hzbdjg8lzjxvoHYTCqfW4oOtQKWOON/DYtbOQXWLoAdjc8sxNfHSRb/hoobXoYP1K801JOCsVbX1
gKc0D+MBXe2jIFMhMdPZ6KtPTAxe2qmQdJ3PB+jMoRnMaKE9uypD9OOVfAXo9mb7Dxcl9E8wqeTM
1MkWaVwmROjowjPOoJ89l3K4tlXWUzOm6yPLWDlbuOG0TCNN2dJF//fE2EDujc6HMDJwf/aWFjBs
sg3K7hL1EhsT4vhRkLHYldyUI/0cSg3ZZVESoXfNY9eU8eLvoqzgcEIXnpL373RYl7H7rz0LQTVj
gBYUMfanX7oXpsHVW/siu8ZC6h3sj9i06ZGavZfa8sQDojprnTuijy0XmlpObkTEwo+nCZQsadqm
uYHZ0IhCbQkKsNQgJgQiN3ghkLJ3+I+nH8tjXXqBaQ6AxkNte0CZvppoeyEnOT10kwIkyXi9qsX7
86qyCtIPTIBaX94xZ4DWusmqWj7TLco1UpFDIUAbGTqWUdxIPzibtE/zhFtVYsRLaFkVJEUwenbw
fEQewORB9JMEo2gwBYvWLIY3k2lpGrcEr6rYZseN25KQQu+beJbPHnnbafybW9j2j2jNgqnSQkCB
puFGWYdhKn29irCnnGLiHt4+bipN+ts0DQni9ULpcyEM5jyVNJ3o87+6rzqqcoUHcZagJMsSbbPo
FpN9wbsJw0dukrkb2akd4xq0xKYJa9Hy/md+NUnH//GpCBCbm5PG2oF/g4Avn+FlXCfcmUk4b0D1
nZFACVL56uexyS7KRTXwTjMHc+KRmFORCh14ChnZ/17y6p9U8NohNcHr0wnHch/EzpxiueCKOpHQ
M4AckS3r9y5iUM95sKck5nAFlBYYfCHPgl0vKXferyq0FXI/BJ9iPBqfZLKoDwfC+yWNkB8vvFDW
aj436eHdIGbI9f+bJt8hEglqwLPwC3Pz710KzJ2jjnjK9s4FZEE9R+YpWNO0Fqj26fMYXD5dz8t5
xUeKUgJ4qSMMA+BadyeC2QNnpXpEm4lHlljM6tx/lPMvvnX/cpb8WgIWqu+oJz/QbGPkkxOfqbtz
m1z98ZW022nj0HHXc+cOqZ3+48TKiUasV0ILhz4sJpYkrXCIMV/TI7PelMKBvNvWnlNegWdxRQTA
xrQ1ffwUX1ZN8B9jhCrADwHoU68QoU7JXMWa7ROMi/+okxVRpodcn6wqZzKbxUfg6DpLSwwADbCI
muBOItrFqD94oikhrfKJmq0uSe7sNHkEO7LjocnggTZNkhUN9O23YTHstSKIro7w3WlqyG6OJVWR
+nA+LJLRoDWy7BuVObWgKiUp9dT/A3a6yB0l+1HYsM+LgAIITTMMFHLs8ao5zmQnGZfCoN+yX5IK
3VtG0xsFyLB46Bddg9JXJk+EhE7ppWVjIaloRFWj+9Qwnw5se6p9SKLOti7Kbhc0PaixO6WVASwO
JgEPUbhdGWtdxQ5WzLXw9tF1RoizBi7dxqJWI5KyfCgJqlVQHhHm2gmhr5J0ufl92wqck4EVe78A
x9uUPiYpJqAeXduBACyigz2pltWuY5AhIiO0KaE9ysfdJ9oSgGLCN0wBPmzahCVCWbD0yUHq/Knu
B1kL7LxBf8zvs0gkGgHD9wp36ilYLV2rBRMYFijgCJt/D9bwrSoh8NYk6YrKKnhy2DCzgxYkCDTZ
QNdMpYcTUFpsNPuTVbCtUqSMXoH/3d2JH6NtQ33zFkFGzxPGHhYqHdVZG3TvMD6T+R09AWAXkgKw
XC6qSg1YemAAyDw185L3Ul+MyrBFYM1k3OM4AFDE0ywhfjDd9HhnEgAiyBjZIKiryfPVrA5KptmT
/3sryprvyt4X2kzCdckZezydSVfABD/yMYNdw5661fNsOvyLORO4/E9Cd/+mo/NralpeRQJ1WbdS
L/zBg3Um6gqKt0GW0V0Sji88S/T47MZhUmbuKMz+Eam9so190n1cqKCMjLHcd6GtvrdEjRWc2etT
uoftaR6fNBZ1CDg2vG4JXXUOnLEGZMbR4qvrUbCzB6awgkErWyC6ADlSvtXFz6gm2ijoZg8GmaB/
qOsZupuyoqtkvtCW9puo2/5TrRU6wpzzy96V7gssVzsg43RkXA+AU5Y0dRl9HPywsqEQn1z7NPqp
2sX677dBM/RBP9EISt1LRldgUbn4EVWNN61IrNF0QdAY9uu+UQqtOWbzvAQAnsC8W7nBFEsbLcdw
0/hmIQKWRAcaUWRK/XLQFWSsYulhQDYDPPgmvWUJlk2pjnYnleDZ6p7c2vSZrL1+Lc+leVyMZVgv
UUpe6xZ40SlYTwH3bwKPMWzFPsm/JHqGhsvkInREPyz6NkTlZjdzHG60sXs7LiErT0aJdASIubd/
G7qw7GhCtwdg+KM3jGzuq3Wdd4HeRCcPQS8NTsWrlM+/mx66yi+IbZWV5T841sIedC38qUVFlAgY
pL6K5/RPsJk+JiQHsfiJIdNPXuj6qf2Dw53TgpyrgcZbRWO8b0dEss9arq3mhuz2kNV0UYjjMrtN
gVSjfljM0TdhZOfgMZExv4ZKmrLgmWChf9vcqRMFDYcm/YdUtEOoOEgFIKTF33Q6BqQ2DbXvd6u1
nHBkFxLAKCD8yk5Z/SsZgALdBt0rqd1Ds7qcmiwEXDx/kUv/Pw9j9ffTkNuMtPM06WUwJ42zwuPL
CqHMsOv1rfDV15uO3SKCyfvc4hwfo4ik1mx/d4Q7gVvkjPINnlkvKJhk13TryTxF7ImwNliUUruN
0N2/U6E1USBdvfuQogzOxyUruC45KJzcjq/Wjvfo2ulRiPxyggrglsQo2/jLWhhEtBti4fiMR853
LPe5Op6pUaI4r9VapTHqX8Z7B3rgfjVet/yMfO8jh9UHEPHIGrZPwaX6u/HpvjO3z79Honzi/hYk
xckw7LBbzXEK1sHqjlugczNPr9VAbbyDK/6hwoX6X05i/VcGj48RC1X+x0tTW45EQ7aHWy2W369j
d1aq8sCuo7bGZk1g2whNfPqiPE51bN1MN4lqmPM7jksFIeY0xcQtO3TEGntDkCfs0nTMxt84I1kS
kUF3M1Q+3bJege6sn6lAyILoR1a9hdiNS8QqQl2/zuKUxZpRe+z4WQRys58zAFp1d6v+yGFN4nDA
MID5LY/Iexnvapj4Lx3U9IA6Kuqmbh2rfeCyoL7hBWYRvQc1m2GFzDCGl9TOqd3DKY3Zcnxh1JUx
4Q7kRxvNRgyItUi/cWNu+fde6m7S0ne0Y8hdQlHXH4Z0bCYhFsSI7ayArYJw89ig0EDZF0uEy2u7
mGCjBFNiY0EVs7KY4huNM4fKeQUHuuuIdqh47pSZ7ImpLZFvztibdCR4bysgi8aKns6RMRsQBGwS
9oV1e2BzrtnEFBreqsc2kZh0JW0mZRfaLKB+E/fszXok2l1cKYwgHfBfKn3TsdjuMHpBRB/BRvkO
/d0liXcMLvFxCy7dlWZMsa48mQwo25EJe//iY4X83391/rQOIfZ3Jznu37AusfdexqI2KMO7KJ5G
+mZP5v2ibbf3QZQTeAVbmjo0nq8ZAfdGLQIq2V3CNrmVMPOFlpOYyqWeZq+seRnYROISjOtPcYB2
XuR04f+9xS2FQ448Od9Iu/540+rDILeW7vcbZe5EbTYIY1nx9TrBWCslQlWOqx9dgzZHtXbCpmrS
L/52rdoOCIrC2PSYucNIaS/umN8G+a+QWNXOpdy4MJ/hU2LlJfH4zB/eJfLhg08j9WylpeEK5oDU
58BBOXuZiMsfp83pJKXtF/pCVQMQMtso59aXugrsUQMKQ/6bgsqF96bKLU9M0RQ9SBS0+629sh5L
aI/SduM8K/i6Pux+wqFnQLesQkTdCC+7An4BCD+WQffnBB4L4XidfoNLS/SUueZ/7SFGaYi493Up
GsE9o/p9boSkZl+nAoqpUAfJx3EqL224wwd1Q0GDD7s15yJspUHjMNR9f7PJ8CpmCJ6s/wSEJHHa
kGZm+FyRQpz3V7Rs9Sj7lpESVJ4nOZbHJi8kkNIwDMNzMlPyT/CGmHJLkEC0e5fnFsoDfWFGmdiU
eN7l8Nxn+UC8zSZVzTXhCmAB39wiGCZBf5FOoXBmYk6xRKJXz841W6/WJwoGepGTmi/ssI1YrmRz
GhcfvNgiMuARTgvCMXr6nsmWov1nNT09IfbL9KwlZ+i3G+cd+1aUtiBHo2R0RcOvLJarYQiBF3bz
tN4ym1e7+Z4ys1WWMV3Xk9YkPzuyM765Ocvqmps6SBPQ3b2jSrlGzkpFTOrts21TEgsNJvmRTF3o
Rim7MTtaiBWSYJxAAcKugmvg7+02H1ny36l8CZURYTOJbH2yNKE2TTE1Vy3iOamY70cAFwMT8WDi
VdHHJBl3Ucz749yw9gcnLwBTQoPQWgxUHN37WM16YGfYqU13tx7MRD78Zg9cLmnwtc3T7kzp7GLC
bn/nPUi0QTRGhF66sTnV8A2NNxrgWHYV9SprLJeYLs367vG8569YAlYJ1ueWRvkqMNZv8qMg5TjF
6anOy/t5f/JlQOvJJ95CSwkcdXkfsXDt+Cu9TUuxJ9y9O7x2Olni5K7oCR17n6h2tZovxPE2uRrZ
FLpWwYESyTN+1YxX8CRUkvaxTESzo3ZyxBbZ0Lyj/CXDlmuB29czxvttOEaF4znjuP0NS8ZceFVb
VXDIzK8zljnXWrkmLjRYJxrpuRXAAUtFoXqsC23tzfw7+BAA5BfOZqlzVel1okAmuX81zCle6oyn
eXBonK2dDMn4SvrcbyArX6jx1cbRe+M3G8cd5of/tDXskMyZagSzytOsNZ9e5H2ZFdZiH+tAuY1W
QMubOVAROIfE9WmldXRDWz8VzVNWaMog4f2v+Wl72J3T98actHYBaNGdveVSbdqqG/O7oCa8S4pA
mb3+hWnSPeuubiuz2aOMmqrOvNnA48Os5AASVQ5/6qSI2E+z/AptQzh4zwT7yfpyyQmhj7hxJXqz
hkmtyxlJb/GrADwokhXLXLBzXKyEheKaspYFmfVA3uc6tdK1EBd0Al2nZa0M5+Rc4wnyqQQ95VOo
fWkNotMeKWgxz0ZGEy25RNnQNfTmnDIdW4d3xlZ9IkfwVrOhJypXjjfsUiBoAHq6o8b9EZltq4UA
/p2pUoQ7Z9FcGBxdcSgNs/4K/IlKzpu0U1yG89gAFnsTW4d0Zqehvzp9k8CfuLihIu8qCaIXjPm9
ovHfpp42WGytbnEq9oxYusL7xTdb1BRITUYhk5VXNXkufsuLbGaUf+1tuBBgcuBM+bQ+y8lieNar
CVbBXb8/+l1Ea/dtQYwFUGM9IWEfqudgCV5i9o+syo0n2kdNpK/iAp6UPH9fRff7km6Emg30Z8nJ
z0KNXmjeqo3k/wq/Y3CY8nNpYhtUZHP7qD/s0LP/bfaZ4Q4edMzAIDIoH/YP+Y0I31VnXKNR7QXe
uYGbKqv134vKMhUsP4Grv8f6zPBHqfkgIxz/hNc8HBP8vzYipjD3mnsEDbKi9JB3cR7iJElWbGIR
6FgCiJYNmSy0ONF8TdbatAA+VFC854mYeiaUIKlfYPxWmAeKThll82of1hFM1mQxWG1zsn6jhaRm
ihEFslY69eFEJJvB4ZYpdkTO6p/JO0mm4keq70MjTQFzthjDifTNqJ7AWjP9v6H1oyMjnkQ12nE2
jr4NWFpc2B59CDF8E6iqZVS78OrlaxNmMRwtDeQbuftdgEc6fOlY/SwQTyfpJDe744UMHxZNuM8M
jwY/svz1nRT3wirtnood1KMwT6xubnnEgfwGxyYaBl2EXItkIq7lMW9iG/N0hVa+PlkC52v+8q8N
DJtqzgDAk5HQHO0N1ir1VY0kWNkB3fybcahIy8d1pUTs+yedurrJ76RbuWTNx70lsvA6/Uq0R7rV
KUNRO9bCYxK90EYaYPhfJfRH7ngBanYCzSupkA2mOqKL42JJ9SlFtJRhrVMoS/1gbVQ+5jfw2dv3
vmT2zemcIRZIeq9PrYI9opj270BaCzZ0UhCPs5kd7bCika2XfhQbleB0tPD+rYAKfFwkPkkMLQpP
7uCZHtW9N30jnqvYGgLTBjnRTSPvWRoKcuYtQuczuq1XoPpS7lhB1q9eVIiX4JiniP0vFmPGu2O2
M0ykLeMlwA54po/2MocOqwXP8zHu/G+M3oEUoUZ3acaGITR9ZC2W7vQ7ikr+ZYxNXIzZrXUq0Hbs
kfbnQxYiOzxfM1nryZ4/4xr1Pr759PxZvoX5uldCrv3LBZN/v7uVQ69LY0BVnoCgoemhqu+6MTf7
34P6qNHc2RnWN4j+a14c8NCPP8VWUlcmu9AoEFkCbITVW+N+b2SBvBLKQmaY8TAp8vx0ZtZJHl5q
N+Q/mJy5dRzgsBc3t7N58SDmf2hlreVU0/rjHywUrl4t1YvMCX8higc+eFYuEn86YuRIho2s8a00
lfrjqzZH6I+w6Knsnj4NVz6M8mhh5l/C8ATKOPp8MEw3vWJH/ifMSN/eCTAMYev7qD4u9RqyXKjv
J9GKirB07XFzKvu0QEhXqqGxqTF3fCwkex5GF3qr/yvWLJ2xJuuUgjNbUDoXiEYaZyA1kygvdZvC
UMxgTqbdjtBFN+pQcjdaFuotRTsXsOk/TXv9AfAzH1N3QBTkoYvqVp9J2b9Ducq4lcHw3QkwbQtp
yvKeaaqhXwzqQMU3JivXkUhE1tcSgt+m69/U91EPviUy/i/8RG98JGaecp7XjhZjV4wVr0PLNbkQ
va9ycc2MiZmleOw1fN8M+ApGOhXpuIT1DA7UT+aLIozdniLsOTMVBegUk1Py4828Lse6oDHXPTd8
ATbrv15Ks8NDwLZSDmQKVjYfrxBcZD73doKazCZidoVikW+seCJfEVzz/Kelf2J56COmnwMzLcoG
HBWksqXlJR02OIUj48EzImleVcUnTsN2tQSVGVjnCiZCk5G6MM13U/Bm8csy8EKdPM+sAb3ty0x5
f4LqvQZmU8R8efufrg+v+OInCUzkNRRSbKoA/H9W4bLZFq9BJhS3P3YxVow8XIzbSVaiBskjkOZU
ufBHNMcumIs1E7tnHGA0zBwJwO7/YmGSC2bQ5Dwd2I5EhfQgX1PIje/VqWxHHsuAKZ4GGVDErI7h
Zwxsy3RRXv3g6dMmjIcH74fh5X1yI9Viw1Lg2naXYvKxly2dKH3a+xN/puSVQH31R+Zjmf1alMvE
7EKAKiBzcWdFJo40gc5TPCxEOo4fb5dlFOmIDTmg70GqmjdrjM0PbtZmSOAM1YcrUEwtSuCkL6h3
j1eTdw/KTYTGq5BjFz/glwz9suKIv48E5JUXH9kxJvMk1PTMW7aMeYQKEao7uoqelx6HszoB1vsV
M2xxT92JYMn/jrd/ks83NEMXwuqVdDeEmXNOlH4ovEs0ZP3+O6fks6Lt9EnzxWRi3kD11VqKRCs4
k8TtqIlO9YE5dDr+c9TfRYIYPza3UGDVK+hyZth4kuySumkZA4KcETDmZxUSDScR4M1+TeJ1+Izn
kWwvGEpzjHcf+7y7GZByGCA3dUuox26GMKptSlJIFXFdqMI53iQbaWFMpKFwfaQ1414Y1l62JnDv
iIaOlGpNDvuTpHxW9lwgLyYiOjTYzBT3MkIHiHTEBGKhgfE46n4TOjC4+8OSOWuayt1XWAykTmZO
d5vbA1kt9XkP4d0QRU6OlhP3QGu4A1cWZA1fFNaeueannsyHdT+hOfF9hxoCChRc2PzVjilE1iYt
zH9H7AeWOVXIXA6nwtojhMg83v+qm95yp0S/jAULaCGrCJxbeK+hMHoOMqIrE7orZq267zyKzm7y
90QAcTP0A7t37h7ZP63wl+fDVXwg0vuAC3cT3OF1ZL/dp3UV2Bv0yKuiSmLw/4YUC6P3cTh/QcCK
Whp6eI46YBIQzMWhQO0GWW5OJTM25ojPPkikQE3tQ4swAt8o/tebQ6fK9EHt4oVYwsyDjJV5grgF
/zvm/K9bdt884IKew7zwCIJlbbeRAcYyqCkbSAFBNFTS+OJ0aaKXtJiDq4qVkw/9Vv7foPsI4syp
GasMdk796XtXz9SliMizm9UujfNtX0Nq0xh2uwyGx/imP0EDIoSP1hS9y3pSC0MOP3kJUIeRJCqp
hr6Gr3hB8n1lepFV0M2vfE2sNuPE8J2ypS3rV4odjle1vRTVHBu3y4dm4Q8bNOFI3MW3+EDLXMgg
lXycvgKaRKFZ/AvRNAUO6kaZ9hGzOJmUaGK0m4K3ZJbg8s7zedkQbOtmDjPN3qcrrRtlf2CeWCO5
dYbrFuY1tnodW6DyLw8+O3xxH+r4VmaKHE5VoXzPRIPgUlB+a7Nof+ZrGlM5GimfUKx0i3fAwV6U
AuKZWdzLxaxYtk3zvnwyVCer4CfCC9HGa+Pc1pAZDqT22w8c/z2lMvNEkOOR5B509yFUStXgYTzn
6enOxnF92LPT/PFWf1+flE/knXo4Dz9VtFinNDO1KUIdJIeN9gi1YL8XpZtyzuBnNpjoN8Bb+OuP
xV3yAfdLIlOQ6HY6QwWNXUpeGDtOmwMObsM6KNwMMsOL7U3sgpUNxzl+UVpW8TySEVefgOMS9RhS
K97YyYNaI84mlUNWIm9IRPddyapUUvE4pDOR0qVcRx+HAeJ1aFn+c7RvgswmPWL9DB8apDe/wfkt
mFJeSU8mCBNg++A4c1klMCw1gY5MPfGb8B9r9lFhxWppb+AR2edSiznL0sMrRdXdmdx+HEzLjWer
B0WaF9n4Yl3PPbPkEyvYJB5qzw++cg4odY15x7wH80bQVLYK878uzFuLVicnJE6MBZ3oTNWhJE/d
i92xKz/vf91WUQaLErFuDqoHHBLK4X6iT0NhnkyaxRoEZ+1BbDCCVsue2V2jLXAPLG5WMUj8TSnF
hs3OX9H9P4XRIrkRvJpyFEBbVEmb9eXK8IZlbLj2XPfehcJBvRuzwD3nUHLBNccvG5TdN9aOY+TW
qwCfCxU2QbZ27wl8W7WKV3DwduB7C4Wz8qa7qN3yp8mKWqtw4AkSQMQBUY93I4WGsggbreBdwUoU
9VtbCSGJ42OD9+5Nm+oJsXgl8e8GY/lciyAAr8eRLORBdYv6Oa745NCNzrqYq8IvRrZUHO57uHFz
53R8JxSYOsmbEq+pVWPb3oMkkxTmyZeCHEd5mz46mvp7ISpBIzp+zmSmzesYlt2UjUFSenGDRqmg
gyPDFSE3A19UyC9TqinDeaA/f6vBG0VKUQ0YUQaD86qR8q0ee5ClY4Zm2ST1yizjdcxMkCTmuS7H
t+C4Bb9dVMdhd6NfNXQufH5J6TDJ2EsjmBuS5tAR6iMFqSDkkl7f2hi9q0mjPw4O0yIBQAgqw9TJ
bJu2EoRcfxq0K84Xl3y5OjR0SSCv9xMW2NA58p/gyKNg9Se8qklf4/Nf8x5jCtToWCSK/7BvEJoj
FXuOtkPrnEbW7CxvoABrZ4h1/rusdCEYpGjLWZB1GdN0tyZBA9I6jvRPGHqnM5waRfFy7q3XpYzH
nI+Za18DRcJgRzMjN25PHJCXpqLmnH72fnwFP25z5c6ek/X9UAK5LCjlyOAXY8xbeAf/fwj2JAzH
rcZPN6HHN7Ta/T1yMmSw7+qDaaPb3gNgzzYNVyYe8sjXgET/UV4mUFBGgBhYgVwPxQUp4cLU52tX
U8Dvde/S1JwBKtLHRfRxLSwc0NBvF/xLhs0S+ybQ3HKLk4aRWBEbIQDqYt94f5gtYruWML8ARaOO
cclPu4yU35NXTF38n5h6XMMtEtIPvL+E/R4LTKcfXTyG4cTGMCaVfziRExyKXJ2ujy6vvhslUJeC
vwxwkw/T/F9Sw/IGvJlr1GTh+bw3F+Y79LDnH85Nyp1MQ+8Tgcr9Tnsfi2NAQPgJyM+wCR4rP96E
3Ja11PjzMGB6HD7buEpFHft0EeqYKnaLHnXIH1fxJbOzM1/V4HTtYx+nxo5PTrh2O4rWPThvG6Lt
sVTZ90H4dLSBMnZwMaevC7TZJnYBzVtalYI+nW2AygD5D5Toh8AwfUjA6NrnXl7G1zb3m1syUO4H
NS2KRMBgeQlznJpk06V5hD0MFqjuIIYQyGEfttFuP1h2/daG800fYP3t+Jqb/3voyHurSpCdXUDo
F62j+Fgzqf0o1/7wW3aU7uFhbAc7wRL2PbVD/N9CkCP3W770V77L3Bv4MzUrMZibgQrr0UroM9+X
S1Sim0wUb4T0deRt4htRO1UR30Fdj1b8x77VGmGSm58y/TEJEah/pSiT02+WWxppkbsNMZFI/6nc
Ysfx0UohtohdmLkHfUnAGxR2wTmAFkNFTeuTU19hSpSn569lNWODPLbn79vUz3dbVg0bELdaRtl3
FJpBI7MIOm5sJhqG6GAC5AyDvfs1DqbGkqrrfQRMTqbq+QRUTIfHpJ5IRXobd8AypOw42CHP8IH/
P6sWsI2pkrhqoOFxE92bBoFoN9+ZV3AivPPqWBJ04+hoggaiFGb43vgMNMFtXR3Bj1MOtigY2pSn
ifTt9+leZb/cmKI8eLzHrcqEj4OB0VK51bnmDfvcVU14US+lpDCRjkEoUyIhjAcYKuwH1JKK0mDH
cAOfqg1e2tqCdymPaRZZOvqlaTirLH/5mDDU3My8fnoCawlaLd9lDcitTOfZHnx/89lo6NVwbArh
372b9OdY4s9Dhha/HMzqtRpLCFstWSEsViNnzI3DLTrJjsvtqFj9wYxuBIiT4ZyrmY4gMUPOR8Wq
Zw2YjRXlPLtbH0BWUY3+IYje+6TYgHicbzHw6CXQRlSF/XL2eYx8DU3tb9NU6FfdNt3OdS26L4V4
GxCEvnF/Hn4iNcmgYNkWUDD8nnApN37exastFufer+lEWnH5O/9gQQVEkN2aUZwT7/V6oi20J51B
GBMWI/UQzXEoNZmpBXQO5MpAUZcqR3neOssno3K+ATvDrDcNwaahFnRVVHUxVZtovJFWQv+Tww0T
u4Zel2nTBS2giIbvdrmIlkyoh9uyXS2VlJT4jr1Zu/Nf8Na231LqjdGAfPylI7JIJJOEOTuU/ZrX
OJIWjMMwEXDbXcG/Zi6LzjVMXjYvXn1yhF4sDobH2XvK5D8aBpgDWLZ5TrhZTDTCCJoaMCvjTNyr
3UTag+dRJN1iHNFPS+OI6WUfNCXD8SzhBPVFCJYQZE/br4KhsFgMGAJJ5p8dnZRP9pUHPTIarYEU
KTCfyd3Skd7+8+t2vFqqrMzKS9p/auxZ3bJIbzWdztl/5x6DtA6zMvJyXdScByUtXAoPK2dDCRVU
2PLAwDWHfIySZp2y5Pw7eoXIELA4oZ8cL+MujYmpcVXAlGEM6jsTvFUOKgB1hkaIznZnbnsdXKgd
/u2oHU9qJXnLyCrN254KKNRwXAdDxKLYeF3X/YTpFNl64/QaT+CYvsmpZNg0G98ei5C9yRFgb54P
AjKBCnh/NflGYMDOQpjYz7vsQSNZxHIpb1BBgbV8jZlR5r8aWZC5y1UFhF5f+D2rDHYrJgwMSC4G
hozB7n9qw73NFfTy6bTpkG/FXdJPCswoTk3F6Ou6Y5ANP3+Rgx0VGR029RgKvjTBFQxdLUtk1ywU
0j5ncOGND0EI5nF0Wn1lDrFhuYqKm2h84hUS0Vmovi2htT6cu/0kK9PCuAnHAyorWYx5SbJesfiB
Li9Kcz1RZuAth4jkA8G29Rx6/BNpbNCrKr53ITqn5u6Obi/TfiFc70F/TXjaQ1d18b6dwPJMsH6Y
qtmK4wJCoLiQEXmwdoCmN9Vmg62nu2IkGkv1Fbq++UgPRHa/ljvZJUlGXT4OysYlSX4mtOc/7n8R
givj1K5MdAP/5rwYyuUR01MbdMgydRCEhkujT+VZmdQw/hOJcRgYDo6xxfaEMrgvkAQftNDXMk7q
9mP4Jt+Jd4tkFrNO9uq6NJl/g1vvPBFDoteJu8hJdV/8u8iIarbIYWrfBPxYy03r8NRbPYa8hqi3
iwa8TyeSqwNIxvKUtGwesZOU0mweEArgLCzRCLZ8zYfss1J6MRJnjWAgygHL2L55Kad/hbi+VdOX
3EMAChvK3SvKsT/aecxS5JJSxyUMQ4B2LOXgdEVP+yI0M+Ql4eZz+XKYsGT1sD1Tf0ZX5Q0TKSZC
fw2IlORzBl5IR6v+hTi5Dp2PC5IB4yUD6dPjzCpbjnM75tBWgPBUlyx2SCs6zhDK2BQ1pQjzcuo1
OUpk/GmKQUqD9D/OINMFv4zqrgc0Ybhs187vg237s++I0ThDJP+sm/ILVjsMopFKb7RzxUQbjsX5
fSCmrPOHSwAJPFh8nygalE3bNp3Mm+tcj7ZVjeSFzLiQfPOHh4ijAs3EmoZvbUYB7e4WaLF6mfCI
BNxYM2NIt9SKmse5jCTmxqZlHtU/tejvu4+3pLj5WkN3wlw5aqplUJ93ZcGm0lmUwY6Qo3d58I2d
awC5aVeRuyolNhJVTU+bTMPNievbtKtiGW3CnB4OUtHG2ZwcvQ6FnAJUkPE7zgoqQIOMIhfVKdsy
VED3E6jZ/3ndxPsAjCfRxuSGG5E/f8+85Zw6GNBR78NIxpkvKyPBZrMQ3mN6fl4JveZdXdDqoqBT
flfU1C6Lca/SCla5fmo6G1YrPZfrgUjymtSuV8vAunwOShZJWSTPndB9sSyfBzCB4lePb5L+cPgg
Xj0CocdpnM6BsMWOQo/fzt8YqmPA0n3zw7GlLk1EbRq9KJOMaUNBsK9UQQvmAMqwScmEpS4auNlb
FeBm2fdrXYe7qYkuIU/S0uvGTzXPEfWJQzgYzq0aymOJxshq3oe7B0OP/9F5sjFojwsda7vgPCqo
T86oiBM21SqUFzSUY3E/imIT7+CE5dvJS5/eRd/vKZ1fOwb1WL0q1dt4Q94O2fy09hq467CTAlsP
8QZ4hGX3olKE7pNMvQKGIn0MEJt4u2mUvMudJJ9WxJPdYzkp5/2R/W+uIQKaVv0n9pE8lAFlEXMn
qyKIPrLiPA2mGX/d92n0NimdhJcGMFf7y0auQmv5DIUwi/nfLSDv95fiafJ5HFD/JWTIJUG6jliO
KThcjZLslZsq20b/sY+/PWWqJwlx1DTN4pQ5lzdY8nrjoZewFxVO5Kx3heqNpO1sC8OWcK2LMxev
7XwsfgE1pfs12U68WBYlU8vIiMEGOcWJMQdxI4I0jlm8H6c3dBQ7P68DayDrrOl/uO0ii4dj/BRb
3VFlDa1VfYFZq2+l3a4VFmIxbeiE08Ub79JgoZVuuLdpwjCG0d8+8wB8Nzf3rSVslwkWWaxuVcaY
aHZScmDnh1b6Xv7WeHCB8zL43WV3f7cPPdxEHY2eJcBTQbf2bHGrVKGzhWny1bYfxjFgl17HiKfd
1Dg59f/4NX5j0J1DNXq6F68k+pmDyIrun1bbEqBY9DqRYNl5HHN/JmLZmkz7J5vSsXiZJdAcb74I
fqmOaQsUkeQ0lfasYH04p/hGC2NTS8qGTER9Ecx8ttaHoW4sWCM8vbq4udrMNJj3mlGPXhaI0Lea
X8sYSs/dm7Z4+UpmzdXOn3njpeaSk/1YA4iSNBzsQs1cVZwr0usBZ0heU/5vlS4PV6W9pdi3E8W3
MQqquuXv71pUVzponHkmCYU1x41iu8ZXwT+h2dbHWudXP/+bgFUC1oONdzLrJbv98i5Uh2WCT8VO
C0kaMjzaQdbjYcg0tFL7qruJGNvCnnH8W+rcMY4VeyvGEWIpOEPHybj5694vP1kS8ReebfWqINBm
U6g2IH8/zIpwMyp+WIyMqNM4y8FuaBXjJNSSW4ObMatxU5Z6UN9DHe7EhDcHedkFpbINaWHbLr3e
lcK6djdUHZiDdartR9SBVXiVZ7jBgHqhZkgB/eASk2h6bpE6HDWLlKEFy4edlYqbz664FYAsNsRC
f0aDOzay35t0lZY4zJQj65im6+9yiuYiaKdXEDMimNQfuXnctKV8gGxnEe7Z9vxtgo+xF3PPAW3j
IgQSw/VA38pDeEnCsBBYO9Iu9cx5aC3QnSVg4eAFm03a4asnAlEJ1VaknRydfpQhFzJEEETq42JN
mqE+XKkgCyL4CslYcWhGzUZ/kKqy7XzPD2gKTygmJnSU40LHKNfkBH5vdlSp+V5MBlIFPfwwlJjA
/FKjGZpY2P1+ttcZKZmoLS5cJtfOEMUkZIR3MtEDPZt+w7V0jY5dmLcWRJHcBLh2+HHRemtx+1Qy
uBZSH7TDMZdeZN+fd8RYQvqT6hD6GWPP6c/PK9p3yc4MY9TpKOGGpYYKqYPYCKVeqjTMR2+VigUQ
fiZtzkZAnIKQdelOE4bFXd2duOBxFPuUiIo4rJRqp7F8AkRRGbEaTnpeHlGA4qb7SrH09vm7WiQ1
t5NyBucWyPQdTMbu3+5tZCj+XyZQ9aDhlRavg2SJr3nJT3dIRh2tcAwzhxqC9Ux3XwRVDsceY9RM
C2I9G5XoxxzBNBA+nKWYMP5Fjw8bqwrRYxFNCl/uze3e2BwE1GJnkOSJQXKO8p65yWyYsGUDijcW
zFtmQ4dZKSXsxClNMhwEcpUHi9CCDFFRTRY7kfe7CyZvkS5j3RHUAoqEyljZXsvmh1THV1TDaknd
TIYFHh+iIy/c5395CfpFopmosdA5FhShWsewKhCC0I15o9odu5QDqEMcELhHevhWiIrAvKwXTTKX
8kYnM3gJboKNR8QFCrBsC5xxWfoSmmpPf0QIJDhp1ZbkSoLysuGf6PEV+snVrFze01qgUwG+7M17
LjE4D9P5ZM0wB7RogK39LTtm45+aiaqmL9bocxL4M/uxK6a48iZn2nkMYlp68JrGUIHRbKs4n5F9
uER5xJVyHwPtQq7aOYOidyXvO5PavB/FwNlhJTSpIgIFjMXNsp5JOgODxeTgF2U5XgxfDDhEchvZ
xg/l9tGClxRG/7TDBXf4TssuxsjgbAyE+tcgPNlRvSBmPlzz5pPmDDOHmCy5XYYNquBK2M24l1r+
blkF3dlqb2pNSGsqMDh0Q1RfLCL6Yq9hjX3FoJs6g2Ww7bV1DNY+AOKGrw4xbCDN4sJGH48Tr8dv
qmEpf+2XFNkvX0k6x54skmC1+tOTaTfAIqppb2aFkIYAoLmYwu3oQUn159KoPf5HNXfRFVkyvCxp
v3gMrM9e5Y7KVozYOxPJQwUwIeJWV/V5+vhpc1t25Fh0FTNszh3vhdUTuJfXRjolU/XwwdQYw3/J
aIOB6UYdpzgmRhxzjRRgl8ea9nvrJ/Ly2+i1z9knr+enS2TwbCWW310pMH2of1LkhaGKL+t7Sui9
obWU/lHF/PH5U/MXreJudbLbzPCGalGKvZCYA6WcLG09HNYh5Ivj2HeVcvWJVT/G/dQHTCDOCYNn
htge4j2gGECPQQ/HWPW0fX3EM9TApU5LlifE+tZF+jiQA6HKNQtROwVSR1ProcAZVapgbm+Bbz59
O4cswJ3aY3L01eINaOWIcs4JN8jLZAum1E6ihVR/OZLAFkavKXgRYI+rjrPMlFeWpflG38u/u6QM
O3YLpsDTheQsiP0YRwWcRtIq+SRpQRnGCYazGCpxaYxKBwVjZ+EiAthuFDNkMcGxiKbc0D7tQidK
W2J9wCX9KjPgq0XicBjs+pCBfRuLSh003hOmZGUTDqqwBtOcGIUuCc+MQntmoo0Ga5fBxKz3+KYP
7uVA4nypkcb/Z8SieJw4e4Sbz4lK4myq4J0EWZ6rpdk0lVQ0QD0nsuVSTWegbqTlS1tBtDBbM8D3
tb7DjnNxR69FNAVD2hS0XdXJlBr2e3KX97VqSj2S40XmDKYxTVqBGNB1DW7zXhSpbmg8nTRKaE8A
8YrF/j3w/YnDLQYU6VwVp1WDAl9V0HZgvhgGwrAH21gpTgho9pYGyPahsgT3BHDl2Dw5FVBOmQsJ
BHU1tnXrH9h2V5oSxJQJ0uP5N1PPzQrSA7NK1sbLodvAWVL0YeQz5JD02/Vv8eqmbEXBhyTmsB6b
2hD2h5Om3DUsIWpFshjXuudwRzEciT9iN+g5HoOZUkNcvKJELqiySLAoj2K1qcRLx3V2vRKtvp7m
xorK+iB4hjK8K3g13FKhiBC8o0e8o3mFSuzxpfnXo5jz4ONEh48hsendun7AFHt3F0/aNrTH0/xg
YZeA43haUEpnYqiC4GMAmsMSliotlNvzqB5A0pMZeqTSIIQwWZoosGWKK3gjJfwK+Sf1XU6f+Am0
6C472XDmLkKS4cL4D6H+P1tgvx72BbeWMJU+QU/S8LtdzOozXXbkoLbXqIMhJ32yhX4Npcluw9h6
TY8dMwqH/Jz1HVR94Kw1Ejjdon/mkPijm3ndUT3DLIDTCB1zydt75CqQ1OViaRCEMmf8G0srvCcd
cpCBJdLyAXEtigpOmEQcOFP8j+0RqKN2ptQ5N/IqdGKxNXvDy0PSkYWVLgeBbDAeT3e2S9lX0odr
heFJ6Pq9LsUFnhFu08BMEFcFvyZwdHDUVwS3kTdPA5K9rxVWzJEKEEHZP4nBalWBpHj0qFlJR/Kl
fLJ5DeiwE3Bx1ji0bA/HSJzoI2ii16PjohULf9AqdbYpDoq6HjVENCGZSycDR5QlMdVAKk2DPPpi
1gLU9ewqYE0U95i5rsB8mqxAXPmXi+PfjkXnfXRFDnmXyEKG3v4Q7cWJCXU+MHb4miBg4OvxpHhn
HA67TsjtESHLcQp5MbxU3v3U2bFxoxGWFeWEdhMSAloPYNzSocSUrFpTB142AR5vRJmRgNduOcU1
t5qn9I91U4ADOucEnSvBYoOnRuWScz9Sw7S6YWequRD6XrixTH9QjEv7ajLpe9unAZnxo5ZuJbRK
SO8iRO0+O8pjtdbvQDETV0OgJaUCgqP+vOElxaBjGGz53MxpF1WLQxva6Gf6h9UsKigAvDkXfGWW
NfzXysTVlMww7N2QcFCUC8HcInV9hnBM0/0oRG0QtiC+t3gC4ZLUXa0PDM1WYfA6RqK7A9vxayGY
yK+X5ROFgQhGdHsfcB0I10BQ31owHeu4XHFd252oiBcS2GBnngehwUR9C9FkUiZ1D5HNcgv04V9I
yZiHwoTLj2bgpWri+0r6Bn0ta9iZVoI7GX3D457UNTtxY0LIoalv8MfTWKeGaIfyzLnNki4M2h4z
HIsHwhUVoxev5RXXVGzedfHbPCb0e2t84qXAiSs27d3ngp4kgHKFMESs/LVY6yjlavn9HTnrE6dv
6CLUk3gPhTdX9lmJCvfWm5TYlr+HkWhz4J+xKgSqzE22E2ywmYztkXW7NlF4xEx1W3IcZvnZU+Tg
rHCmII/kTxHkVagvOhvX2joNUEZSb1P9vLKDO9J0dvsqx3mojGjO5Qq5j+V0TZV2Up375aQl4wSA
d23opsgi4VxUXZJKLfIoakEAhWXkLcVxaFVI0cOBDI8ZCzEe2Y/HgwHykqvCfiZl7IOQ0kzpMGhS
qkhLofNAs8HTMtMfjZoFA3bcGuyNlixnOsM701WAOjx0obTi75c+pOTEEQRfmBTsrZzEaCMXzTJ8
Lz+SqsoL/Fj8IL6kDxDfslMZzFbu8aNaHxK2W862ktEJhPOyE8M7MCG25uq73FIyXKxstlqPkLJB
gCsDGeJ8zQfXRXvQURmlRoirPoTKTH4UH4XxOC7sOHQzGxzaeYJ2NjcSJdlkD/jqtsybzAY+R3P7
6LqaQ8eHmTQA79stHaPthqqnpYi30Zqi93nBjL6QfLvl+atwu2H3ZUUBYXEWxCdNn5JvF8ZTZGVG
P+oypH1QWCVMf0c43yGU7xd1az7ZFWzMB8eSIH3/mh7FgjgImt4jbo8BbDVWHpCpVhFt/G3T+yBV
jjVsdej9MBa2wbeh4ixAyR8P7rPS3CsPL13Cm1qpcR3ChUz/A1G5YFPdWhSXJHW3/+8lLnj5iwge
BUA8ODs1hjBU2niMayFaCLng6wVE44ieXOFWfi9XhHQVrpDvSMZThAg1QcORFHVh7aaVjoG7NfKD
2/ON/AOwV2S2iq4Wvsuzhw1kQ8H/eINY1gHfIINN0cnM14iffn6u1MUl55sjl3ikb/Lec53Jh7fa
Bk8+bO1iSX3zoEBVbZaDFT98F+eC0abDJdMejcD4oGd3PNBNm3ctKOPsZR4Uwt+7Ii5hjJuZy1BP
N5KeJf2pQR2LDpOWMa695Dz2ypvOYzvLCU8Avc7wBcUo8yWh7JdFfW5tbTB7z4pUywtxu+En2SVc
7HA2PkdHMFV1rySnuCXsNraHEnRzBELKQK4zViSt2JnJXbCJ2nQ48uWgBrtJb3NsW+ksx8fQYW3Q
JW7pTJ6PX24A7rzFw9XsdCfLN4PRRm9DxK2veg7GpieLsTw2P6wnGGQVNvkf8Qe0thfFcVbfc/d6
azpbTnMBlck+DxHBCdN07Fy7IWLHr4BZEvDg4oR/4Ak8bbv3QBz5/wwDORiQCNkH3QJC+6oE0NYD
xmr4a3zbu044SLLWgG8FoGflpU5c9kNPP9G1qsfauUucC7IgfKOBpTxrcFTR+sV0enaBjMhzSu6j
7FGUFiIeuNYpiigWtCEhHjsTG9XR2Q8EbXrWFnXQgXwDxfTSUocinOEA5hi/xQGpCdqz9S7Othk/
UQcO9LlVbILv7zHfweVhpqIjr0EDzi6hGIqLI47GG8UTOwqFKeLTRovCHLiGdqXUIVUcU4+E91u1
LH9A7iVRSDesCVRYm7SipnlkvebU8loHE55QNk2uR+x/+RAJLpC2iuP+w3qdnaO2gmB4P2m8KYI4
jUjRvajX4C7udX3CipYbaKp5Rgm2cDEWFrncdeNfSlnaQRlgi5jecEs1mdASOZXRkp2dBCCQBQg8
X0gViQxcds9aNeq8A/hoxf4xsou7CSxI2NgoIx30xgeTbWGCVgtXE8n1lVqknPmhGTSFnQUYjqbv
Ih95zCyq1Tlxd1Pd03XwqjYW8QXY+MEuSq1keYcd8kFHImdYXocRBp1UWxGf/gDc2GJXhcQ/VH6s
nqFd+JHL3AMp5OLrgkia/6OXrm9A/Tc76UtRaCGObbIX3/QvpqnsIoFxRHtwKfVbyOKZgX16ONki
fbUviGBESSeLTzMox+Dwlsf+p664wROum7/8Ld/TFsCHYbTJe+qZmjYXZvAaREv/9W7t82Rc66eJ
gxLC9/vcbJEHWz3xKv/7MSdhh7y9eehgiUnh5A8p/SQHASyBb1ixeb1nfk3X1wQa+h6JtvyGM3/O
xLPT8E6eCKteLRBwN6DtFjnIMabQ8RH/vbD/ZrGzFwUEnwQnq5HHuj7pU81UcaaM+zgjqN+JYege
z9LfvUxs2J9EpeHie6xPcO4MMaNY4mN0pMMnf+nitfULHAy7K4kAeINfmac+Q3KBnqIdetJGLpvB
HJyWiMwcfUeN3ImecPLRz9um1kVk115t9esjagt4xM2e6/2aJvyD2p+W+sulx7z9he0AWv0QLnTL
q9GlyICRYompYkpoZZC+2hKADJcxkDAMHjuz8IQWg3vYpkbsnDXS1lbeaYjuPQQcOyuDTr7bwV4T
xnhq27gTWxdtq3tIDLUqZXPQE5jCR+x+d23ARNWyRPux9KkjmAHX8X9Q4tJvjQJxBvUXXfuspCxo
eAtjvFxKoVgdmpOXhaPwMfxN/DPJUhigQAPP+cZznqNLEvnR1ZdTyifgFNuNrVhjhYlA2WHo0FI0
JVUE0ImXh/0mSUpIz0kfJUmoNRMKAVZ6LHHcrl2S+q/oc23Cco0Y3pVIeKzyI6/rJfFdWR0gaunE
N2SV403y1njXqtoHEyFOii+yGU+llzCQdULHSXslRODUvUveXo/mz72O6qXSsU5p92Ld7XiUnfFX
ueNvWFvL/lX03z5GfMJAsXGFaoee0qV2ey1gs1GXWmereStpohn6bHVOAT4wRSGDJDw99NfJVi+c
Ibl5s029dwnX+ibtcOfTCauVjz6CFhjonqW2Y7pU0wwgZlMiJUOLybJBRVgbfUz/udB8HJZnkZ9U
AKiVSLqLaztFTWhTwZokDF0qMNDxc/aJgagZbC5P/SBXfwTgPXUHgqt3YEp1rNeQFX32wRaCsh5F
7G57K86ei/63QZAjHV9r2DUp6jWPmoj7dP91KWsGLiLnXAugmYHgO8bc7HTCR6x0FG5WSfPdZ3f9
N2L9mWSB/niikmhCTWN1nk95IW7hG/gKK8rY7evuQa+Njr0FJ809iZseQ2Ep9QPLoMvBzkyWkNhw
t41jvx8exW8YuoWY6dn0+XlEwLjqi6lpGbPw7dHwpEmzu0HqDlS+x+46anb7Skw4MPufjYG468NG
gnmH+5tHciVXcREqAxr6LQ5La/p5BrDAgpwAC+NZjWgjVsLEAbJDYqf8bxEhWP/RqKiRoenhZyE5
Kbc7Xw4I/mfemD427ymXRGOSYjTotbXVduXQkxPRBICL/9nLm5dKrUVMSukEaMLXBOyItqr0SMQU
D8lnnUjnedttaQkdOJwJQJUjVGSw5kT0I3apULB71oGqDwgNNKhVmKRVuHFQKMLlS7Efu30PtAvb
M0hUd3NQktwub5nyr/y+3oxCW+aXxpqIsgohcQc/0kLTzNVW4OlLiZf+QOgC20tFO3Fty5i1cn5I
1FlWBAszouVhE2tGURs973vtcKVnZj3emlNXbCPm3+joG91f8dPwANiEqoeBH9HHtYqb2+OfoBKP
X3On/9UFK0ME5fRp19ylF1hKuXIsKK72rRSfaNfLyOrOSmk9Q7j4E5k7TvcdrHJId2YXckXpXHCM
6z1ZhSGsyV2g6LxJ31hyY1oDl9YMj7AxA28hfdmUoL0Gmrd1dTH7vFuSFW2CyK5F2tpPvb3PuZxJ
mEn19qg50pXBFuNLVAiid7psAZ4GKYCPycmbJxKKsfIe90W18vI03wI8V+GASJbzOTnj/r9++Fpm
RAWiVe+6+vL7Wq3SvDTwIil2vb8EGNgxIfsArQEYS0ohvy8hM138eNcqjlhMQmDHby3PGaW+f4Sl
p2QxgRy0GV551Yxvczr9eB6Q1v70YijI3Nkt3i8kwS5zeVr5eGKNH/14xYEGIdJXCKsQlvmXiplJ
Lb7b/jTsR6pHGxtue2HXf4fbUloOynuWESgHMF9YkQmuvWVjgXRxQIdkX40iXrbJwv39ub3dnudu
fFkS7U7IWPwom8WicLB8p7qK+aDBTOI4AXnWYf5Bn5q84YhjzKHLqDd9W2vIy0lF4aGGE3yRDS1c
CmCi5AKUZ4ty/v7AEfHQ+zx+YJVtZrN1BLVkaWlV/aiSQ3LNCkIo55xoI5FEi1dHnhOB40E+U114
w9rPJyNWXLBmgXCkJ4dqRXei5lrf0IBoGEJCVjWcFY8sqdO5PzXXzu/CfmNoFZINX7ApAEcHHTXN
b7Bd/FrnN2WI1IJMMAt7RZLI2EqQDmMVSIj1Cz6RVeSdLfNuUwp9r/ujkQAxlYSEDUAJgW45HsHB
AE6tkMDI9ngToBpIdlEVPrp5XUj4p9UlyKxDcpzdJ8rI9lJe5u65b4gBfn2De5ousHc49IETo5WC
aMrZdrspTyrGjeYI24vPMCqE+DX4XnjU4JhoQK3uChPlqiwSk+aUUbknbpcg4e9GElKd+tPtkRR5
HCgrjg+w7DvAKNMGfb7MsdiPzURzpg/LLViT5soZ/ax/cJSZMI0USxHQEqzH/d087TG61nPHTuHU
ygyL/EsoJJE9HsHQe+RBXB7M+TY0xK2LNmxxvZXmNafA8elCnlLDosW4/1KXEwc0sEUENEtL6AIu
XKOIKFBV8XgBV1FjC35mLkNIA32Wt2FIlHzeAH2qOPlqV62UiPorRKfEq9nafaa8DVUOioXvBkqG
jJsuKG2cz5jQ65Yp16vPcIAqGNPfWPEQANuak140En7IrNKGjUZCQK0kSJSGOhTwy0bWXGpZF1Es
aQ47Iz790Ux+XATFV/Usbt5KE/hekRaULh/T312RH8bgAIDpFh5M8EAPeVpDrI9Kq/dQ+ka5KRrD
Xv20Rli68QM24T7+Emb1c0ZwyBXUFENMiXprf7XceQqe1QEDdYxtqQuit2Jg3zi1/eUCcALvHK6b
/ENmEKzmvuGui72QPOwV+maKZvFLgtETvsf9AcKxlWsVgtG6hw/NATk/sBWdEsqUGsbiszf+Vrpz
cSWJyjrbmHfi9bvoJTY1PR/jePGlix2I0me7Sz5zvN5GAQrvYTO/9zJ1TFBwfUWjc+H2srHsAL1R
waLA6C7eCTQb+lPXzDxjWBehdCzGp83g3+CiX9mQhqOIBCMs8pU2vl/zPheKspYcCUMgAwEsclme
u46ggKfoZMUFLg/R/NJAXQjJcnV28TFRk+4en4A3lbxDVpyHB7AnxkupOkDQEY4HGGl8fqqUCd+0
tbigaCWRLZKeOiauKDbQqpXnDbtf1jvfCHfnmVKNy+G0H5q/kmk/iz5eCfne5rGQnSiJAhnqnZfm
6WDPzKlwO0ZdsxmHGz6nYejtOViR6vBTHmi7iu0LcSmgKhGlwGpWrgvg1wFd/qQ15yQKevUufWgU
kXHAUSDluH/jMHyIOo7KKma83vvye5QjwQ364o1SxmvExPT4g/V/TtPLOYzYQfwQu97Vz5CS1PhY
qGsK+eQu1ZHkVOXzJ/xc2pFojl1ffQMV2oC9MksKisFvsBX8YepY9hu6j12gu0jYHjO0YlUhTGM2
0EISxliRqJ0JEgrD4NCM20Ttn4MnRU94zUqzmK9TceZDPU5INJJ4Y8giM9E7XcazNO8XxzMLC2fU
jXZ39HLfmcDJ9nv/ZXCECCRkGSrFh7w+hCwQR5ncWPS4bHQBcKkCmoC61pNUqmSWS/mbvbC0501r
uv2P9vbimVeCiOrRRHhWPZpS3iLjJuMni22XkkH9OteXH2KzuuMqajjy4QmFoiO19kYRqFJg5pGv
zyjfWcFCb8fv8X7p1ZIUpaOc0JFe1cTkPavExeVtEBMaBvHjznN3dTrnA/qA6KBORFgv7Gb5ULKF
Pr1d9CCu+LYJ5sRS/celoPBxMmgZqGSR+hGvAlMOVgK+KrQ7KI9MCs2J2d+TNl1gRzfDFXi0XwMa
igRomuZ8LnON3gqWF1rVoTCEsdLMUjocxBUTkIPgkELc4WrrJ4CdvNyshdQeAXBG1gq9cN59OX5C
CuAAx9BfUYmukLJCGsOoWDe2+Plj+LCwZ2aCBHHFE38F0uBsdGEJOrWZ5IGLk6T3j5qM5nPi6gU1
FKh9tn28hJeC2+W8ufnkdpWgkQAqObnjUSGVHFWXjPgkfrOM2kXCLp7WTm3ovm4j2yOCXRPMkdAd
KWn/jyWPU3MeJaYH9O6qbKg5czPu2GRGmtxINvzzogLs+NKvWDFKBDLY9NKd5v8hCndOyjcIbxP6
dDy0xbfH3EMpnBXV1Bt9hTOk3E4MZYvr2QFgX5VKuBFL6os2DrC6PuzFHq0R8cen9B9Y+6wJJx4d
hGisyLbOc8K2hwa+hfB/RWufsSyF85IzcgW2VIpOYnzsGhM1bflGc+wT7TzbsoZMrbfqTHQBSKKx
BKwTfVvTmntgf/l/44XyLOQTedP/D6rhnEN7p01pINeimPdSggK9HFOFpAM3wXW6D2r66waHKsdI
adGzvOG55xUVUTtRNioU0s+vu8800Xzbx09GS0kA3nOAMjT7MF9/pFadtSyyvYmd8H+IC/KCh83i
mGEOdQqTltA5RJsCOnqi6b9LoIAkCOmzEfHx2h+Erld2OkHHnPJAP89x4Sg92irS+I1Zcf+qchNT
xsBnmQNNLjQ6AcHg4KnZB4VgySlPgFEC7ZQAtOjduuvas1UVLu1QbdF1RwG2Cews1dyn+FyvBffu
ZZU+BpBK87dmgQv+bmTWI2f7JPkKJVeJ5xgDif6E2zfMKVbTq9PmxeFDCQ2Yp8SCN5p6Ty8iCLUg
JFJN9EflhscpusRd+QJsh2IS42R+ENvbLG3HKKC3zfEysGCDrHL2NtFeOrQfpR59R7UmbGmYAStD
2AtY7fsDf7leqZZv2JzB3W2ZPK4mbz66+qyFqrDr3j+U2PTbuM45LkwDhmv3A+GEalESjC3fLB98
299RLtfPTjF7h7rqeeGX90zE1tVqpR4BnBdq0s6vWeIAlTRk5mSWlsQC/Dd1ob2e0s8NfE0rKtz+
9Z4NVy8QnvBhp300B4m8H/5/QNVy5JhxASUFw3h9mIaad1aUP2zNKSIXYCX4VpRBSIHMn5mUsZ9m
XPEM4vBmX6B+PPWwyk0FWSF+dEVFLO2IzBNJA/Gfjd2BSAv//IaO7uJIVwfWdJxPKkbT+9Tvn76p
ZQkfoQc/Lt6jRhIV0VtK7afxfnX0H0GL4MhnUrOYOv2bE6R1rQ5OPy8nfVe8grYzMnnEtBGd4am4
ui9VwlNCh7G92FuRWT1Y9M2+zjWhGnP3ZE8t3YS+jrHYKOLVsKHYB5MKnMMoYNeMzGG5QuVBNYhn
6e/qkGygljFW3dD5cILCnnp9cq98p+9NjctRwl6uTcvJ5FtA2WiHkqdZfNXQvf//5E9At20HVrsv
o+k+cIVCaBAZ2WRKCeFWaRZtif33AoFweI5lo8RO2CjZxMJX23SDBeikEjlZ7JksNYLbV5vb7fy8
SGQWzhjdVJShBl+S45gPyf4EOu8GKODptX6CNrGVIhIl37KeN0qFeZqYYCSIX1WSPtnwn22y5f+f
Q6YzBINoRYzvnSsveVp9OpD5IGG+5zwX3YT29vdF60MxMoI1e4r2E4cDtAD6o/oe/onim3gVkRT6
bUFOXA2+EM0+EndRiUgdGuNZFJI5dmAlgIkYq5NvwMh8CxrtRnTQfpRGXm99GLeB9dU/gKNQflYo
2HAl6teEUYuX0JjW4ArsBgsRuJplRkHfXCHREQ2i1DC4Sz4QbaQg3RPTwh8uQXe3mKO5JWpJgcR0
vklZ92WOgPkMd8eMdXtwXsnEtnzHWqxh+kmpxXlqFfJoRY6kqLTLhi3fQDYSR49jNbwptxzOWYq5
bPn4n748qiJm2P5g23wIEG3CkJqen5K8FuFXgev2pBng0R4YR0G/2cdWErAJc9j6XPymhJAJbLVr
GhPJzeDSWhcGwVa4Hb3gKhS6t3onMjcZKFYGPQIowVywPQZ2T4TtdHepM64YxTmCwf+UVxaGPZXk
wqnpnAj9GC56/Zk/rXXlcRDOLVPywar/vPXc+26Cs0ZzY0KcAIksBXPEPqtLwFrQTgdo3BO6tfsQ
wpXYNA/Maszv6H39SbGciLKeLsWX6iEMDBisDIhWvE/oRtykJRJd2klenNjr5x9Pdb9etTfJm25F
tkGZ1z60WEYww6rQxyGH5834N6bwZ/t8DnJWkZ5ysrC3Hv/ni/ezCkP4Yp+M1mpWt4HGSz3zgB2e
58q7Hmv91fTEUZduLEuEYEr0JO9OHczI11H/1mBFS87KEdO65oPaZCHMyVZWoNwriv0OWTQeMw0r
/MaWtzmy676WTeWE8xKjEPXFasLnORY0DRgOd13CqXFmGbdAWS4RhFFRpzR9spIxQOrG0FG++gjY
hhMurLBgNRoZy96r4HR6m1AWaa+sr/wTnmJyGZnCiE9hOwM6KohSFUigcArfsVNfaXtIjQLbTPrG
tNJAPRdjZ8I2FJqPGE/lT0BzjOrwEh3KLbP93LbE/Yg4/wOPEcb1sVz/HoMexyQ+N60zmakekPry
kKyM7zdpSUrS8LW3id6jTBI5rmk24FmA81lLzbxd1gHh5UD0lQ8j4xfR+Iu+o8bNYu/g87cnlj99
rbQmQnsK1+MoU+gZJkThCP6HwIfAKMv6WHJ8r3oAtXR6h0fcnICR8IuTItA4mjZQWTsga5lm07mP
4yWev+ONisj8lhBnxz8rO/tTEO4wTL/tob4SVoGYOSMN9e6lwnfHT0piB+Z0j/mnekM7pWJN0EMA
AFRfqW1EEiHSgQUvZKZ82Ac5Lq4hknOc0l4m/eSJ8+E+Z7F8A5uyHqJvvqf4BBJBWve8aWJpBMZZ
u0vZZpgZFB28AfQB4sf7EgK5cGnBWyFjtYnXLQTCuR8ef4LFXi9Mv3Pm9+S5DwAloDGTreDRjrO0
jn1UoJy9BUFoEM/ie8POFYp+z54k/cQwip2I9jJh2QiCoi+Ii7Xoe31eivNVMtdHt5Hx9qmREEGP
oiObPP4ckeZ6Hs8pt1ZYZObL+jjFY3GyvojNuGElM4ADbVFSjCD0PKVtAEImL9mpvX/PwOTosafG
wI/P4ASLVkvX6XGBXpNhZ9O/MyB4/HkaRjrtUGDb3FRpux1n4CwZLrVxX5ZqFkgQmGC74HlrHjfH
GID61z7fyQ75ErOM45VdxDDGQrYR0g5K+1lw0FZqFKYPE6mvBpQeNMsDc7rJs+OoUpC2+jJadqFQ
Rhc1IOX1GxBL5WDQ8vNUJKl5ITY9IhWgEDFEuRFyIBBjHW2LxYYXSKtLRfJZAqO9HYmxSzN9miK+
3TMIZvzTwjelK0CfTIfcdeqK+Wtkqyi4QOZ2HytUrg7wM1PSGSe5VT9iEufQ4LAWyw5CYB9B88/R
x4+6K0IvNKE0hE9JK+NTfXSC67PCRlQEon99m8bACduH6fWgDLl3grAtvGBem4BaLz1Uktxz/Kp/
cLQZlq7MJY5IXg2y65J9hxifaKRc2LqsdkKyShNtq/Uf9tPQkMuaDT9hXXMFP0UcEFCxxhonTMMP
VcWYRKvqItt4MjYc6ag61zC+LeFUF/P4wvyNB1JdM3/sR5i7ahHBFK1tzEKPqgOHx/6K+cwW4LQU
HEy2kQ8S8fCmefdvcyKonmqX+5lUFWxarSSfn7fhKlK7N5QXDV+vzj4EZLL/4RBSVoQrnJXp3ika
fI4KwEcuJOmu3UprXvjGgeidwvMf9pJtTYqJDeQa4fnT3s3HywJskUB1iZD4FKc2QON8ZELniJrY
kefIYCYeIG2v2USgxhICPS9Hrk8cCJOz4uKiWaw+QEyWV9hS+wDV5NOXcXVNgHku1C/KQGgo7p6l
c78HN6DLtnd8qeQ2JJJ0mviBdg9Oe/EvPurwc8/u16758qrv4t7yfFvO2UgPkQ86hhw2wKF5gnq6
DmlZjDp6H6f/EHD+4iJVqgnfHP5afZ0JYO54XzPB4o2v0ni6YkQaeI6oWCJQOggln7MJgHPtb6B4
rb+bN6D+vMC0zbS2aMw3LcOd8QVikhzoDwX6+jfCV60XptEqOhKKW5knjo5gdoRkl6bveaD67iig
OaljH3HhoqKI/oOi2n/Glkvx8qr0fVDlanUjqTp6J5w5iy6ll3951/jHMi6sj3jMjU99eHE03EWP
8EbWIezLHx/GhWuS91jwTGnifIkF+dp9eg2nQiCVjmzBKMkAZBRAxxrIZn7rlGZrPIA2D28wlxYh
rXDdCpOsEoi+EjFgGA1IPjSUlmpMFSkCcmEySAFKA4OCBKq0qi82vPUWKIT06B6glN9IBvRE7qXn
gvitvMmlsWhN3xDjoEheXePcploU82iEIzLYxhyETOI/f1kZN0dICKiPdoqGyvlD7xxPUvueDkNb
BwAT5bHGkt6mZDFaMR+h97pWM5Byo1pVL89VidEZi0o7PU5G6ogWaOAdfsn5Y+CWdFCS2pLURCNs
DP4ojZof82+tR+V//nP150Qh/rdDX+DRMf/EBOURgCLiuqzZ+0XzXz47+WCQmzsK60VpZbbqLlVj
jjQWDbxetzhNFFUtG23K1t79+u+8m/JlRNFk4MBHUneF40qAuzaJbMqTNtDP4ALh5QscxpI7ZE0E
PlSFeh9VeVkAxSv7RZaHH8DSrqrHt6MTbc5THJDQ7GSgKCmW+/WdXixQ6kPt28pXMcfwCf0w8My/
sfzfSqrW7Nd6BwNgnJ+eH+hl/wRzxekHLt1wVn7Jxp526pFAWsPNYZ9mUNKwZkLsFy3NpVu52kA6
cb4a7FJ5L5ZsHZuVb8skNSmDi4ktuEQMJt7/2x+ad2frflxIcesumeDzcNyOZK1mQtc2RfUriVKs
uPpyeAaAWUvLDkwqPGpIAfm9uZabXufoJArI697N3xXL4h2TCeu3GRG7YKvds0ihMAeWsrNihdzl
rqr7dK8H2ORobDZ8b7o1J7v2BJoodfid8TSm+ThafoHE3JHTuW5+uGDlvnz0HWRh7EZOkreEBo83
h7i0Es/zwQSlBRRX4/IjPjuYmaDXAVJy7wojYEtPuCiaSFp8bLTVVrjUVy7MMcUhTA0/PehuHbkR
w+L3T9LulQxCX94wAptqWbKwMIGjivjmGvr8e9VtAOpcDFoHvhTIPRUZIx7CFkzjV4+Oo9wloona
hRbBRyfmMq4oYMhRIfiNhbkeoxrE2VYw9aEfPEP4DV9p8ON0YOBska+wF4QRGu7SmYCe7d510F0/
KOPsn5JWWEpZ+vsXF/ZotX+lpiBtStZ3jVY0TS9kr6CUgP+HOrVHMHekREC0cD9rR2s6fmSub2h0
gCXStF+27U5NOmg9c5q63aJnJMHFiFXOCgQXZSPH5auhGLvQIqgwjHXYUu/EvoC2GT9dFDbk+5JF
Wcw4mUMDJhiT1JW+CuTLGL7PSYiBLYpX7Q0kvsNCD6+VBuBXyyWTFBWbV1u2k9W/rQSdQr4Q3bw1
LnIPHr0l4wcbpWB2LHxkzIQYCuIfFbbuvXCCfqNiC/e5taI5WVuBXBWEgNwW2HTdo04iY3xzmL/p
0WwtvmZ7D2tkgi7KIlLClP5rq+Et7ar5HaBjqJL/CV8qIGWg5J+XwGtY7+jrnaNTE0vKsC6HLLDb
ta5MEIiIj05Zy+StO+XJxrEWWG/K+RGiHyxqvf3orgBJaWIwgtkye9cA8sn58iRuWpmmPodYQn5O
t1IDvA8cv5OjgPQfNrEajXmMhWzVmhNlhfi3QJtUvMB6ldAvO6S54O9VF5L5HLlUGRt3Woy/aFZv
Sf+ctg3HdBgcLAaG0mdATN+JN8E8Lflk96Bb7OclFcOW4EiY2n1ekAinlnhToRonRNlnXILIgcEY
zGpEx/dHLr2dD71jPia4MMGrzpBnU0zM00fbR79yBmCviTTljMjzBDuBcwbha1QIk98+uUerejb+
Qm7z32OcOqe87sXQfNSGEOMZhv7qBxSKKbKWtxUc2cQBcAVOflkrZhEB1O53M7RcHUz2RUdkIJ7i
RJzbZlMESDIFwKCT9nh8hHYx9OQv5AUPMkLUhlqdre5bf41qgyyp30whp4s/t7pdeCs9QsrnG+FR
cbqLqMdjuruLq4NEHJQcEGYq/B9MrGglMvcZlFngyE2G+6x4b+Xk6vP0X56uCHRCPNupBIAIVPG+
VM2xPMG/X+FXsWyo8C1a7IkUe31jUK7ze2Lpn9jSHZNHn19HoHv/iqTomeDNHArFXWdUz4g9l8rN
VzEKvyYZZRxsZQrt57r8sSeqs8GK5TBwZrrZGVShg9rzLcyhJL0+bBk2ib2ZahGwxKiFVrfs3UEu
MoEjIAkRyXz6fMzM0e0FVWqV7jBYSjFAr58/GuaHWTaB72PbYSVKqoKTs5aXgMgGnAp/mqXvs2xf
CnPYPS2HEsWs/lUmJjHoYmgKJCJ03coP4wRXh+tkan6tFkbaD6V/MSHRSaHFfCmXOgZ2RUqSY89s
5Efs4x+jp4FNTAJuENG2sYjzZjT7/EBwvcWtPcsndn0ut2pchbYGudSA7ekc4id7MBFQC86L1idK
dBcoUVNMrYwpYOhdSLNJMJRUEwFJDOUp/52TMteRt9FCD2B2Q4fnuGaXuPFavWLQoKxNNRYMm/+4
08o9FUnNYbMO7uQih9ggTyrpJCfV2B9PGWrBKX9sjF+NmngRt4+6rlhtmjTAvnnGChte4ESBsGD2
wsup9/Bm4zFk1vHlEXsGZ441rhG01uuia00UHkgvbzHEK+Sgyz1q7ydFcs6PA/NZwQckttQZgnC1
xMDPR69/iGFe6icPQ+wP18sm5+3JmrCZyCNvurZ4Wy+GlJeSfSKvhluZla1dSTZ5peQCxPwdUiHf
wJSe+H5EnUCyBVD5Mq/4p4FVgNCWFYm+jJqrCc9KZVVffCawpoHj1bmS2czPbzBTtdjvgoUr9Mcn
365i7q81r/dZRLJT00+tYReodNbtqJfvrd4wFkK9h16T0X/rZXagCsyScllXxYNnfRaNTsNvCYp+
XM9O1i8/L5gXzfu/Ce3pxUuH0ZFwg4lQ+s3vkTEWdUTa21/miu5SvWBtXJSWp0spenhc7UArS2p5
bgDXvJlT/ybj/AKSb5TDDelSfu0IT2pFH9YEY5SJM/5gqXIeCgSk8h5Aua8Qz8T4w9ijL+x3+hJl
RdYaVKT37dPkvSSaOgBIvooaUd0A1FPwaVgtwFb/JgT6DU3m1/Lb96hpDrNbR0AzzDY8z3YLE1+a
em6MPoTn8tNJpPLolJL9mWO455xwX7MPjOP0+Gg1om52hVJtQngJQcKo1O3TyvPAtJb+pS98B68E
2wCyWiZp8XZFEWDC3XAWUIXs42khe35ilMX3iOSzCkGeFk6rI8+ErpNi/2pWkZVRLGAPDS0Po4bm
tklsEPP/VRIjIvMlpl8NMgW2b/RqUh66ZGJBpM7G7KM9yLk3gKtpEHHzP4jjkuwJJNZeeiOibzcM
R7b7+VBfpEQx8L3v7FZH/ag34kZKnfFP9Re31a4fwayvbIpP5iqZsajR9VPCjUBcdQDDhBHqiH49
pZURIXxQ5S7GOKt3KHKi09ICL4Jb7YJ3T9x3ADz7EW276/RSuj9/jWMVQl5lbzBi9eZ9+sveqWdZ
Y7gwXQuMLvv7d34zdATR+h8lED2d27SgQf1TO6Zr8+VA6uXSWE9RzdbCf0YYaoaURaCNgGOdpg/l
ukJL1FIqQNBtdO+hFG/kOvlOeFa1dIryt0UZsj9yLBszoKvqKIEX0uG8bybh5z6bdS0p2sfjOr8K
qxQ1iCfk58D3wIRPwlidT/w5NdpbcklsZEZEFCHrMFJ35w/jbNO9KIFUGg1fDPySKUbD9JGjRhAk
XWXDRDAKFhwEhsMq0iUOJueo+F+CCXIMBRZyi6jVSKYqgsExbOaE81mp9k2VBjLPSWO6bLQcTS7+
Ika92TQLyWIG7ZQy89CwJU2A6dE+71qk7jIjonpn73FGCoN0AO3UE2tq2aQedBcCZrcayfg1AjKN
yMYnxq6kT1wAuMTKG4cfYBENgwobHYmISZcjwV58mmcdaD9R241NKtKZQDRFQZt57RkkwnF2Bv42
eFskO9p4u4O0OQIDuU9tu4hjs13uIQHT4sXKrZ5qh+UdEtoRoufPwrfH19Gt59/9SD5uicGytPa7
ArODyRMiW1g2Yp5GxiXQ72jE6izoxesInpnfIegJsl4Qse8S/CNAcNZsZlCfgfUkyLobpAqBJpID
BcBckn4MRnKu9BA2UuVAp24D/vqsd9N2HyWuqv688BaPp0dnUhR6fB6QdYugBSrVmuUIGZal4ivt
RBS+PVo7XlhKL1oiPXKuKMPUrLmfwqlyC1Ddacxa4Jo9IE2ZWrHHZf95IpPtBgP1SmI4HWNNIHDv
o2OIFIYIRSwaYUKXQhvyX148ZKG1boxmQH/wJf3xyJksPlXcubqpXb9FN+gZEqYtdSymF53Hwgao
+XrscdeOr2ncI8V9eaYQorGC682bvuaa3SzjW405mAMFpCiCftafQKIS9qbl/GXFvw27NDb7Ycxi
REQw5MYwhWWP8zHnyEli9LQNOkQEEzOx99cI/8TIjCDQmS6lVkceVpBlp3YCdazGWZKEhb17f4yp
ClNMHBS337WRcbsJh0h+8siCTW/5S2Zwc+xsTF3PfKrAdlLIhvAac7PxpFn4+dPtukoL5YQ5qF7C
gwDPnuy3d/3YjqOTvjaPdhMoiFYui+QiKMqb4tnpmqssjkBekEb39tqMuhsRdrJhWoe2yexiU0X6
u4ZZ0SPn5IIeuZVNu6SRO1qlw9izsMdi7ee4qzXiFhhfj5//89unYHc146AcU7XEW6k5FHlmELG5
3fH2T+E3yXXPNkKJYfL/bVVrmQchRgPPs6CMoMunTv8JBkTfcKYQu9E8rw/E8fkILeuPpT6b22wH
h3DRDU+fk5O8Qd7f553t39y4H2LFbw+DWjRWvh4rxcuJV95In1xzxRCNOUY8UnoBUD+5PcnyDF8a
QVLkah1NYrzzaBY3g2qlkYBZdANSAu4+8ecCWI92kDx34u690f7WSVsnTXY9/YVR5hd1J712Wflj
YTBjXyidFSTOA4TlfQvns6HtsLMMpn3K1Nav4caDFnkH5H2VhezIgxUAJIJYp1Ozi5N9jvrn+zuF
52e3jImvDiWfS4AMcJGNPXeIbAsUKrTBKZD8PL+fva1F29/mB6ptyE0Z8D2ILgA3RO34L3DaFPqL
v3NNMTnaPt+0ArpsORKs2eWdbaJhSX4C0TvjghAEILouL6wczNX5chLlhm05oX8OYkBvn6lq9Q+O
EKiUWi1hz2IzD904iNcUbEBfG77YdseIScJ5DWIoGlScLIYG36fNNaGpYlEv7uBdnuE1FGjrNk0l
YJdS7vo9tXHKBmaUMAon+oZArNHw0s0hNSkEURLydhoVk26jbwsQ+EQjuePQdvHuM96Qud2/uFGK
wb5aSPSENUEvADnTrXCICOOGEBcame/bf/e2PkKzVAX5FDMFwVeeuQEe0rnFblILCE5jpcRuZZ0c
R/lQuWefJIrrxd7irVvgeN7nIE8PIYT8j0vx7KuSlMYVt8oAWueHPDPHRu5ryeDgFCudU88MJ3pq
4/crsLFxsK6tmGenQYxOtdo+4c5FdeMDYdtXYrPRQe5k5BrYJhe8fLyCqoNGYOzurCgdeUDTe+gU
/kwRCPpfiFZbtsGyIIU2Mp9nqMSMD+1tez9KuadA0aI+g05hNKi7/aQI9mRbqKOZSZ4BkMAsI2rp
RdjkDQzO0C3hr+Wzs7rfpgE+XNfi2w6mW9/98Kqcmchlh36Fs6e/VfrxwgrhtHd32IKj1mBzHS5i
/df3OD0dqP7rHxiSJYDhKKf2vunOEqDfrLy1w7zdKs4cPu8v5PHdhv4Bs/A+lLE7Np3rlZs9shQH
A5f21db/2+e7mdBJUmj+zr5Wnt5bJvpVroP04G2r4u1aRWNpR5x9k90KnjFTkN3/QqetyMIFWxdS
ZQc9CmumH1q2eTLL7TAjzEECYBexGPfAwXk80W5BttgaKk2a1sbFpXnJs3KLbGKdK2HfmO5bpojF
bgq8Fnv0kakf2/mkGcyosPN41q7rc+px/oNkllSRzCICyoW6WKXC1YHNMK6DsIeC5awPl0XDrltT
K8WXoOT4WHxtBJxi0Jzr8HfYNAql8VWkese4yzkAIOIQ/9YmLisvrFmqEdQ1xAKSg358MTD0L8N9
VrL1dP4gcy67Tjuo/JHdbxRE/PFqYRFLWel6fbG8fcEYsU8pCq25A3S9MWpo/UCETBZmFgKVVVY3
o6Oat/rDG1L73DWtdo/znhFCFvHj9ZctMWU4w90WH1IpoOqzfmVfFpcA1ng49dZ3+OK+lMHedVv0
94bNnOWASqGVkJV2mDWGkgB6JRPCdMJ4V3U9nbcorxTnXahrFyst0lCh1p4afpxW9tLDv0/05+rr
Smmosv1rJn/75dL8JtEtmS6IfeoG7tDnZu9qF6vq1QuaQn2JvOt86YnJZTcjayFNd+6COx9oUEtp
F6gYxZRhAbbFp4FFiSvGa98dsh5s1VTZVhQIyb1wfGaG9G10tFvwaAMGhVEi69tv+ctnS0m3Q6yN
Fj9+WmiECMVLy89TQYYWmv5hkyF1CMKatGSsZWLMfocZFqGJU1AqFYbfylkRK7hmFq0R3pBOR4Na
GDGsZ8dgN2VPTBLvCHk8Sl7oGck9WA97HL2+Xq7su6Xa7wk0VtDFIjY/D2WM4Ox4OKStjoFE3PqQ
hp/nOUdP+tXrFQhHj/3umAYgX22thNIO45ss8msNaSdbmT4U9XXXUP7ltqK/l7ETE/sW6hNoBfja
v+jxYuBuzjNxFUZQEAgt8hQYrsDth120OQkQ7IoIFOtmekymG5opvjZTh1cEMGSDjEUiYVRkhlIJ
h2CLQ+OlNuXoAPsMVMDETBigiKWzvNnpXQZOT8+Aan0HTyyx+ExA07siXJXYrnWnZ/7cHrc1AHCB
MiigV+uGAKP45rMRkHIfSVjvsiLdK3Lb1SIOMmQictLEmD7t3iuAz9FYbZkBitryei8gTk+XvmX9
khs4S7ITsO1q4QhRuYl4WOXD7sSKoq3Nu3wJTrAe5m3UeEkBlScgGO6AyP+E0W1s7tDQOkBxzcTd
d46NeymcR2ZYRHjkqWce6raeD2HQwCDCCokRlK2mRI8ge0V4a46f1ReElhN6ySJSWcYszVzyb1j6
4mHj6HGEQ/0ode1QIjzWDVQ1LfkX24XhkQApm1r/pF/d33IbqsFXeeGz3EDBt7EIDbUec0E2/o3W
QRM7/xUO3JS1pX//dwF1+1WBSbj3mtuQYnOswVTolF4ka0z3FwsH/idWldwSyg0xuLqjJ8Nk0UsC
3P+fNDNf4bVDvmV0pgWNC7M6UI/W71rn9TQyneHnuo3X62q02kZ5tyI8Ql6UQzHEGVmyI2xnfPzd
2T7IIwegzNPvrQEhzN4AycmkOEQmPm259Sbf1i9swEFKx27t7tyL6s85UuR758LcL9c88IEIYuAS
mtIndWNkzjfUc/5EAig4CtJKtv27pd0p0qmhxb5yLmjQiVEtpwH3+jxaIbQ9jKHmJi0g2R0hNmZN
BTWEshfRvCJuh9Bk8prWua+cQ1DBfalX1r1l1XP0NGEH/49l2FcQW82AFDGib0L1FR4tpP5uVzTc
05982++aYHcTaVYI8LGUy97hp74XE0c5MG3oyrxp4XAo5ce5fzbbW550ji1+pA3EMHAAt3hYo8If
8zMEapcYQiQdc3mIiFVFIAXHw5rS4W1FXcfKv/IyTZcA9YuYn9eiaJluEpCiEV6vHO5kEZGPMGBr
ARQ7sPEsisjHvRTddORF5fbZM862BxcU9RIFOVSKFAF2sqqDQSryDBvBjarDjCBYUfsenEytk27A
elhc/iZyi8sTY9QkQazkhMi6Znpm3qpo9AF409sK5H+xz4aBA6YB8KMIfszfmim/Q2Ra32+jpmL9
VWcBbMhzpWC2jG4VcSNhBzona1sLcPWvZLDjzydXtSz8PuHB6mAJCKVKhMEFMmi0BCYFdgG86dKt
lbelD83kgTBy5eTKcLyiWaUKVPSvz7vPe+SfY92t/3jU8mav2BaRxyrOmmGY5rBxJgPnYAqgmOLz
UqY1mUBvm3Ig3wVXY9/DdL1op3qMNGKNvsPA3y5QdaWn8r8FaHUEfa0oKNA1YAk+yIPvnkuIRBsz
tEqlivB9sW4/B+eGpRngByFHkL2o84RkXLdudUKbpWa2nxZEQ5wLtWg50aEgJ0MsMIVpFi6wplJY
QdUJujhtUaNh1/8rjjTQwFLKF96jqOU+pEt9jUUhGeCcx4vdwkyHunGpQCjKmgk6PIfs5CUgVglw
IijRm8EixXQ00tnt1jRtpSRiO1nlULPiyMO7r4vLskIaxB6axDzh8Jgaf8HVo7CM+cpnmnquoVCr
2Zk4gNXQK3pud5Fw+VYmP5R7modhVmrzGR9YmnlKgl9aMSOgX0UyU+HBtB+qFPJ8Xzjzxl2HdpwW
1wfPfsv8a9IvXQVPoJ45RyRGoSBYoxef5Pm2RYyKTupdsMZMUZQxEZvqEAVA29ClhLdE0Ks1BeG0
RfMjtFsj3Ighl611vA5SRE5XDdTUjpNoSGhWYP1FkU5MiKSP3hzvaApUPf1C0WcLXH6pDNTdJEct
xItBbj9urP6NdjMZvgnnFJ+RoMDmMqI6w7QD6HUTxxon+OUiSbgVyRtQewgVg5VTsyuUUcAmvVlg
6pZHuibAJmwoZf4dhBjk2UuJBG4duyAfr8O65ORoUvwBGQpki1axdxpVN26mO+eIoygDvqYv8PC+
j9iR2cw2IAKgMlku1AgkboZcrNxIORK1bAyPMGUIBl/4ET/8CYfauIHyu2CI6V1rz9uapbUNEcfG
d3EOlzKxtzgALBEkOaKLOOTAjf6DDeQ3nJgGDP/NYSTXohSggEPkLan1kObAvZXy05hav9bqGWBH
nzYXO/9G0fvPSB/w+A7RYvoFVtjkPsqu4stw5KLTNTSGPEbc5+BsPyGAQhg9ujl4/1finWGVhyOa
+XYbMlI44oAr0eFC9X+COma4vNkXA9n4JK3EH/08NlaUJqi0g55jIkOCYvdeamWfU3mYtJ4bPzAk
1W/TR65fVtoxdUeEr2Eeq7Yuexn5I/CajWS3j9Rebx0q14G7DgHz9Pr9E/qdRguAeJVzUI2nd7LP
6DlM97iOm+sfG4vHrShXC7UEgJqRZAyyD+2ATpfqgSXRgLbekSLcvVjqxNblFuPUE67BrEqtyjan
WY86s670JOEzEt1cXf3t4JcLDF3rA7mlUC4fwlE+QsfZQPfZOVrRkH3NiI41qYP+QUng6GvDuAJS
7dPrtDyQZ3I7oc3hP7y83iw4CXQRWV21r/Suh+dqncIRMn7l9CYjAw/aXftivVIoEPzLznLBFuPg
sb9VjnWteXt3Qx6w0aK2pbu/qSOBhazEHkyXrfHIFtOESL7mVKwPv1/avs5pvZwazWL3KuPHtL7H
/CxatuxezwYwoMfu1nLv9JJQlLtt0bwr5a9/+viAX0g52e3OM4AZqTmJcUjO6tbz0pKWHyPillXW
LADSAUZFLndd7FtmZE7Cj4ft240k4Km4mM0lq05nTlokQdu5TbyxbU+2PCztdNH0pn+Gf/k2gViJ
/QPBfYCwt5exjfcPxhz5ylnwhbX+OeM25VbXTJNsrNLFq2ohCCoSzSQv+n0kJ1tkFW2cK+PjzLjO
lm020uNvcpJ7v6c2E3mAZzSG9A8t6nBhib7GaEYZXwovvbyROJH1Rul0mUyxpfCQmv6oCPay5IU9
jaWh+YiWF0MPXTrkyEgWhDpkM21vhh6+oTJOR+8MqX5clbzihP2lGqCVIHAdBluDFlQugjQ+G3jk
/qqlOLWmV+3Nv4EbSbSMTHVzWlDORSrgZ5Wy+LdLm/pJf46woFg2IoNlSV/6RAneLsKUo/eseqPF
jEM4QKrWVg0Nn69r6JLsk3VuorbYbKzDy7xuxsI6urnJYIGPfOF9AfQGtRboZCBAWPW/7af4Ewii
EBQ0ALH72rf8btdlsPAZ6wxtK1iDRu6HyNLdX8Qeb38Eqv3+gZNtPeD64WQosPgCiG1itGR99AUt
kkafIg71iMlqVY0SNc907inooGdt2a1PVXAKMYykGuL92LGnJzR8Fmfmytq1IfqzMRN3zK13I3cz
ke7N2Q3Xl19IP9WM6nPuPcd5JpRmV/Sj5Lej88mMGwSdR2C8QwwGPvQ529nK2cQc13XlkjajN7Ql
nBWftjSonIBJbSCQnu3pKL6dKmPlr1lpvLLOvVrDV3xiKeIoHPttqSZMOzEGmgPxaoElJXuP3Dhj
x2z1otgFJdot+EOrg8K1/pkBypMIsURIBi2sbAbrFsXPN6NVwGS9NrvZisfy6z8wtrmXR5L6/83C
dHf/Rkm4E5nKfoJCj1fSdd7yEZyVN5u0AvSBhI+Z4oOQcUu1f6JKnpcp1mjoENO1FApL7Py2zAtG
J9ymjYauU2ytYnZu2VkfDnuD55VxptUgmLDYKsSKpAEi+HCIFp2sixldFd0E9Ta68lEsAMCkkXJF
mnVZSHfIeCCDwJlF84hyqSvbtQ/kXnPyxAsVNIMkz18ihuQp1tjmWlL1D6Jrmk6BAUkYNhfN6gAe
r0qlH3vpjgs5SJdLdOBnyvd1dxAQpplDXO+LfAwlzfkgvXhmHqsmcn1yKSCt34XwyJbc6ssknCRs
NasnNOialWlemTnKfZmJkHUrA9DhcDGqC06IIWS0SCSsYgSEGh/QcxYqI3rPkoG7YTAv3/jmcbk3
iqR1oTMVDjQ/gtSazS79FCZYhATnBPxcxbbIMjYY3OWQXfnSdhpuAI1Fp6UaqZrOpLfpn+RIfNx2
zKneLM5/YUykGqdvxaBvItG7eV19DEi2dIJm0dGbs3Lt8IiQQSf34gJrpMNZR2iS+jc5HE0Fuejq
rZ7hYVaz0pmTpfMaV3dQR4avVRLb82F2zA4azeWHdbclWofqKduXV1n8ydBtUEKqM6C/qORlcSUq
tuQ/GOxlLaYobRLpBgJV18aLcWFgvTqGUaDR57HBcmbSsqmjAJXiAJKTprr/J5LAeTD4LaY6ZrKP
nCB1S6lzeY2evaBaLf2pbc/EMHH6jXb4UY4OZnxJOD2yTgZV3b1KSUlZ/DEHF5vEXlg3LIouvHMD
sYSm7TRDKzlb2+g+5Dy99YhGfH4zr7sRWTz36fSzkTnpg6r455pTF2JITZHo733//poHBJKTAHT2
iivx+fNvug++S4b3gmPWGl+jYF01SL9nShtX95Jt4bgF9fLtFf1WobieVKbFry0w4h8j8buJSlvX
RjwGeGFwzJw/4ZRMOEXCdTeHHttpnqsi7L8l8Q4j3V6xpaIIqgzZ4yEL6E+omu9ltvgQWsDpkEWX
hTgnqi6j8UMg+uV4C2c2gWtXF6ALKoh9sDz0O2yEbstcSoe2/E54aceGiJmfi7+m8zrdwSmTq2ek
5U0Uk2/ve5OWe2gFtpsEyEXYdjMMkmGB+SsBMkiY9PmPXQrk9egdUmT6NaJSApU9Eq8k4/S4AVu/
8hoODf1KdNzhlPaOqeGAtJ2Pf8U5bg0yrb1lvUPkxyWlb3a9IEcBBBdd7uzAmVXGncE7tlxnlJ86
HrO/YO2TasJvPu174qJ3A8twoQrM4phcAdxJoKamQKbp0wG/QBKQlXdaEO48BCtL0WSWOfQ5IQJi
haTdPApRhU+pCeCzAVW5QbzFSSDkuTGPXlb9Zp88db4VB7/iffJfMdVyeQZzV/Gcb1nsWXl2Wtdp
4lE7RR2XK7nwmXMMp7kXwWkWrTh31/uUmYCOc/MiiejG0JejgDneFh7PH1AalmpS9fCYhcWvSnBV
zxx+PJlg+z9o6ejECPmn0NiiufW5oYYHOPg8zcIxh9lX8amfW3E0rcQb98xqPCwSSdTT3gSMexgE
USWUaC2oRCnTiIxSdAUibg1+9uOrnhNSkbw/dusiz4T/EQTYkCZwmrXwJHgRqZvL/Mu+TjHBFvMX
IgRnZ60ZMmdjPXHKlVas5TlMW9/B+htX8aVhcuh/+yulD8sJo+ocHA/0H7SsE7Sk/geyc/D0L1kj
ioSmGo9ZjKBCyqT7Wg8Dc0zZzo3yDHMAJn117rM3tzXD5mHy+9E/ZmYSdlAstrI4Lt6btLx00nDB
N6kez/TRMqhLjGHx1T62DFtLW6u7CCXH01BbeccZelSfmoZT2yc6j/pWjrlUOhtfb4AWNV/PfzfU
aHKyGya6JPkCfFCBD5x3ZyvMw+QFFX+Db9PE/tloUZ1e9HBr6ds8PnwPlxzeX0wvUtbm21imPMk/
rkqeHUgmdQZOF/jMnBdv4xD+wza1LoK/wZFr8hOes9GCXNUl+zt5Ik4ftuFifkmFjgp/7aElWs1f
I0i23wMLDQnAqsRkUBghvay3UrwrMQRfqL73GTem7h399Geb8yptLKxMNvFP2b5gOCWAvyuA1mK8
UAIK6k6BE2DfeUC/4LXg4Er3Dy6PKjHSublKTpg/fwz0wSNbwM+QL/TdcgMQIpCBq211yEp43YH8
m4w7AcC5IzeDYV7nFWYP8n0jPXaFFHB8s1cSsoQ0SOH4vig8szE2tollwBQtYFsdMTXR6vGCQ62R
ihW4VfSAsJ04imECUX5U5m1Y7aM2PzFA1/ZEOibZGG/asqJYR8DqzU8QeXFQ7kke67Sz396OzikK
zV0MkT6pk2x5q3N3s4QG3J7+7L+lEYKX0L/Yuikq0U6ouMCYh0oC+PJoiWzccSkT7MrB1QJUeCw1
fcqa50db3mDPG4iNh4C5ZOqZM1b61EgOgCWW3NJ6vcpnskPJcVyFt2nHKnm/BG46etD2uppi1esW
XTtmkjSHHGyyTOIcdiyPhsKbZ+s5qQonDxpcM1s+QQS60XTYs0Yeyot9n7oFh4rS056yYTBvws2O
aLv0hTVYjOfPyXT123H0pwANYqBlpXtQ7dz1Sx977zpbW6QA4vDth9zfD6itsR27Pa/u+elXUeXE
JD362m/SYk0Sj/d6hc6EKFY2wx64PJlvp2OHn/ubzJ8lp/w6tjsrIJ520KI/fC9goZsIFZTJOdcx
DKR7XLh3EpcCXLWq/2T3i1rpGjItuI2fZ461ml4NfuLFT0Qkq+g4trACQhd6iyoL+aHlNnVvKHNj
VGToO6tTIsE9WQUnSZo3W/NFrH3Z464vtlnupenv3/9yRAarHxmUGQekhoGdhG63BAcVIGFj856n
1IKKc+MfxteC7WcUE/YCte/d0Pl368Fw8qX0TEejA9yY3eSOtt6/KTKMCgRFaE6h4/6kQUgvQPjf
/HYKhEMNuAHYR0SbT37CeZztfdpIH0aN7KMhorausA23A4Dq75H+OdRqhu1rv1ZimE8zcPdT+j0w
LkCckUoR3SxxxIWkwaFeCpc2mpNmdIIOTph60i1n6UwmgGijoKblYL3Gnb0+2/1GBT6v2jLpOiC/
lKZanFcv+3QXIgDtuiUyS03rNHX735frMYayCluh/4lcbuB+sruV1hcmtAGtWQo1zyL9FPC62W9b
eGGEKg5A7V0I2d1bri6U3fpIAbIksGpEeXClKDfjBQkFMJKif08Gv9mlM1CfGQ7nEguSp6jRSbB2
dYBh0A2i+saz1aRAEEUAHRwdn40+if7v4K9BYTOhTXy2JNFQdzduQ2wiEu28b2B5UlMakCOQjaTA
lmSplfdwRFL6+vliexDGV+HX39pf8bdud/5zI1wBt4kj2M57iNt/ZqinJCMWDFUW1UAqLPX3JMWt
nKQpaXZiC+Te+QchdXaP58t72NnrpnZjw9xHJIKEf5Z3Dg7HNSQKmiidQxNYrMH5pjNZN6aWMN4S
fYRmeLsAyINqDdofzhwB+voKxc6izIL6fIM9x5nbVs0rh/Y1+zowukTkR5iYraLIbbhgZ9nMdKY9
FJKv64CpXZoqbnx1jQk5joP3LHlzs4wC7xmEkVj2YhDMRD41q8Sj2gHY4JntBwDTuJvJbge6Ni2U
cAypTnXQJHc7FCyJv5M3lqp5VHb0ZKyrgEdF2ddps3KHIkHMhO5n4TfV2FSIdAccnkZg78Vnkx7z
Ipov5g8gVZClAmnVlXK9ZMmEp1e9p7bOFRVb+B4xaJFU6BePSZzmV8ujgctt/ksBhLcAv4ovDfef
L3izLTHGxYj+uwGNZqkdCzj22yIVITG1XKHKmm4/DI7ZiM4Y6CbErt4sLN/G1v0rxQZMq1Q9KWtE
OyQKXm61TMSFTNrn8QSzGjuEaTZpgBXknCl7WkwMeP/X3aO40tmtw06cxEV8kHURAHJ5tmkiDX6A
1OyXVd5OUqxJZG3wRuI9xQEQ2am08GeEQrf8wjeeUE8LjWjN+yf2UNc4r8UAur/OQWfRGW2C1+4T
EYjwJwLnuWWXwTTiwIkXPlImEnNdS7pZRIGEVhfBprUaETV++mCGFM/Tbva3aH1HF67mz7n07a6q
rOnxl/rg5nv98lZBbCo+09XZcpmoqV8eMGs2cA4EqDyLBrlGYBBEn/o58ueJ00sdr9CkWHLVBX5q
JGJNvb4C7r0U9vTve/eQ6OCrvHLVc4bpNVh67m08NkQfK8D0uJVLKtvgw/ktkU3hQ9WPQWATNHfb
3yG/IfWqfbgqpfJCe2sZsDe5ePkJuKec16IbdHXVE/XvTylHZE3+bGmgfO9u9lKk9kSFSETeu/jb
oOFN7ah+dUrVZoe7RGKqkshWs5BdrnBjiiF7C5Qr67BlEr35UEn2n6huuYUUpAOcOsCHCtVoiEnI
AOVKXbdZTgeC8Wd6ElvIOHaYB7ygmLdMNqdLB823gzVNE3/40nJvaMjr7nue1qfos0JTfFWyjRo3
EfF7rSFA1IIImQ4A8JSjL1KgXGZbJYo9yYHKrbVleV3sGyvuOAdljHTgptBtj0I3zY0C0+HInOko
cbHMCSUO2I+O4Jf10foQi9uVcbvRcJebUtuBE1XyjOhY/ZSGcsmazxc/JEhRFV2N7Rj+BP79SiMU
FZEtROS2rhyg3mnaABy/jbuZy77NMrtJRrj1LC1Zuz2FLrWtSCWUda26TsOmwCoWEGF+Cu5Mec2Z
vVPGXAEM4e+NhIE5yhLdNNoIu4VmkOAO8/tDz1DiKcTFDRfVGu5VT85NYi2qICH6uw7AAtcNh/rz
RLHzc91SSOrD1r5BY+EAxSlYdMHfnfv3VayI0bid9SiX2F2pXJdqaDDAMfGKXWhj2haLSKgmJkJJ
5QaRmQbpkP0roxunxbVJiHuRoGsayPCvjRzVvP51AF8eSN974AtS4JskWOzf+MnTOgG7YaKnQ7dt
SBq93YUFy0KH4+QkqSZoXyp2NJOeUqB/HRHAK+EIMRV1gOBd+ufpThr9X7SvFRmZREtHIQPaW4YB
Kxlky5ucu2fW3+lllHrKpbqFBB2IR4eb3c+q4T4jibr9V+Tm1/mp+lSUy6BTwl4MJK/7/0Erg+yq
yFsNTGyw+E68rQB3WmUGKflbJbwFMR15VMlJUKjlzLGT7YbwNeJtva4EWcz7uDiXIUH/gYzbkRCC
VcELAOM391C43Sl5r5uOj9uBhtM2IgKiyAS5Tkpikxn0coig3uFID3UyzB8QXmn0SPWErEk/iIZK
5STPEqIk9QA3U3V9B4b/l/27OLq1ISdy842OZCnwTAAc0uCBC/ooU99caPA6SviuYgP7hczXwNZo
gwvQZI6cbXmpiCuVqOAeZrC4XmS31MQBaRr38kRCWenzGXlhrQhYCAwIVtb4/bY+hmJImTdC7hng
g+2vpoj4QrO83G7cGJGWKX1eiTduoKX7VM4Dw2xPJx2UkcbiCJcYO/lCqSbfnoS2+cpy75EeNylP
FE9V4fRLSgckPrucFtva6QC5b333uVuYgDr8hXHJgp8SrULThe21pbTIv9MS595riqdbL3usFl7E
7yb4ywzIvIOiWYYVFy/6areKfl8I+nkz3SmehRpUp1sNfUJJGIQlh+UCRsajupr0iWvjW8+qTDiG
/GqSlbdeBVSdIdaK5uY/q8RwbOzPSpfKrBmLeFJ1GRy8J+3bqL+miQWtLe+AeXImOsKpKQ60JsT/
puP4MPPhzgU3fY4X1qvy2IdTqFYhUDXQ/1L6No4EhzHHYbufaZkYdqQFgRKj8J52MNwxkhN4S0BV
aYEjINem2o6vynioBeuBZzKvw3ibsHopiWWBTHybJOe9bPIvlztGVAS1xuHtikfyFePKIeWO3/QM
V52XCw0Plp0hdX2SlSWDvMvZmyk3t/oFrG626d8ZI6GhigVXIpH07dmBQUXehFBBGjARdRB1p1Hj
1VKWBU5FoCC1yJKUqAQJVqPMLrsTgvsUt5ma0zWfdRuui+JiK9l3AiW3V2VTo8i/rTxDaHRoP7gB
AgPJ3xPcjd9IiLGmzppCEab0sND+LpBEYuFFLzSumBEiW476ukLC7CVOrPWiznAGNARm+loiph58
4J4RZgj51n4TTzElXFd5bhJZf7VJ4kzSsZEcImVC3TpLAhgITYLPu/BSJSdRLA1aZ1S8x6Rcl773
8/W8viMhqowWx2ADQpsMH8EGF5gg8OToQIkzPY5aViiGZwyG/dgiz4wDoQAGl4JcBFKlQ1knhErD
UUv+ggWYvPw4OZdBOj/xbzDyuXpGUkFPA1yTBH/OfQ3K9fmB11dluhpDNkmct5HvZw8Sw9g/Yj3V
T4qukAPJToxtiIK0I4srE6wmnf4t24rmiD7WttPahERzqobjbuE/XItEsnxsduVC4bcBWZDRqhfc
7kai5KoVyXJEaH7qTCGZb6HZeHV33DjOP7782PvN2JyGUMueeRbgKUfyAktCplt6zxfgkAEEzHPG
CALMmhzzMgq8Ah6GOiSNu+MUUVWJkrQK5sBVIo6P3sf3ByecCKAf9MgzRBeoVyX71oTmJvH3mXh+
patE2bUZ+wM5cyxrU9iUGU3ob6DFkjPVT3A8jSvKRvbslV8ZnoNU2i9CodSTLKePCdlmQ7NAKdOf
H8d71DO3sQ4HqDkVaujO/wrTQg03BXUJnqBnumrrCk2zvkj0EsOTGEbCQ4uu1WMCEwh0EMGlQlqK
0MgvOhjl9gqgX2texSbd3f2zpPU6ccK+Aj8BsnUbm8dSWavfNkxBIkQPKNTb9CYry5mbx+eIaT3t
8l5Lm7mzgcL4zQqAXsh0EZqTpkQMEnPFRVzTkKro+Q0j1dXyWxLOWNd9yR/9p2/drmlVTetylHsY
EllvhpufojnZHbG66nPzrdFoY1+FzbGkLYzLQsfVNN5736A9auYx+2aIJ/SWWeGBGRzzLws+uN0O
O3SH8uOXOhn6KIO8wasHfyV+aOH5vjnhLcSxIvi07fZmfeJ5Bgb2t4x12Xqo9UwMUoh6N8wCv/6D
NY23fUS2ba1GLh2gDji11lYjTrNLv3V+3XFWPshYTxJB/vgRdRc+K1F4zWtF1WI0BCFgxaZaMCsh
zeRO3PUgv5D6GNFmtm3FdpqFVt+brhV9NS2X2BBjrqYH5F9fmTZsQGJAaiA4/DDyC5ibxY25v2O2
gXwynsa8biq7//xETN5tSwuj4zmW+0oz8vnPg6uKmWCC7zFdgclsRMZgyiGaEA9yctmpvtEFZzBP
dxGxdglCfSSewan+OfBRiyNJe/gj1kkpGR5lrpDJVyfB82TpVupd/qMgMZmZEFaU2NQPTPyb2+0l
00rfnzdRUA1oOcNFa0dun3qEhl+PmdmHYVRSxYbuTi6kAmBRoIkgLUvdky9HVXFZQt6LSniv7TtJ
ISCKFwe2wfr0UDsmeJwU0DUDI9hixEQpV/1zTnmNAW2vruISjyaNeawUunoTHP8JDIvcAfXn61Wr
yXQQVVitgXCvDbKx1OFu4R+54MlAFfb3/1WjRMMo6ghHO5Ioh6FZVhAJ3ltXlO5sHg21QPS+F+EC
AlLBXu0PqAACcqfP2jFbOJlj6Uud3Q9Pr35AgjfJlqaR5V0vxWtvWm4B2m1gP0lA1p1FsgBlOzOI
j3DiruZwszBkZty18uglhJTEpRmE4bdriAQRbNH07XdbO60o2KkvYmeKtpgXKyPkvhylwiM1KdMt
jH0DZ/MhqtZysgVZM13Ejh8vPDcvqPnL/5vfdVingJ9tRmKYXJrEuCM5OZAyIcpaVolmyYOMuCSn
+/4FB0cTgqms6p/VpTmCL3H9SZHlG7hHbG1dN01u94/YMFrHM5V6I6MqbjC4wfPW7RRLg6dZZYNN
FD6PtFU6Sr7FoU/uDUJUpp4At8T0uNsRfKa34gW4W/QH+sJjJ6qLsxrO9q/hkslfWgXuVj4KORV6
wgokbREoLLQypb+ZLl+QmbL61M7Bs+H8tP42iC1/08XzgS8fsXz9005/5M4ujxlUxuQHeKjLMWYx
QTu6AIne022atgy3e6UZPhbCvhKLuYbfIFd7N21FAdf7EuUvH2T3BHxbEZrd89QQugPHQ84b87g3
SW+QjbzMsdo1w3raxB95+ZJ+oZ1sj4392YfPg1Uu2uIxQgOH1n97dB/xc8tGqzoD3Csgmdkp9TPD
zLHqz8gSYDeITZlkfziSWrjbF1Q5mRk+L4Kku/KdsYrQOfHmVR1NMFnHmVE2yOw712YYC0GGZwMN
cVUnrbpe2IiUXp1YquHMwBo2iDTE8p6mKSSkOPXHjTlIygZiBG4bZFWpqnEwNNalBWYy9vhjnWY5
voJQYitU25xZrogHEuqXcEWYraF+2eJqwLatd8Ah0uz+AAws7K6jdrMCQDZwc7COtvjfi7tckFr/
b+ISC0ElUvUBM33Sy5YQsX81IWKHna2o9E/jK6ObsdHN15JbeFBBYJeuuJ33hZbgk0ro8cFcnXi3
bPzEhqA3uyAOiOjsNUt/URuD2dUNP/1BoNYFjhTmXMaDsrgizGWOtFqr+rO+jCJabyaWIdJ8IzmU
0W5OcCwNafrQk8ITzaAN5BBxHVaeHQpo2VwYC909xGU8y6++ffeEsEDBPmdpxo2lvt8wPhsiUVxa
/UTQLBcdun2gHZeePb+jYmkW35yy9+20YTMOfEmIapxpiv4lgWGq9HBwWcQz2CIU+sYq3yWkCERA
zwylb8wyGnGTE0AhimM/BTAJz2wJhNkmb9rhlB31O+kNLeVjoqqhD7+rKoDRMFgCdIJeSf1hR32U
E++p8/GbomMbyIkPMbu7bH4PSu/+Tj6WJ4duN6hbuC8aRc6RDxwEsUTHgTkQUrJDPsEUxRXVWfvt
czNb0r1S0mQET3cVME0Oc2Gmi/5XLH3Dym6zyl4U2rrGVI92XMUUd3ZS4RIEysfkHZAVOEIxFAMN
vIdkdcqsUgO1o0015uDQx2hYiOEu40ggQfLejHcRIp/OO1VpVvlTaZvGqBJvcqeCMuksyK4Fha69
fhxMeCQVI/NXuJjvXK5o/MSNISM1APzc25+s6F41mFCetX7yCc7kdNuL62eqOElXNlT9BWuKmlpa
WQrmClNwlBBXL85Ca5IikK5uadfFpKxkdSso3pI59humniQd7aP4Em7qn0pMXszGdDTO2KIOwe9Y
F2xVFBnPHFfvqSuEL8yYvS/LNOEkPG1NAza4S/bpRsjgX0PhQXHewNAREpVAPG0tIjdeu0SS7pJy
o+E9dPx77QMPawl2ibAFHbDFCFkc1fOIGf42dcHBnxRmeq333H3NkoKtl9wDpQAuTmhzqsGxPNf3
rNl5q3sMNUJzFqXTYPCYgErgzHEb5qKZs1AJwZDauWPvwl3aE5pPxrQ8yhIpfxq882rg327ZM+uC
HF52xuO8KHpXz8XhNFJtCfYzKCySRyWfySzQbzByUv1GjnVpXKKBUGV4Vneq6nnprkHtzN3noZln
cep2F6MBNMi8WbPL+ILIM+OS+/JUaxvGq4x2+yKuY5hab8SvSK/NaIThP9WvalCyuwwAFipNNwgZ
EjplXmofYvso7rOYKWJgNPdXSeBspxxS/xnEbQzDiiXM+xD4qJ5q2TisDgFpoZVSTtOskCRFn5C4
Ws0iIROUPHY8YRFFW1q3ZalT1kPzyUwu+6+82SsTRih5aaxzPBF5m4xAm6qVLMSh6lIaOZsokYj8
mqJ1CCIaPuZ9ywJqJLfl4eLvHNDAynkxijnZuSm//0yrudPC/zJYQjXtDavi21rb1UkmvMMYqWDr
kN/ayR7WKJaAhi7bJU3F9XYZQx1pRmZvhqvpQlBXYlgR2KGa28NFmKSxA715X1c5qlfm1djIF9zm
bjrJIMePs7TgOq6A9UhX7JcvAlrBAKHiI+AAZ1vCqj5Adc9J1r5ZJrReMkCOYf/LmYw8/o0/+7QB
6ov8UDts1Jcoqxk60UgrcGAhh6yQ0jze9l7YtIZka2X9qVRkP2ZFLWVeADwaGChK5n7UGVnE0je+
xGi9Iav9c97b6wpmBYV//aijvxLF+6lLjpmgA+aXELwp1H3E7f2OGoBEU+HxZcEl7uqKhUrEMGgi
D8Dvr4j9E+LqJKhuyPbQZYwABTdg95lpCZVfU8yWsSt+0ypFaBEjN3+pA+TcPJ2JAIp2ANrRBqKy
fxBxuYr187PiPILN6YD09v86zsp8TvrdvGgzmwX0b/uX1MatIykFFQ9C+HnzLyi/nDz6MT1Fi3Qt
grUeMn2adxBaqbAlTQZ0gzppB5615BhyK0X2ngsUbH85Fv8z8/EPOW6EYAY4IWjd7ODZErSwRxmI
Cf5HQiRAXuKZyONz6HYuehOoFHjbwrQ4chWF66q3dCmeuw2JxOTYNXskzYfeyVAsb58406bMCm+P
RjQaeVNuCY6L3TyY7AE8juDmBK33T1V3uixztsP+9qYT0R7k2Li73Qim82T+n7ZCl62sgmiNajDP
PjeIBbIy479oa2qzrR5TkS5/WwbtJgDoiEMZNGXIB2VZznvg7PpGiTrQzkw6rrUn0hz95tVT8q8X
N3p/M0HazLanjOXudXY9x+32aggDb/vXnQpJCrRDO1XOzhOFiHhrAbGu6cbO3Bz4f20j/rctAmCE
VooS9rryPNKrqrnt9LmP/Ib9bH2Ja/0eFAXcSE01+U97E/ZGA4uwjFxx7jnmbtXoITS6MdLpZplo
A3PtxokKohWHlQs1HQ3nUoB094GXwlxLU9+QenoSncxgLX34pCyM66G2KnsLga4hOi1zAeck5E6B
GeRXqUBiBkJyPa7dUtO4LHmQiEyFdmrKbJwqLt3u+paulIPxALXBztl3cnpZBnhj6eVIDEKmfnYQ
v30S4lybfVKdZPvS0E1Ii/dLOmi6KPKQkEGF5F/ZjNMzrokO4CJaqMyzv/i2pLB/JIv6X5TlG4m9
6fOeepthus1FAyPRUm9eu4ZVIQVChdkygSB79xUeMHWu7FRK2hFdCFE+Brb645z6R9Cxy1R0jUxT
HGhlJF/Q66Z/fXR+1/EoPHxcjG+jMH7kl48/JzvmBlpkKWkgC7H3BavUsO8ydtX0LmrdjzuWXwOr
3fwxjsU4qxSi4yc1t0zYxUSvBpCP44jgZBPW3wUDwB2FYjh/SfQZ6Gl5FKZ2hk0t1WkFwhSLN/07
TqafcQWyF7Hd9W4vaM7kcP5C/qFlSuGKY5JYZytrNpEpHSJhddaTATtF3xcPf4UXLJURNpUI2hPY
Vlpdo9aYXNerXwRqezhWhbD3lTj4ff1iXxfPjv7Cwa8dsVjhJ0AG7cyDY0E5Ps+o0LaA64GF/jX6
VMFZ5CP1tWuVuXAWiZfBTXZ5pi+XyHN7XZUbtOmo5UHLdTrN89BZlgbyH09dJaQq6/GEzeumb3gR
ZE4UHL9LKOddE5929U4kGukzkcg3Wxn5AXNHpYGaEXlmsxT4PKd6yEHdgAdPkyS7MOsVs/iHHcbG
W/IuNQlefw2DBDXKO5VnuT7y40GMvq0XSDXjm+mflUMzUQ+x58HUjoknpt/+Nfv/pZ4rStkmxcD0
7RFoPe1J2uB7KA2LtxdbD67cyBMYIU+Ehx1geJbDA2CW2XHOEVnw64d+NRhY5krJCdlzS1AalyPz
oSj43GGu3BmFfkkMmI4Yg4q5QFn9aVsbt9mYdRtXVplDcfDNNy13WYMxH7ZQvwQMbr2eY0KRsrKx
EleMnJsUCEumI1zfuCQkl5uK5ndqouzo0QCcB06bM4RJ5DrAT8EwjfVUXbRropnibB7CFyfZuB/L
kNgBuDm7JJe0wkg3Y//L82zAMOL5cK5mqMy/CTDlrtUM+1sdLK66yNQS9Q3eR0tgpOU4G7mlJzPg
M9ncgo/0vQ4ReQjDBn0lZeh8Q9mA6AqFQJA+UdlZ7nljlXvh2rQDTd2lQCFzhJTEf3D9FSRwxUNP
Rt/cT650LCXyfeKRoVJ28GpWQMmjgNiLVuI0T57jntqPHKlpNASPrSAIBHhMfTSPOz5eJBeCSV71
HSX/93Zh4xL0Y69g80A7ZTzZr3p8nDteczlu9IeVqc/3e3Tns81Kb7PsVfZqknspUM31wD8tsayq
HV46Ght/wKCs/iI88tOHmYnpgnZPFDDM9WEskxTX2DCmHQ38Sz/qhy/sb9IIDZSeMBHlB7KMgH6K
xp/qI/eNkgd+3RZIfrk+GIwQQxyflxl/SdJ29lj+ZhRMj0DVwgdwQpWkrM0FF9hCaqGmP1wOMwmR
GkhhSjmPEbVTgiv+wra/cROexkLp/Fi+rqAUmlbfqmv4D1q8x5xuOpoZNSGJ9fT2MtKGP20nqTwg
oFr6l0AdzVf3VSDh81VgQrLAgUXXnxPqPIXXBIXXnGTaPgzoBT9WZXSeuZTxQVAx0VIt7B9esDKv
Y8TmD2r5yrWyJ5yjvGyT8EAoCx31F1ciha/xiewRjfqXkJrTIH1W2NsCHXiwSYOArFjLv53HWXoq
hZ1btEyXdO19UjtxbjkBv5LNxJsoHoG42DAcyqb2DZcd1PdjssfD6XNuvXJnpNKHEDYmYjZwmMgC
OF+L6ivOd35hME8O2JIIf0y3GaWtaKRuTjxIZzo0tdGmCiFeUZErshc2nI10elAjFtzY0KPb9Jao
f4bZmuc8rs1rgW0H4CZbUZDoybp7Q5xvvsXr3jXZvtfhJTAJvIygzEYHadiwmhkCBrIIRNK31kO3
Bt6+idsvEAK3xsZYXeDAJgoIMYSpjA6FHP8jkuaUi1uoeifQk2PtrbMXhYnAIN4sQ1RwhEUN4i9X
VxKZTns9wpOT38IyULqy5tKDUxXhoD94ZJ8yAoJRu9WtVGPJ1YKOOArIxDxLeZ6qsdmDsTmKg4gT
xJ0OTh8GdqomHhm6Zqhey6mX73MkMLpz0WYkkqrQumP6g7D5BEp3tgQ234Kj+5YwAq9qAKas0CLY
YQHemDqqgAVRFEjYnagzRM9J/1WivLgGqkU9qZsEjbjIjM6rqsvwwmRfSmM5p+LnT4yoFc8UOpBX
N2DHJkkE/NN4q17z9hM4BwxPqggyud7eG7tviXO6V75YjwkfIn5TDnTHF/hskKSvyD9KQgCgL2hA
s49Qd1aMXxdGb0yVkaS7JwkNJ/pGKHR3Wsb7QmOUSxLMT5dZqkfCelAFnBpdFt4hpAHTh/oJvD7+
lkPdmvMIEryVxLIJ8kNqpBfxVCTWOtGRaBd2AiDeUqwvwC+iNEKBRVN/PXoKj0Uxy8qBgMCfx+N2
QvIHumpFin+yNxIN/MeBIBFkFEKKNaPBc/3tOKIISEnkaC+n7DV4uynqrh1O/i9vzZoi7R9G1MDu
Nnm074A21rKmm4rZ4DQCqlZEh7Kvm1Pqr4rpbVtj7gR23qeR6j5zRBz8Wz4lmNBVCdbg8mOVPItP
YFkn13xhfnaS8oiSHKHH3bm/JQCjfPk0EhOQWn0pfYjWt72zYdk7sz1QQF5kdkWlbD2gC5850UY1
BnHPd1do9+W6gNo428YJmBBovjKla6vP1BsKhY1EGl1DsaRMwz/IXIWsdK7VEXxfKLtC7KMMLhBT
1URt1ub4XWkQ1B/xGPQTV24eA09JMv18xNfkUkxHnr5b8fuipXkOKZXwVkB/W//1KC6irM5jPwm2
tIayGrZiTkJF0bSWIXd14gOVI4Au2Wu9uJExZk83tQrucgh6UY0AZ9EtBq1+e0gyL/Dl9W0eRINY
KkZ9JcjCylN2TpUgifvRaL2VQCsbgiznJFwvDjzjTyapYqBW5O9d17DGu+KiSxI7+ZIfhW2L+CRJ
J5gYvgkNO4wfCV09jAc/fVwImT3HbQruQPtt3iam98hs7RCtoIeT9d66QKAMFrKcEvJD4CAu+Y8T
rF4lP36yFp1wy2fEiii+ymDjKjyruRFupsAs0HU2yF5CBWzWs7j15u+FE2jl3+84cInmtVxlPHtc
HTFLEv8EmReuiwRcq7IDH4OIFICk1aCUfAlgn3/R6IZti+TUAZiuFGKZoJHvF1mjHKnA9Dmeof3h
YkYZamr/sR0gPk2RNfLXoG/sTDwEQfYt6BBCHqA+QCSOOtRmwb+BrbKXpY/OH9GKY13jItLFVm19
CkE6q2wUQctz+j2MgJrg7UAzUBT7W4gmMv8ijY5uMTJ8DMRSg37PNBWZsBwEr3kbksyPsG0lJRL/
RMcZ0TgpyjLt1VlnIPn4+W5Ud//RZjvAzlfCt8s1OCAwiM/JCFjgWGNHiflHovS24yP/I6vPzJlc
Gny0nmKGmEMfTJ27/eboIyytKtpoyTAfYrnAG3gHdKd/dPGaImKOxetUVAhxyufgfzesmWthF9N3
XAPuUWZivZFZzQbAJYyyPLAplcRse+bAOZ+ScSju9hvYSoFFJqWsALrusDvt5wP1KhKR67N04Z1K
EC1YW8R+kkuK++w4IMyZB1g+GGxR4U5a1ovxBYRWD1eXhyb7ZiAS1hFfD+WLR5LIan1mHAV9Tl0f
19pIW6Q9dRxQIYz7bLg8GcYklQiXvQnEGhCSvB2rqT3wEwEoZh1DBM7rrm7BGwE7rW4rCdXTsIYK
/jFj9dj4I7jANh9dL8jAymOM1LvmmgiwwW/7hbeuYudBRr5cD8hNPPcUBWl6MlKjVncyZiwEnDDj
6lzDHE8nyI6oa2OTYzBXlB0dWLtV7iwCFqPGErGGLnvQU+21jFyJ8QgmmkfFeId+JAUV7xF0fNNH
US4Vd+xLowqf+LNyuQz09haJVvUsjWs6JqS44RRzWm+z3KVcL9wT36ds/rmGc6HqZoZu8bi/DHRT
P2dROVH+Cn5g8D15svOU3qmg5ZkXg2vUW/4cK58uRdnGDuDRnbg8DrwmrRdNUghquhpMFnGRS5+1
ojFELE3sU4xjyEpRQBkK0rx8mFfY9eTb8Q142ugwaY0Y/IWmPHjHlIns7Q9wCXbtJbd10dCWEZWx
HiuhpNawsqCk9mRarTe6JTPzokeE+gASJJxlYUmAGJSVVKBirXhxOioOeY4SVWm95kPHukMbZMbv
Zw9oooeQ8lGLGHJ0R0yjZ/owHAC1hf0UR4uvgQuUF/td06PeHLtC9fxVAsG9/451ETXA9c/edsi1
PtUKLcg1SB0UL+A6jWN10H1XDsl5sUQwuY2fPbUcQey5SJdSL6PGgYYi5+AZeySxWnptxZ722eoA
8za8uWtQCX1UX4sFK+Ao8N1AYGegUid5C2z6k+WdmncIUNWzarpih6EJPHnIWLZjszIi9zbAvssV
PdhcK/AlDcBRwZaE8JMM4l8KDOq3JZ0IDemYDf3I2M6kH512+7FO0Z2zKfkt+14MyjeofyKGdVpX
6yyzHnMnoX4V1bR5PuLsAjMT9g1E4Yr8igHLpr8K5Yd35G39qyU6QuJTk5jvYoVgDsj3zp+QDkWQ
zH1pQeTUA5vWFmqFiJo+yVRmHVRT2Xylb1l2rDGO2tMNk6r6QZ/fpUtCHzt2HHWR8Qumm+nSGwmW
+gH2YO48FlU8gdtz7u57pPQSqOO67Rb03EwG4zFJO4wzm3jGITlWrlDeU8oUKxTkaBhD8eN013Ov
/fV+yCY6veM2LjsQcBMuA11zwQTpT4/EszyStKo+NQjbBC6Ek+7bKGzn1LwrQ5KQwkYCzCOgFpo3
ENXrcgictRETdAVQcPLscRsLsMcsyv8glUeA/yWTgvGFxQyxku+E7PVy78hiaqj9Yhe/TsWCYcbN
eZi0eLAmBFaV6jq/6UFbEE5DyqH8gr1n3TcKPL2m/e2GfhHjjzfhEVwkWw+Y3PbntOSCIkIMUhhK
izWfP8Cv2qjW6Y4rXW4YVParYyHIIWyEw/USN2ZN52Fsu8UtWxJhhbI8Rq9NRxcuT5Z2ij0mKK0y
KUyArS8qPOtSu3C6q2VLTHYuYOGtYYZ8JsZkFbXEJm+T12tAztduKm2ToljZrHJGz0+CadyeBI9N
wt+V9yLtPs7qIHZgV+gVnTXRqj2PK+hIOGRb3CQYh5IUj+w1KnENfbSQOjp1Q5AxJziNAOqu+7b6
JIrSfNGPuJQHIhQ/FJzJISkKDt18GejRGrmjEHIZ+YlCiLxr06qlD/qZtiVy1OrjVjFsMbFetJ31
BccDnphXHFU2SwKhldKoU4nEUJD+xjAZvrBU6XsRKIB6Oio+27MOplCk961dcHT1+17b8iJYcBn8
GCpzpjmlxuyaPGA+W2h9ZT8i8oVq0TKB9rpyxLuL+BNOfD4flDiCPXdazC8O1jUxdtP90pejISBU
0Rx38g2ZO3LuHC+P5wXZacn3vYYir27lzbF8zqYXQzeOXup+zyWYEK9qQfhIL9RlCo0vqnxniKgA
AdI5dwkz7m60a/UJwDVuwcVEpL4nxO8ek3g2FoySxDsINLM7+E3lMif6r59GxLyOrdbDKXPnBYni
cmPmRZlQLCjuX5/SYu8uo7g3xCAtgNgWEOtvspAmxOhAF/E4kf+geOeNHa+6WiAfDrgV46l5LbKB
GdXQ05KQuTR0wlwGHU6rvZsH8wDHPhHXtMyUnTMUObnjBXTXFdN8DESqVyRWUoZ83+vSvVBk2jVu
x0h0sUaBxYH+W00sW4jcqQK1QpOWPnu9Zrgw2sDpeMEkqN3o2SYEjia5XoXwsP1nlcchD2HTD8Pk
6dh1/uZrkSYiuO9iFAdsUycMpKMellsGI9BxulXLZEjeWNC9pvfV3eTVJ0VN0zCwOS6oePc04aD0
MKX3xtRh7WQCrJlq1TMlefb+MMMjyBl3pXCJN5fmUSuR/s9CeDTY75DYZEDt17U3FwSPMiQWslSY
dglXPt3Dwh9xKNYfCOel9rcYtoFRZT55z5tnVM3jXhLZynWboRWI2FafWlPHVRBS1V11hz343WmM
lGvHrGBeRIumuYFk86KCPvld3kY3+fP5yX8AsbuCSlLzLYC2mWiqncl6HOFJPVMgRFQ9iVykfPzI
fPkm+Y2sP/E86AiJk3MC8rsZHHR7gAlqqYosmTbpnJMUyxtV7K3bZmXd+x85vMyfBJrQi+mcNBj3
fYmGgTNe5aI5qpL33+Wd99Y+GbUS50V838mIbDR+SAVEobV/obyQjzuJWMoZ4HoTMqyxMIIgVqEb
h6ZgBialO/kKNnnm8ALENr9qo4nTo4e65iQwD/NVs2nvTjfFU9qc8QmAqc6G+mq9J2eW0Z/mGYwq
S2dsWOOiWn7cz7TxUkYhuZ9nEP6xEtC0UjzYK6sYcLP0EqHpTOib/b5fS66/rkHVYvDcF3dc8geH
I4xsxg7DHjGpTM5jiZYSGkZw//0tOrZYkiWtC2PrYmoH5BmY2tWHf+r1IPRqmUUu04Q5u+Ccy48r
TRytGdGFO0yv+sjZuCmN2fjjR7Q1a39ljZqbvPdnwWmPtMxMMXuxpPz9O1MHPnFwm8f12rH4Coz6
llxyxhW0b/Ji4gIppwS5YY5ynGE32yyoDmArX1gsk3CG9YPzujgbLVErDBaUlF/Tn2QfNgMFHTiL
knOSYHKe3eTTcEcss4JZyA5P9ymNV51XNGBAfPEt4kSgbn6uWd8uxOIl69o/f7I5CagbCPpJ0z7t
JisqykBqN9KKW6il0OFg5zHei+3R42wg4Kgex/EOEr1KaLVCpdzo30YJO7lDWpbfkfVk4W1FZUiy
KSLF0DxrYqMw+d+KcoZUtkoTSmfJYqJi3QV+o+woHJpMP9Ji29nR8AzDKUQPyGyfGWThCHQmzAxA
Md/ZdvLqVpcZ5TJ2q+RqeTDmWQcG5yO7cA2NE5f8UzKd4aJwdSINxjwVhB4+mwcf7S9ENudX1Rjz
/T2h7AoAbrC6G/wK5HrOl/rtSHsC/8lBanCrUWbKtBp/njJLqn8TxLEmii1h3vwOh6mYjk7fzygY
4n7Hdr8IJLdyBOifT3jGX0u6/XDtOFdOKpyxwMn3HlQEeMRoWmSOOY7pfl47SUr0trovreS52MYz
EnGGKGrPgDldCFHtLHh2iNv4VpVPqMygUWWtC5UvQPepMW3wvwikVRM3qhznnoHWijhAK8U8KhUj
i36bdINKamPPlW7FtqOkcKU7iFCjS6eLmK4LBfM3WdUBThylJDoPMyF9jVgzOyvMKt3HBJYaXmyH
MLk3yFCmGOxj+ubu+kTXqlLrU0fAIbdajo50BUKAwPXAwHPbFROL4R48AKtBVhrbaTBaUSbOvcu+
/OfKU60dmBPb3GnVcPo43Y5lmxYxt4ScmjA13c6QWW+VW+tPHYVIppp50aDBFipP1c5yfdkp465d
I0TyX+IyndlErBz0eg6em3nHWsEiKSo78jHHPGK6alKYx6hKevoWMF4P9Jygt90b62LVMKHDs+uS
Ke35eAET1Aas6gU8CIo175o8+8NBbpsFpyuY56xx2kifX40L2+j8XnAfkv5tvOHRxryhR3cNmPmb
NYHHfGRP/KqW/l15VOtETrIijcls7l4BEVe4TkTNVkcy5VYQqYj0vPS8a+8iktlb9ohMB3XAjOiz
eJ4gmsEj0Wl/ufxo5+cLIFRgMuT6uxLSj1x2rF9JDIItGMxnsIRd4e+r3TpS33wNavJ2th0kPony
yUcS6qYV6rLO/F1+bEslP79ej7SnAbIrImwWyct89emEi8ma0M9m1yip80/p3hQByXkK0852Eme9
/o8HISjN+oj7r9F2YDPlKdA2m4W21IuYj+TvO8FVlFL0Z4sqPVipJd1HFiq+P7zuFjTi6XDYXJmj
jOw07UozkY17KumsDpo8XuNDiOCUWP8kqjV5/U8vl/YWN5H/guX1xNX9IyUyWm09ieuqfUCSHazb
0+uB8Id9TJTW5LthJqsFq2RRj0R8l/SlVRJ9FWzgt5DG5hK66OxskZ/K9IdMBGD4YV2S2hW2td8c
UbLIe3N4GKWsEy8/tUkMaV3XNngcQj/KcxGPSGh1pVf+q8wiJljQN+Pp/SjYmnlCZS7sHuJF7Agr
0gdwt5lLGLM4omn3DA1lhukGaJnAiKd2f9FxewaNoqN5/GhrNFlODTOpXLsJabR3bqOhRuqTAOTz
AtcYYzDHN/TRWTsBWeSLtOC4TLchfKKmwvSDdmSXdv36hLmnPuBFNjT0jbiPJNCN6XDTMCFgBzaf
3f8x0A1rssoMkS+YNzzcr/SkTSwPCkqQlBSg5s9sRHQ6t4j6j+F0Ge50rEosFMiTcX9FfowiR0sI
9m6q3/BQINwL5ydqeVFPzB8U8INH8umXmz0uIxrQYH0nCnFEJkYI0oY3IH3z2ex2uB7vQy8ebayD
UvkexNolYmh1joBdD4HA04tb/OCsCdImTjA8IbHLkoBSai5Lr2Gl/IFP8NsNIR2bDowQmQKGA2nQ
jmn6BbF6hecwtD1t18l09o+A77xpeG0D8VBZ68LQC9WrpGCJDwVUpVuwpaWesl+jHFN+Nr6sDKJb
/hT+NCCezBlo5Fd2fA0D7q9/oWpfOvXeNub9aODE+j7oysyMs/1LI+k4R8v/Vv/vXXFaS9j+dEHX
g2RSYbdom8F/m6r2M38HxSxhNN2FrNghOVxzzvL2XszMIvgurRW9apBSNdgRKtgeSaB8WtqYecBC
uyCoPB8yJeefGkrXQWqLU1uQSJ9We5NFaYklGw+7PvWMshGFWizfOV+in6yEL8TGahDtEsMYBRVR
IXAp7IbWpmHmBrJL6jv2cLiz/hj9D5pwdQXGZvZcu8znTuwYO/KIrstPkK+vaL44fN0leo/9esMH
UjpQuytJROaKyVn4YH29lYAaqj/nLYmParO+GgXn2vtOYP1x8hfDCKn45qjKEuziRGfjdiyLJVQA
FZcwjTTQz7v82p7sqpMbSPQK77mQp1JkDO+RIHu5mLNX3RqbYCzuX6bvRg4hlc8j+qXf+ZSKKYcS
goVvMAONnD997+R/VJ3hXaAdcZKoQJUBkkjaBDV1mwSbx/vLESj101BC69CjMj1rugq0gl+Kr11L
BKIMD8Ass329TA3Glv0eqTpWiHo9C5StFlAZd3zKijNxm+ECoK0lAfk56oVjrV0TfV+IHwMywAev
uzGYe1cmrKt3v38diyQeSX0Kk1aQZqk/H3PFpBqxdg0xsLorkQz+b843HK3OqO+r/+laqfwz5uZi
fzky3jrY+gRkFGzTgPYT2bnTmWSGaR/2l8jMP1irxvcNPlD4fN/lw/jnSNVSJBN5JpXLveVhRcrt
7ZDwjbkdJ8RD4oCpnYvciBp7Rd7YwGhQf5HIPauyoBqlFx8q9HhOCL0okEU8wXTqE5mJ0Q39Qre4
7GDDgucKMIcVnzQ4/2AfATatz6mK3pAB6AVnSUvn9/Tn+UodsgeWZpcgYiNgq+6W/d25FACCDNvp
xNo5p19kCnfW1NvUcApsw+3K3nEsOqi6viNbGck8234jRp9dey+SGePtPp8QEhKdmdlBOeQXhEnm
U7qZN6kTIu66BlNokD9EY7NMRMUZqhPUzRaCAJePtZV3PVEHfunEJGtAO3AptLQdKs3o75rE7oeo
kAiFjQ5ho2T6pYtRHPoFX/buYvagP2xexqiQ05uBlZUaw5PlOTTv1W549FtFZnJqrnSjgTnmBk4U
9c/sr0t5dUSWWYW09Iij192FRrh8SXjsvy53dGlHGrAuaLetqWZ4Vf3ZAxLU4TYiwtcA5harI4ej
aceRIPm5u5Lu/fFU18QxsbFqxej84zuCb4j/zseHy+JTLCLFjxBkBcqYFuBcV7rGmrJ5Arwe5HR8
9x/bL/Oh2DorNP+8RfCHgpc4VaAmyXV+9Hkk0dCMSTCuNBD53qnO+lcPWM3sm0V9xuYy9Dgjc7SI
xuNxVKEBuX+HV7VoSLaRqiWuc2C7Nvfgj3AcDQQMlgQu3nPRTaLmfXWCCV2wC9llCHZdJU1cIeIY
aVNea0rWqto66l7iTfIrDwnH6YzxHTT6neVogK3vI/gFdiRU4jJqIXikDAUQs+JNv3LOIEhW8OKl
pOxJKiglAdKMvKAibje94EJil6AsCxFY6DrH6N03/+0peRumiL0OBtH963Q6f+tQ5V41hzKKdn83
eF6Vjer9aG60Y2mYmIP5rIOyEBbC9SonHRH+UvhHpJXKPbguWy/LEW8JDQLDZGaUXiazQ5C5bfMP
S5o542K54EdB/69+f7JTtp4H4AkEkFRjKq+eHRWnzyGIIXWUBkq032P9beyGjC24zP+5LnYZ4LnP
HliOib76EO2TqYA9WPMYxWUckZvJHy29psiwO3Q+78sxvc8Th4aNIJ4C0ZXgXVa8bNNZ0RJRNH/Q
+iwKWI7frgdz8lBdsR5HUHr1kpzzT9bFXIsuWUODE+dL1CT8Yzqq+IT842lirJixIOCyGpVCiNu9
d9akpgkzwi310/mIpaFoCdXM2SlWeCZOwP+X7n7qWCgqG1R8Mfq0koNyLGq8BsSM6Y/HRTK+YnSz
ocPDlate2AkT5xB0IW2jqN6HJTVGPKIFjcAdWnm/RdwMiBQ6UIhpEz1D08JXDC3EMz3pL0ohhzuU
ctDf5BaTThRiEZDGhwhK1VfFXO3bv7zk+Ipe/2BHsyySWkwFwPiVh7hPmjfFIXVGNMk6WlUs3iRQ
tuzJbYKI6HcQst9MfFMjaNxrSFA3BzIFYAfx/nuJPC3Pa67DS2Yt54tx13i3UWaHa491MjS2btec
yodFGVB8ahYM5BDjmKhcUlC/hcWDy13Zjn91cmhrXbnNkvKsIiG79jmFZgwYrYqOuNzCH+jB1QOe
nu6rmKf6ldVkYGGnwhyHO8rtUYKI8c/uQcbU25uIepkniDICVTT6M8FDxIMDtTzc0/u8F1kpEwP4
w3HNn89Uylx3j/Ilfi5KkERgseriij1h3g9lbsnW8pmvjW9BNnQRC1rDxTQwMl5oaxkZxOKVuIBC
XItZ2zpLUm4unqexLAvumKcU0PVV3gF+b63f8MwhtYQjkIP/Q60enYV+z7c/kXpIWTDRETluGcuY
LsJIRKLL9FQ0i5VkR37Cgwco4IjlNZ9JvJuGCJFYqlFBTWSOtXIh39GWWKHogmhNyeVCGj3ZdE1L
T7zur51zX8T90yG+Hat+mqWhFbz19oQfYqvj2J88N/qKD7UukY0puzPX4niHIfsxGFsE3ib4X0iO
nW3wT3/lBgJuQ4PqCDRnvHVKmYDowa4Yyq7e4q9HSLNLcGIaCNnxGSg6MJL9E7Lna70YJ7N/6T/s
Z7p1MhcOGw6ctbOvGxwGdYSmnP+3E7+0CWN9IrXVd38FeNmlCC6pEpjqnaknifY9f8Y1lXgHq6D4
HM2eMQEp7DuEyQlPawZewhg2ttNliGbbTnSvpcv6XBqn0X1SLvFyKxrqohSylcxetfMfRoXasjo+
DX5SsXgJe3NyHALcW1gtSD5LWUT4wEotoJTn3AyivkvsYD8ZaTw4HveiBOoFPcipoZMc3/hBjvrM
h/UcbUvQGvv6RbdgHqWvZBNC0ePY0QztdaIYIew+XjWZwlZHfI26l/JWI5hVPoEVeDZMKoZDx/Hk
lqwngW/cACY0z/eS7IAbJv5e3Wb6lMGqQ8gPP3y+A+1W79pXmvfE0Ouch/MSd9ckGVlJ0j0grXmR
jgoVQj6Z4bJ/KD5ck5w3KJCUiI58ZfCcNR46Xa/zYbIbbECZ58rIK4L/cd1qpp93b+NPQxykiKwY
ChUOeycsnHXS5VkpclXHmnD+8zXqaJdpDm+Db4ISBIWzyp5CIF/IY+HD8KmYZSYoB/GrrYmFz6Ct
E6zA9+FWp+TUqPB26fhfAEiPFAnpH4+VIl4yG3LPb6EOmdan3OD3XW+rX+60Sj5VE62CtmoM9t6C
6no6AbXYPA8/MzdBBz5R+WpA7E8dbo9je2IhumUm6tw+2oAUE9NWLZPQkpmqLCSrgQEpdWlQtzaZ
DNzPCFUCJLN731tx/U8coKny1m9++yXKmnvZ83TfEfCSlEs7uxci8bSJYfffJzNyuvhcjbxbtfAL
osW/o4lA//k850hNzN1OQ+cCuh9fIhAHpWAJ3NXtlhI+58yGZ4kCNnk6B0LEA9lvkpyGB3d7w9el
SKcxzuMC525nHEUCBmYcVKHdAq1H+5FnCOCIFQMtZE1aHxNEpPk+KZ8rMZrlypAHfqUUo1p/lnQl
kXj40+UIImyqP2yAlYf7sa066tCTv9I/mPeTTxJyrgZ9Hs46VuLlEsFy6ivoKAXJ+ViNjuQ289yE
LtRz2v2Wt6xZ1Xvu7lgBHQBtVlY4D/OUj5oOxfBl6M/Cr/Tbg4YUjdNpk6Hkm9NuPccvgJ5/wXkV
1U8DOPlkTnjDzbMn4Uu1wZ8Zlbu5opJmdoGbwCNrJ3b0AacQhYcqlmuhQY2ZzlDoNsOEPxvh9DJw
HplalJ2NNCodNwBgkzSovkBKx98eTFkceM46EuGA6WUb4/xbGRMLEr3ykGVUn9Y06Gbn1+57m3Lc
BoTrIiUHSuw1hu5Mb4VYs5LC8u932bDmE2249C8AcVtPflhsjBALq4qQ4sGbiA92VWgD/gxPw2sZ
n/x082/+3dEjL8c4VKUb2Wi9J0X17bhLi43Vgm/PdkhKUlkM+ixvqQfc3QSPhU0QFu3zttj7XVPk
P2+HHiGIA2VG+vIK9q+sEfeAPwGJpOYjrqpa3glm+8vgCAaK6vzeGV6wEZFxoctxwvGbW0A8GVfV
6xT/zJq0dh5/ZsHmbGPqP/r2whdi3/bkbxNhX08nGM6tAV42e16qnVbOl5vF35TsuV8WVyPfN+Fl
NEQg+h4Uc5FZTWT+Iu7r+mzRCRYSU8L1ilUuvyKZVQKYTz2mT3ZZfph1YbaTewa/H6SjUB9a+Zd6
ICRKZR4KAtQxilJXp0b6Da7v+eobVHmd6ak4px+xippIxjcMO6cYJ/sgAG2+TZHzcGov9g/Z0g1Y
SGSKooYwUSCTYkPXx7y7Xa3XB4dFPwNFUjYS1igfZkn5Iu1RLJw45nFiuk5z3py2ru4TBIRcQggC
0de+Xckg5mGXgDc8PGBah+vsNXMZLJT+fnOaKNjQum2J0K1WeVhncjKciXow9fWNe8UwTq4pVqzD
rZLO6HiUoxvLwBO+zA34j7jsMp92wQ7D0bfx2S1cdhNiBEqDV5BC9Ij3Nsy7M+ojbZ2w1IEf8hT6
wFv3+CWPQHhS+gYeO9sUQnrNSKPyG+SeUezdD11SzRtIacQfYZ4QqCEIQ0bbdG7nZN9XhqjjOnq1
ENotpwZMeIEtOGKSyFE98GGDVsAv1e0XGWwhh/UQVvLJtetiqA/xwHKG+j7BZr7bZLQ5kKFweTeH
Uy68aoW24bNkqD7Qu6cb7iHU7hVJdmjVi2n8/CPFpf5tk8V4Hj1HCSX/PomFuFdyn6vC7i/J0ZSt
xf6x74w9xv/MkVTIwLzBH2Aa04IKFrWWrXFMJUEsLNZMk3GOSjN8JjrqKlAbfbzTJESL+pEcNgQt
X27+M/Q7iSNEov+aYAJocwSQPX7aQdRrtidTkOsyj4N/6wDYQP3oy3NrRTa1lUFvwB6aR83BX+yj
oUSeZEF9M4gaQSnr6sJBWJshr6mUoX706P79qdqbRo7R/5S7ZkRUQDqhY2jWtlwxbjykoP7rIk8F
Veuv409EVTg9sFBbgno4bWycannms6Ddu6Wp4w0bhZch9bRdjO4p7HjP2372eiAfLu/ZcMWlket8
sr0CkM0MC+pzB2VkbMlOBKNrEQXd6bPURZp17AekBL9jB93OXdFo13agXJfFYybWgtb6bmiSIcwt
lVJX2qLItg7BGqOAjNC9Up1Kz7arnPEGHEVTsIyHFEHs8+HJCWD9MFYJsw73svGBhwacpMaGVwP5
vFlW2TK+3vv+OXIazwlRxbVyUF4Z+AgiHfykIAHLfKnJBro+xR1+MTxxiAv7C5n0njCagif55an+
6p04FuOgw/mDnGtgBAbd/3nDTPsgXOHdTsIY4zlW0/xb4KS2OlFF0Lsxpz+JUkD+tEzNH3FdE1dy
IBSjxyJPOCVBIDxBhFeSJqhtH8Vv26IwbMtRGSbijty7swN2B9jCHlk7QNN86gOzevWSatXwrzpp
PiYVGcHWK6cspud7fuNT73MsK3Zmvw4/qKMqCKqsZTOzj5Xt15d8Er0OpfYRkEb+5mVwzQyYjdzd
I/p+kuE+73tFPGQ7yOo2UZvd/g7zSfowadxT5dqQYvdEwePU0NQ3o+U6N8AoC9XkcOzzsiA79H/M
ftN5Mtfx9rpSebiu3cwGkva2hCpNUpfP8mAqbPqposhgGDADCBW7jsisn/jbA+h0lmBBLqmDWow9
sNpQnb/1NT7Ul7NSB16w1B27zg0YljBJjLYZCHophNxraAdaLLhXPOfmp5jgvd1oAwkNPLmuuJkU
VZoF+sYpdw9WBd2rTJQyQ2nXaHkPHdI95F2N6TDyz51Cg2OZeVYT7HjdqYapZAzPDDE10WWsuHSC
s39QMtMTsIXrkoBY0TJlA0SPo8N+7jUmxd4/e4/jUY16o5zwk4OTYRZK7HEzSRxBPHSMjP+XIKrS
MlCEnl+h8A2OsfE+fNvpLevT342WoSzHXLDaQqaGbmX9FfqFywKK+CYj1KjPagmWotXFJt6bBcWX
ycR8+ifkMSV89Qj2bV9FsaAE5elEBYqdk4xanVrm5llYVUDAPH6RBnGHhgsM70ShTDY2Nvdv5oMq
tp57bHFjwgYApnUPpeU56x5fC/O4UHUCkAbTHXrI/j53SDZcnBjcYCcJmRB3LlbuqWfWd5ts59eD
795zAIynTscB92BYdS/rkRGFewlFTdKdSp3RHoBDLQJfMZ1uhzUiMRdHZ+JgTaKFPGDQD0xnXZJE
HCxviDPiqIDq3hBYHbBBrdqTjWMbiS/tjbqq3lbIRDIUudVOAGbk/CVzb5thiZsou4zPRIiY8Re+
V5gnWUrthP5top6xRIHjycx9padeoH/JWmBOoVoZkLKtdJZTo7rn5j/IB6ZLvMTYSSPvDflF1k64
Lhif64WeN7Aea4UanbHf+I3fjkHk4fHmhf4s7rC94h7KY0+jwrwFiw5mduQQ18zbfaQEC/SfwGSe
r3wC7ol47vU7Efcws0S+U9tHh3YIGUT5Z5DI4M3HmbykRQfxKMGSbAb2bm6G7kLi9VnLiM9M5ccI
Ksv4hr+CvdLYWr+OSj38UVfuhqIrM+31Y30+VUuel1wz5jx3XPXfWw0an6BEmVnWeUE8tz77biXC
YLViapHGsuhaYyIDN1y/z8a9nPYgmwT/RukTSiv4VJyXwDD/i9Ek+VrR97gSWbsGhHy4G4EN4JFg
5MEIz+gj+2vQHgyYkWWH2y/FexTfj/HGK4xrSfSm7rsVOo9XEEui7sQ+E2SIOHf99WW5p/RDkWqH
1/yro6BG2aUBoxTMSJjhGUnZIponQoUf8bBxiq+pVo0U/rC/y9+551Dt6qALhRl663f/1oOEJeD5
8WfJiMQhuD3dTLmwpR+/j+a973+aTH3FVjOre295mUirnUStDqZ6VtcLpZrKsvHHxliMKE34DBLH
fRY86yHP6Jo7Pq/LDXLgKJMqhe7ZxdcYEDPzICaG+XiBRdq8Qeh+THFJxWrSci1abDbtus80SY/6
eQeMXBEKdm4uvZCJ/pu2TEMlqmJRwHxVYJ/t4ifYs5Dl794VfGA9Iw6yRA5aSdMh7SM9BYUIHX4o
Mexw33JasrxoPAOc9MHNPg+B3a8UPZBdbqHo5nxeSbfG7rF6zSyzajmID7/7DTlGfvoGBFO+i/Xr
vf7JLYdwwcXm+2EDNR/CQveEsE6FRIG24koYW3V/zvPKO5SytvC3pUTgy8DMtqR4DjTW6yb3cE9u
HSHTlsUKv6FG8gQiGxAQAr60S6bqspa3BZIP1cmUStNvkIafT5axYCqfRo9+TEpJqdJFPe49DwVy
9uGVZ2/HGSbtlRRR43hahLxalQR8gKKDq2cyL99oV6nrmDAHGjA53TsCKEP2r+m7Zctt1BJKzdoG
qu7SqVDPNIAAqulFvbHEUxBzcIfVcdlTUDfcnAz5nhxacyE5p5ywi0OveVuEEc3zxnw7VB38MHtI
XSTvw158SihWKEam0m6drmaO5XmmdPIX8U0jUynaGVpdbDSNCr4ve6k1/iU/8yiyhoYitp25DlXg
6ubFWiAZuWpN0sgTF11kU54+XS+7Eb2BuzxtKxohGRopJUnVroI37+qbObagnLiCDVkJnZcdFXFt
lIHivVEt71Sy5JvknCntihkvvfYFvxBoJWcz/k339HustWK7w6gYYKilONnfyjB5XGpDVas7HhCa
HrOIJyrePJVgQhwXAC3bR5QFRAAEPTTJ6KvFCkulsoE/b1FxKG1GxOQF/sHcTyqIkiSwpH+sU7Bp
1UZxHH+PW7Mv/kzNP1YIjwFpcGOR8nSWUT4zKTNXO/Tkr4Im9hXi3y/GO0kGtJNwtmBBymI2lYW4
NWkS1gCxwFabMnGiu4YKYaG8ok+QqN/Zaq5xRMSLYZy1zeGJwU6ppeFlQ2p9I+coVAN4husOitXi
q6FUCB+efjApGNiM6WvsEZeWzOuB2v26CM6fSCD5YAroK3W8J3BoyvH+i87y0BLZ4wM12G3717/R
8yp/2cQTZNZqRfimLAHU56P2Ro59cgC03D7UrfPZCfRD9FZKHbMtOqb/5sRQFOHFI7mXwXheOF94
yXo0je/nlGawevK6oETY4zaYQ+5JLZIu+rgGPNaeZoC6vJhXWxwCLX0wuaKM2t38FL6QjtiwE3oj
tQKIuxHmzbUDnNoI6ot3Jpz0TpDnklAdYfFABrpWAFfJcGIYXLnQETkNVS3FO88p0/fIP+DPldrY
TqPQeadCHxV5WfDCrEyghMWcODBny/gfFfBbZCvpgvIwNthC1GjRWjCKx4mx24lHzOW71c8LZtxu
ZiQnVKWNhiO3AE2uPcw2OI/OaRTl1qSvru2jZ0SKNrhCcT1bklQ6vT97bJjDI8caiiwlVMkT51/e
k6UWBv6wFc7CW46erpq7D2v5P0kKdSFebccuLCZr3nDlpqrs4gL0x8/SwUq2PiTp9cluy0Sv2tf1
v7W+ONiZKLzC0XZe/jT+4pLfnt/j//gLFSkKeGbcgRNEfKqT78iTvnSGj6eh1vPb7Pvftl/NN3uI
6RZLdvLWECq2BzbC+BmmmFeKcoRx6sya8UmVH+AlyxSRgExk8+DrOQGTccnYsCZqr6/SEow/VEWq
WRIQSZZq0cM5Q+rkuoBm/kkuH3B6Mrdj7ixv2S2KzAJgCBU51t5xkpb3mR6ZA3ayvi1VMfn7cih8
PXfraYCWHlTGNzudtmioEN20aN7TpBJycA5Ue2z0OEvOBGy2aAp2iRyLHQLAspo9NQDKofybqopD
QLa0dagVDIWxEzMpQG3vkkBwfh1UUqFHsGbm+cApsvK6dAECboTMH3ceavczVXQRzn0b/Z/fqwTh
Fw9dv5ZVHuqFz3PNWfu2J6H2hNBaMje4pqms8tO5FwynxrFgFzfwRSUpj9nwLJkhR90A37LbkHTX
xCb0gg7EtERzKMOzuDnwkVpFrhOvwUf0TMNNu9Gi6upNYM/4DW0wJVaK5UAfMYyiXcbNedEh9IHu
7EjZJP4QxJO7I62BktE5wYh/W7zZdYpMM+j9AMbE8S1AHn50CXCXX3/uecCPbZ52t8goS9b7Q4Yz
vf1KU+8zbBW1VAwB4xhZ9nj7L/NfEtjvgmt4CpC0WplH99VEsOLldtkT0LaPhnsBygYFk3e9kR4v
zyvwQdn2AYX87iLfp5DdLOf0SDB8Pm7YgfPtpFgwS9up2A1ioJfjJEp+zpTsqLVWZIBFlQ4EDdhZ
MXDNldZ9uBewdAbA1urazU2UXWwjjm7+P3MyboO6OOySTV8bKbQTaWYDZ84uqln1LGTqfI33+bfo
hCyt1R8oiM5HSQEonJw17p0yxQQHyOTt+Imd9ZtMscOWNf7Lt3ioCaNzZILRb/o99Z4DinQkJ75C
YOKd8/6IRmjNnxQQDn2VVJtUivAVtxRQhLCIC+gwl9bzkr7qkQYfKO9tp8TCFHRerkaLrsqDj3F0
t2w85Ekpjq4qDF1BNw/f7h6UGyhFxGUz8ET9SGoM5ZNNt4RrIpQJ1+nsXwhibl0daK4/sh5An9zp
PG+M4sNj1azvjpcjQFZeDQNh95g1KNOm7PMpOv+dCHTz4sY1yFpWobmsWtXgdHXFl05AB7uKfy9o
taXWpwwDHgNUvbUNvbuYu9uaFXt/CPaVip+UvW8R72DPm1RCg72VYbCAna7MprNmD5dfbu8qfrm1
+DcMGDfiEgAgU48QVukZLsExzItUp2Rtm2FSyJANRROlvmwOtO7AH/CeKrrm65gpMhfxIko6bUY6
5xbzgFMMy7EfjrVDohew06nrXnTaiVT6AK0PB0XKDa+dDW/ccAfBDdA8pPNp7gC/rWOwP9iTP0NK
sdgecDl/mXAIf60e2ngHJkF8fg2w1JIdsk3U00ZqBnNctvwBB9gHY2tptTDMl5aYYymEI/r1yhjV
HCK89EsXlcB9mIsYtxgBSTjeXjtJ1XprYRmI6cD+/nuTwQj09VijHn5OQmkofdURdHnrclcd++1V
UMs9a2woN7Or2Db8GiR5O4RySmNgPNr8jjdpDS+Zz26qpGb9MPzVp3sOKfbVP0bsvyXWe4eRp40h
vLfUjUZl9XzqfVBJ+1dW6eQV5eKjPTAJP3l+oN5dBYyHqEvbtxpWZF+2XFuaBRJVjmpJndGRsvZA
AArUoCfqbsuuJ1DqKlRIcM8MbyyicBONc1wyB4ASBxIvCNNmoxS6OubOGDlEoYfCZatIM7Q2Dlkx
rfpcSn0atli6T0Eh2RWRx9Hy2X0R3QGDojKJl5yLIUjVtIk5qRGCHn91rsZa1qsQB0jXeDQ/U2D4
i2lcvE9utpsNTiVgWMlT9xx/iQLoSFagDOa1YoOCQidVBrUR2wLQ4mA8L8eMaydbLvK5LVSCFrsP
Gs+tJfBwGivvGK2qbTltNYcgbL0xiHaB2iEogG7aV3kl1JnFq0PbQI3/N/QZ+gJq4gid269wAPtm
KaxABVhmRKO0ZTCg60pGECvXOrrYHKQh1xb/W9gZHenzk9Dv5pTZ2v2WPYDZ9XzbHAxh9GYfBI4x
9xtUf8TSOxYhZ8EpVMij5n3rM3eVE5S5ZfjvothoH4E85YwMR4+ZLdaJOm0Br776R0ACDaFJv7vn
udjtDUdracXjEA4a/aocSwKzsnJ2GVYJXs9umpbJMf0rYfG35VWB/aCI4SaTBsC4Y1ugYmbbFqd0
UkuV7h5UMJxiyzJNrrvsbe2+WLVgroZnHlDVBAyuijnU5fNtWpRqCMaWK3fvqATas/v0HDpgVyYZ
xymg8adNI3qmIev0Z1PIo6X3+GIqgqVIyX/HI9fc2q5eEvEKUeyoGuQh7JiKVp/Jz7fqu7qZH5U7
8ZBkfiZeWGs79XG0iH3OYWaA7VCOQVBVcEVZVjNDJtQbDkLzM8DHm6yzMrhu3aeUvU7EfV4zz0kw
C+RCA2StzSnXbXQXEa+Ae9v7q08WOCO0tdoqqa028w2oMt1fR3cxpqV7FEkDjAf47HiiFCyfZxmU
faSDpUJ0tcyjvKCzbcvAyC1WnE2i+zEzIKnnRggLAW5MM0SNgBYWcLk2BafPQxFXvZk6p0hlfkMs
khYjyTDjPZM7A4HT55vIgidJNsbI81uGCpeXLxJunW14sbTRiwjzkz0PCShbBDT1/P4mY4ONVJxs
IwKVF/6NBnoXIhRAeYWNhEux27f8m4qviOEw7GMWv6Astdz+xsb7z2MXsvtJl2mJhjvcqwvbsMnY
H3gDqT0gzh0/+Es3krIwwJn4yeey86QrCUTJUxYPbIG45nFY8jIIlDwlXS67SNizpC19F39DYb8k
T4eVEP/5lwD52rTfifCH3vs2kPNnP18HaKcUyzCwp3rpfkvV5v9wJIDAI7Ki6FX4RIunAsv7lHan
yW078pzgujLAOENms2+YUeA3uskxrIRMcykG1/7EI9BqjSWOv71fpzsyVWDiXvZcX1ef5TnicXkf
AaMnL1cF2kbJMYU3jOJb24EOIR0PybuaEZ1+1/bh/Lp5mDKMFWj1eeXTPKtcYNtuVQ2CUsagxy2/
vWqHgPUlFG3B4xyM6DT+3aVdMf5A5KJ3RpvrSrqiQrv274AA8BIwHYLoJaclmK6pnhYjx8p1kUEF
2gN/OrT2JGTqhx5HD0/COdr+34zYoE53wu6y/4ZI8kwwyECrDYtl5Rvtfl/Q9JCx9aBbYlakyc8J
jL0+WPmNWVraK80mWqJIQdGWJN8jflqiY5SOtsxrAjfEP66Z8zvctNIDnBqXeVQt19xbTxcPPUGr
tn/vh/cZ5FIwSANrwatS+xafSCkEt16T3Wg+TDUCO7RF24TRXYDe5/k3S1a+F3lQ1QL07cVu+SuI
aSCQgbjuuPFc5/1dU0AzF9B516mGRlsUz7YE2cLdpJD/5PK2bs2h4x4Vp8STqF2aAwfuHr8k0c5U
oCzqOyRshaKEV1IxmEXlhCyoSdZh96bhdWv9ACOYCmMiTR4kjf4WummDY+66Gt5YLrDXYGpB3FCc
IBWj7iS/uT9s8IZMfY34pP9Gbsutu09PLqAxxipQNCpy6nwf0xIlfTsjGkKkIGZD99kh8WnLvG5s
nj6803KukC5jwYgRAwY3IZKEeieOo5v9y4azuRnhw5x1TYzdW2rVjnpiBololhX5lcEGWMV5Pj56
GjbArS13AQLB8XW3BpvXiE3MRXdzk4y6+v675a25ES9oMF4mqZEqtzqh4SjWF2NbFYtMmJZXHvI0
vJwoUY1/AtASTuw3Mqd3076P7NYfZNxRYZoaSHsRgeC2GxV1ooXA+abqRmPhv2Tps6NnlL9t//kO
8DFvhj41FQnUH4wW+mUUbgxC7th+RgRYF/9OqVkR1bndZvzCKSGH851zTAlDKAmqtJ+3JkeH16R/
d87kqdu8i+1yOWJ4CnhZVTMZ0bFNffwlANSzC6fbDrln5G86H+mtMRQi3N7B+hmxs8GNEISp6/Lo
eJ9/A/ECzIuDIIaJDn4uvsgbhU4r4iXbaLGiBgVEdOvqr00unBYTFAw5uo+cVe9u01fwJIt8kiwG
jFM1DjENQWG4FL/HabcZqn+1lqUS/oZ0q8TpSZLTrVqajVVYvJ0RTIeRNm/nhSikbQZHuFDjK+s9
y10qgOfx7zJrAukBSdt+zJdtcqmBAqX7OcVtAkgyMIx8lhluOWteIDkreXSWDI6DfOsHKjyRsXYW
bILUDGJT+GTDO77ry8crpQ/Fh17OrFzAcWcUCi369p47f7gBkVAor5sE7crSyqx4cWcq9JR98CpM
z0Sp+k4brJ2vZmF72U0WRnetew+msgbccR0uU2PlgSo7//Ts+qi51qU+iiEbymPwLqG7L8u8qAlT
laGdraB0kL5ORYPuanwGTOpI+TTcAwXaSAOpCp78XkC2Rf4z+DWT0c3vwBBFDaWMtWYLIznyqrm7
9zyyS0T3kHPc6CZf9nTHdhOxR2+YYyrANKN4pe05soIQlESOaKGHayqN5iVxtkQRV78GJDnfFjeB
eRRkH1xoMcWHAXb0I0XaafwpnyIRgFdYJZtxhcBkhvmGOtYmP+oJAgxgoygAd0cfKZI1GaAQqSef
2F84XmELPqKSa1M7GrEi35ffIFIkD9Gtx2zqIdHbaEqMCUUBhy0Qnc9y65tTf+mj8XOX/bkSSFSf
jy1aI1YNep654NceESM3zobt6btu1rBfoL+1y0/JTKP2nl7Ew0Yl+9D/4uhmOto+SgOZzRpBWBYF
Qzxmw3hVyJB8d2irlbKp3vbXhZhxbv/LP/KOPeC1G0ZRPGgM8RT204fnKJKqxBIBkW0jmA9MNIHv
Mbv4ZL8X5nnpS26jnx7FXf19esBbou7w2Fq/yZToimeU/IHDkkzTvHZU0/fYT6reqzsBHgbOY8hh
gEm8bCVBts0hFiOAUx82zrFPHBIWM/lgfmREnT54pecP4KZa+PenDhp048u/iuZiAkJiy3vYmAl1
MBGVS7+kNVi65sbldHjRtq9ZQZ3nRZqkbbkSkap9qZN5IcsKcGtOUbdG1k+JJstdGMNfrRHTE2bU
zT8iuPY6kvi3V1WTnl9ru0KvIDpCT6oZis+Y1fZ0ve6TYhSdSmPDtkCETaXDR+5oYFsISpoL012i
GjENDZCfL+haEG6x3YzPmKwgfRI24ayh7ESv/ixk3BXL0PdBw7TdmQRp+PnE9fNtNgZKle+a1K/d
oidNPrnvhTYM/G2D7FZhbv6e2WFJC0PGkD+7QIe6lGOyNdhCtdd0XjvnnrPEYhvJ+kbrcGkynSKU
QATeUaf8plcB8rLzds4pvoXQj4yI26fTGpBWUTjlRiSGHlB6mdSGUPJm2/gcQQTtx7KAIl/zZUQS
8NtoAQZki4XMNNoC2QJXj+1/eqMe3vPvm1ONw2f94H0phYzU3r+c+xNlgDtZ5iAzPBjlX1V87Ool
o7D9o6XOQ2HJukIdXXWKROV2AObAMMgy0Y5S2TfNxHFkk3eQNZ5eMwPDNDzWG5zJ0Cn5dFjSx56r
c7Am7qhAg2lxBWuNRnJKQFod9pVSdsdV87dOhTdLwte8I9IwaPwHCMpxZbh6LX2n6AVvH57rSY3t
9owo3LAqkdhaUn4ECYf9mWsGiarl42zl4NRY4uOaKjNCjbH+y5Vm41IvdS/ZInl8NbKd9H//Jvg4
5qZJu3epqiZ5RXBu6dhSrHImTwqhyuPwq7sbVlkEtUXplp5sQD74GdXrxwsFO0QGLPRhY7tZ1+5C
l8XSu9EvvU8AxVGDxEVefDSzSx8sX6xhwm6metb/cssVjVh+bfZ18/5334CMQXOBdvbFGeS/mxsN
6n7hgHvHp0Q69o8keFZwI1SDPAmEcz+e7TBwPTNpODLGMKexdNZD+BxvuDWvYECRxu6+IydyqP33
Ni5iI6KYTb3IeZJO5nOhK88Io3C6qb2gd/4yov5mw7Ex98dDwm6X7bCofS50O5oxnreow1SFzkf4
AzTkF9C1Q6zRgHTldFmw88K9G/wLkbXAw9xLLmkvNjgIMMhAOHHbR9LVuk2RRZ5E+3hl+EeQTs/9
cBrTrQ3689gZm9SGBXo407hKpazs21TT1PndmEFgVOqOF+H50VrTE87X639XQmfWykJ9sAz4h3pN
4xprT9aU0lU+3B9duBZsAOTs+6owTjvbIPFT/var23nY9t/v/ITFsvHr7k69qY+ocZYpzc0zRgHa
1VYoLw9UBBqGJ0Y7KUEwalf6TbR+5CZwQyaRRepexDvToqJj4GdolKwaCgn73+Srj2EjnWizSOtJ
jkG/35xzTO6Yt4GHX8ezaKkzmbphfN9YCZ1VxjyDuqkcucxsNeyxphWbul/mHIDxWbo//eNzdIWS
AA+jPB0iOSNO9DMRj6DLOgBW6rO0AQe/gaMePMZYrJGkLgN98qRXBBfeGAVm4AIV1FtTNXVe+yBS
46LZ04GFe/gnE3nlvPjzx3yEZMZTdnLY0fPEI0mfqv0omwX7DGSZKEfbBp6gu8bRkxsFxUuH6G3W
O8+KQtYergsnlzAPO85zEJAYeLmg1fCENoAxE54alclJrkjcbDILlS19Bu+EPWQPZZ1dmHnT7fkB
393AkyrZBuDZNzyfDgXFMxciEfiYBwrnXoTG4DnuGa+G5wrOkseXDsyVahyKGLpswlDz7FFJf+dO
eqsHJ7JQN+yYggpRwhh4XmhimfkvOxdCtIpkEUfbk4nK8HMy84f9l11Kb1pEWY2QAfEHx7dBnkBF
SjytkZdQTveRLttzdJd+BDDc2+ECnr/QeQRUUfFdpk16l4sPeTdzqz37wrTh73nhUK6RjV5/a/If
B6bBWtrQgI5pyF/1sq8gdM0Ln+Tnjyo1nmX5brVRWnZEFHX/NqbD0wHDGWxVTTSVo23X/OgXSkAJ
gKS8QIRPuohjwT9ZoCGPgsbGkbGecdIbUc5Q4/0QQhDN4SDxdohIRBSuRy9TRu/ASymrjJcz8/7w
1Hro+6AI51lJCmqwh+aiKPZRs+JbRmRi5e3fw6u42XNdFkSE7BWFdKtvVpmuJ1FIPc6O5+VhD6nD
tCXYe70nm8vbPAAE2bdInzGXAoA/ep1RelzFMve739At+xWeM770aaJZDZvb9lqiWygQUPVxaSyD
zo4b3yD9TXIKL1VqIQ5CkfWG4FWtJmD3mIcRYcgN3+tK4XMuan8fuZ4hUyimZN4MovspGXKEmYnC
hBrExc0GosQAjtBwBF0VzaK0PoQln2+395TwKIfWTJ7+A1cBiOwUjAOk8Tr7gqRn2MMS6ESRob5+
zpuVXb0onqI17YFJm1rBX9E/QCxAXA8u0vIwUjmY+weWnalmqb2cy+mDVR0MGHCiD/aOsDiiJC68
UPamhvZ7U1lHqNR8p5Gdj5z3RWrDGlb83S59k4v4wZP+/hnQMymjNWOVtANokQpe9Ua5NUk7VO7R
3vbZ5YkjxjdIuifp19kxcnEDHdTglKbWymZKK53Ied5jiSckB1ihCXpn3BRtV/vMA2O8MDwFbsP2
JFqgN0vgu5dBEut7aMwXiLqlQtKq7EEOB3dH3pVHhqZrJV2aXI1bV5yz/eTTRpVXGMcOiJ4U6X51
kVPZikfsiB75cqWRVOEKoZzjQ5/EFYy2vfo64lzIH4y+JS5D1ctZzad2kb3tnEtjiyd9VbC+HL7G
LlczRy3EXjFmUMfFG6HmVY5ACRIdzkDCojnQnJRCU/Cz03VVQyKqoqFL2TbeDgLYtX8c6CgwzoxJ
hhyejGN+EpWJ5we/SoVDUefI/o/uzqPRvv2eHlw3hpiSgXesS2whXSZXQwx8Ma8vaX5HO1A9z1lo
0rF0N/HXmC9kZ+02khUuINNqjQlCdZZOHaHoal3+efaKhCGU/Z8wESuSqPE3vxWANjq5YD3r2tnX
my7RY7V1b3eqKqb0ey8jkOx+iL4SS6kpICK2wTLW+kJ0YIvGjdsp/LxWWtrJed528acJ38i8nrMb
oiLuz//U8fJ/HqA22W53pdO/RJt5aAb8MNJWUZX+9fQ746G0/w269gF6jYOskT+OoKXe2cpTz5Ru
DBb4k/uSSKaT1hfM+gep0+8WEIHwr6fBbOXQRygI5M92HHG8HRwVqbNKn5FGis5obzaY+jtrNifV
bOZQSiF7pV9kVNzjkyYw5IT9lJywgxRqY4QmAMD3ldmhDTvgGrGzT3aosc0xdjoP4+1N7jjIw5q3
uhepLCYYFQpBchIXesfQnszDRdZcybxyhEWe+Kc5za6ZFIOkZmTumpK8A0RJCRlZEa39Ae5B2Fn2
JBmj1dP3FF/At1SkP5TH+zocCy6vrPbVez4yBOeyOBc8KbGEze6yhACzkMH/4WiWLFWJxxhDoQxx
Du8kaD4FuHLoejl2z6GoF66zXpc0ZQmUDN2DUfoMMgapyPXH+j6nE3KWMlS/Zcte5dYPejGhcc1e
V2Gb08Tg8I60oXeumkRZnA/pFgiU82wxJw7Vtbk6RTzq4px6HMDrTJPQ5NFTB1oT3x2fF1HcWLnc
XQIys3Nkr0zXFXzUn/ZO5X6NNpe0ggzbu9/h3QHKQBbUDSOBlCcyzTM/u+57VujOIBy0793l6i3n
JS3vyk9iuRG5buTDMeHHV6IQIG/nB+o6K3f59nFguj7ReC9BIPYhSnuRbJ7f1qaskWP/gXCMB+Eb
iXSS6zr/+Au5/vANEA13GWLzC1pU9FeApG2NiT6A4tP2MZGjF35HFnCttT57Px1xmkQmATklhKGB
H01VDC4LFX+GCnMkmz2gic0K9bgZINIaDlTXnzITop9BgDIPBG0Wqx6fpqF8Iscd1rSUOsbS/bxW
4TLNYj2UyHc1hwfqjge+u22XiKxiMlvrGvyJBZP7HbOQS9ZyXrcV4ypxgg8nCp8XNPHAN7DoaO3U
SeGXUUChWX5NMlcx3QX6TPCqbrgAKHoKIOspZ2TyiLzrCm9Uek+lLb6RrsdF+0US0auClmZ8wGKC
IqHXw4+HmQvfXkC48hdqO1AxoM+qDNqzI+c+hKNPeOhuWEmp4S7YVI0yWEf5g9zIZZZNCC6Pau6X
6PmDGaxC3MRYinFIdF+wK6khG9Qu5pi0agafHBN7IQHMfvquaWN5UZHgjYsGA1tNvtMg5rk+gMaD
gZ25wnYtwXFgX7oHrlPElfj496+puLCRdkd8U0irKu3LEKLn+GMWnmPc2kBxx+K1Yxtnj4kSV5bw
98xtjBPE6ACjKKUPZXb4uiCElBMsP6wcMVS8t9jr/4xYuz7FKh1yVWg0GVG/cR+UpjTsTSvqnoHs
+MrYniMXbQrYy53rl+44FndFvJkGKW0TnysVQ26UkS98a0djLID9RXUHPFHq3wqF1xK8guA+VV+G
9I5dbYgcyklxKQT6WEqtcAMppFzcXhM9xiyPdSnxIQTHNDcE8iDFSQJdJPCLn6ABXvyK30DOyVJq
SbmD9pSYRZqqm0tN8BFy5Sga0axsBFQV7rxdKtO8EGNBVf6cqWQfXdmqx5KNs4iqj0NCqHTLAFgk
P2nReMouV9C6/uiGCkCEY5xM81OQ23WxC4ILsB8zwC9FGWZzlL08fIthsJ7HXMG9PD2fOph9osII
OP3Ev28clBfUovcXlX/+VvYhplInMXVrOeOv2Owis1Tuo740sgT3FB098yfCaQQL6nbE27vRwkmi
Orkd2/dn8m/dL9G9DkyAGb24P6YSPMUT0JNFcP2RG4oKbcnYSIXmNDvSNGozr+ySGd9eIWHh/Yr2
BOGqaXS4z/TXpRrv0bwGl2mvNBmBIWYMkg3XEbWAG3vwzZP2aOfYDZHeLDTkK/GyQlPc+zHJGdac
d9xUh+gJpo7ibWySN9NZqCUA/CBRKO+ck6vMBFL8jFSr/SQfRauJl853HS2fAV9PICU/xc1wM8dp
rCR3jroKEsXib0eUHDYrhjNaQ5kv6Fmby/j1GB+7H5aIeE79BuqccmxKiz7KgmQvFlN+kus3BIpN
JQLxd8CISPqsXxR4InVJcEMjSJIRQ6HP8Ylm5YmLt4DKhIn5y/Okb3e8j0655VBS7fAzYEgBdbZl
yUhcZOEmLpAJmhrMdCuYMzoDJhsJO+D7knKcD4YOTjEcT2FflFluFyADcQn4IFQZVbZpfWb7QkGh
WFCEOkULkEQSmgYukzJqtI52mq/YsG3SMIb7sJDH9ZwLRCHwuuDjgPlZvoaCuQPf0ttOxM7bxbAE
tBvKDY5Dd0BEOopz6SOjGOpGryoo/vWH58CVts9Q4E7Cx/ugy4V1YL/1xCaY+Ki76NXtTdygcwUn
egC/8pGeZ88wD77j8inOS3H60WzJ64TLOEj0wUuN2rjpHB88ctepnPyjQCmhhL1Fy7YU37zBBt5C
r5q4mh8H3sJ9nvtqVPpAeA/dFNYINQgMrSguJKINNqtUou0rfyUgpEVOtkCnPqdPecAXmsn4pSwK
t78gBHzOva1FBKmCxJS4y3ZElHFWyQjuOygRlX43smiH7ID1Z700yXhPtv/gWuocb48ptg22O4T+
ScZuSYL8sex4+m8HVTwnbd5zbDe4OdfTryGaXNEc5W0pcQ9U27jeqywflaT66dbPabR5vlSWpu+F
GiE1dYP/lhBozwsPElYsTeNAyANsTEtx0GdtMNhdOHiZoGdg3r6xDJhFhFX0I+4e28j5N9p7XkMn
JmkMZct+xXSRRK/w2EJRProAurlORgK+tRy/8TcF2W5WXEQxo/laF/0moIRe7Jd+KxObjnv45SvN
ND7iKe7sT8JPiKuJxiwK+2BEfu8A8Ouu2hq+uZaKjF/Yp77cqVI14HMhk6tARWaNEMKEBaA74yBa
lMI/7eEphegRZr6/m91MU7Ztd/6Bsfm4Ndqs5KtPc2xDn5HSGraALKgHYuTq1jmD2WpIgq8PacrA
VFTQp2kinGaXDV8fe1j6ID7onWB5HqzB9+K8izTJnf6gUrtNI08r1foeIH0/UrJQMGrgNgn3q3t7
j0O1O6a0+AmdGKgc0xs2kOsdlBNdRcJ0+thVuTNVWaovtlhXrfdzayHbtvZpKitiPvSaIF1atWhR
VGBI3ghLfR3XUkVEg3FSPVhFftkH+y11z7iFlGqQL4k6X7iuIUOe0arQzGbBBjdpL0bSuWYMQfdD
0giTytZd+GgHKrC4nXQ807C//om1bIqRgacaHKizuuihZQMR1ugZmj4+dHSWoNnQ/Wi4ak05JtmY
aKZZWefyT0b9vokiwtb1VeHnyuAZ0RwdlmbTu8uk8JjBP+DAVpKWtI3sFZsSh92tR9nt2cKq2fMG
aVH84Dsv6sojHrthUU/fWBSCajDPYKQYsFb1PZsa9bHFE7CLRhGguVIHQam7aFKNilKTTUg+EpYc
H3vvzPYtMpzezXYqlkbH2Os2K39t7HK1/yq0lvnWyhR93pypb3SQpZKiY1M8AlwInEXWFD+IbQ47
V8RLDeCQahSzIYMDv/UQ66PpiS+tKVCRNVSHYTwbfStjg+a/ZJa/On7coNOBJnJkBQo4akiV1cUw
4ylBz03BZSKn29OCK7o4jWH2VX/y3wnPjeCsRWF8jW9EiCK9psAezRlD8TSTXafihZt8/EKyIjiB
VllN90KRdhrauxUY1rNLIZ44UmAkY/b1KzbPfTASkUrrsCV6+YN2HGcZVwfKLc6a60re0d+AZyC2
9aBTfsMMdrliKFhMzlHr5h3yyAKJHWpILSDJQ9/M17UAc9sfX2hhUct5vM08UbFXaYnWGo9R4TBP
JRm/mQTFa77nV6+qx8R6uO8vH6d5GgwikTNENkXuuAgIDXQYZMInZEux9pqdZkJyHPuNGBGU7SOq
YO2P8lXKjF+j/13HXLliUo0EU2sGQEVu/MWgMlCUOmVn+5ctcW9Wxi5ixCMpc/p119p76KeOaPIC
p0eq3pX13BvPaIQKHmVvuAg4g+1Q2fg4s8NqzWivYa48ecwY0Z/RntM3coAP36UhpGaDauOlTeuF
wj9Qu7N4wKBnxokcciz7OSoAncYrs2yOA4SB+tC2qEjVS44y66xpyaUL5+ZO6hwUlB7dsDtzvIVC
GlEVU2DSIjq/iImM4L69Mf5GsxIX1VZVHse4w0/yE71H5vZOF+EMoye4o+3WxpGLprHGMyf7OqVV
yMjKZUwxHbs4UEjaYIOSLl7eHQG0NlOyuaGTtZeKxF/hsqowmLtnx2bdcDk9C0m/a/30+FdAjCm4
ibHnk6yJsRBZIGlHPz4HjBrxN9/1vJEMgbEoPow67sXYXcnKfl5PiJAyZyqaqScWjUo0tnxJNaUD
lrVUhI0jXp3x0ctDCYo243R+y/ZyK7VRK91cJIIeIzWOTIdfdLcWrmduEaKEOl3nst7HB/iLBrNR
gQQyk9Ub6JLNE1/QlM4m8xVpQL4ld+k9xghJCxuDXvG1/d7g0Ww2WZjt0XPEmScYx5F8W59BT+cK
PFv+G1GhYUnLDH33dMNOLVFHCH0iWEJS0R/GyjIJy/dz0fqBYe25teNobBGvElg+0nqY67Fm91PG
mP+y9+OP0PMeFJKT/g1bE6GZ9NUGtC2s5Qyeq6fqydrra9X4jISal1VkWjJBtYIn73FnXkJmV1vi
dBzpMDjVdwODCSR6YeDgz4vPZmwyWumVEngZoeIWQ+8YBtUhJ0xuq7Rkk6JmIttshXPgy5jENwEu
2JyoT+9/iBI0f5iKsjF2bH91cM3CzQ6KQ2cpMpvHgk1iupinXwIucmNSDDu2Kl4vyI3CfZ7mpH54
Z8MJXfYGFdkcRTstDy1/4R2Apeu6sZyfJki5tFRkOz6qcof97HMVX4z9yVR+cMhozgXChoA12r/J
xjR90sMGG+CjMDV/U4G4nHwhrHxsXouKAo1D7rje2+Wf5iROKSGZVEaNNQdkFhAFfEsR6ZjoaGH2
Bi8cW3f2fkspsxBPvvhbeRRfo2xdTrFfNZcZWjQnrO+WidUEvOsSaeZwh+lBhITp3HuM0lldLfMo
h37AVJybAfOJ1WDG9o+u08WMeu/E/U6DnaIHLg0q4Vz3Gn7ALP7PjNXQdmpHMZbCPd5eHCc1mdXu
PemiMxmHrctVqh+Us9TSdOI2cZbpysma/39VbXzcrLUt7aRyhmXZw77dApjSB4zcKG9yUFiJD/Ln
7aC5ggniAOAEumAJIH12xUi08ak35KMr5bFK4UKRGBc2YB7V3NUxtxCmwnZD3Ak1hMoQYBMvyqpO
pPI200s8O0ekBOkR6XOyRB2p3HJW2L2ugI4/M8U2aUAXt6ankuiXGlrIJiqkHpnLtbfNuzBe9NBL
1vcRmtBBI9fB/E+aOLZ2ZzKobmo659aYkmXIj1XtxwkKrbEM58nxyKEQ2O6UkBhjMfqbc3NHWhBs
dzphKn9dgeahhvhq9ay6SQKPEn5ABeGfbpo0u+CiL4aUB9QvNmJngEFKSJToeKylvcDz2rG6xmrn
Bv6gTAJiFOtFJUBLBuk2KDhHX8PFVf4lfwBUZVe0gnk8L+DcJjYEgXdxy0O0ncdMoDkV3p5WpXZq
jKlYoF53GSfrpO6P5iHz52pTs7IVYS9UBnTTnhFo507K4++lRL0eTGSFAGTHioW9rg6sqes9maWG
7uyaUg6S9U8M3QkR46oqZY/vpTi2Onh1S30m3GWGNDM0PYSSMH72Xwv4Lo4PKBgrlh4CxZEt/luI
VzfQhpc5emz1TKD7trCdjs+DxGfApK/DqBBGKuPjv1resbtsf4REiLYGCEbCF3aQ2t5bXFfS8k1M
kVHZ9+D+0Pe9ix5iqYQDWKuIRO6XQjtG+8Vfz1EEfwXYPoimBhOWgogk609BklpwjuumBDBhxPP+
wFTCFT/8J3FEbAYEK13THUmkgp287li+uN6z4SpX+ypt+RwdOpDlzaay0YaKy/uY3vz405hfqSEK
wM9Vxfklq1yi5sbV1PZMe86qsJq/Hvw5ds21+fx1u/am2KMfjX9cBGVa/xT3HhBmaqDtm2+AfVEn
sqChHo3hp5RHEiBJVcpS+PBvpcCDV1PSpMHNAMoCjxYa2PGatbvdvScln+e1Hrp0Cj34iLmK5N79
CVlwp4ofuRo9IrebGyvqmXlYOhQD3bwo9XXgm8Xy1ojeUWl2xT/7g1f0OVJzj1gJ9l5ALp5ZcV+A
1RuaTS/Kecgd/ZhfOlJrADRBDvJlWRa3cMrIwC8TRKFx/A/QhrBnQNP7WhI3lJL2K9FdN7ha7KKb
CrwyRfaVqMqoHVO4jeURVwAv24QfbodAYsJwJN71NHSiSjUVsZYSt16KsyYhz0/dSiFg4DGzfbjS
Z1TV3gE4XkF13c9ipydHCfc5ieLTgk/eoJyO4wBJoO4pYUWtdu7fz0uPokRXqZnMVGr+qu9yyCQ9
qbbqtyLRlAiNZuAuKg2YFOHMOMoqVHvsOlZkiJyc2AfzsOa21NHf1og6WlSCiwI0329fleTRQ9OK
khU/EF5NI6XRNK3322D6nHh2cqaweOd59YrElsvHAwi2nu1uma6nnka+xEL4Q48184OLjX8SoQEv
XtKK8FFb4fgxoIUTGzprRxC6zv9WmxExiirGPwx21Gljv3qGrOkyqobdQBu+O5tUy6VtLpaE5kBt
nNBchFLhXHckOMwemp3PA58YAvNl9n0z54okNJMR/80LpJd5y0a9/i04mEnnYp2eWpqvLc7HC6dO
4amwmmFxTmqG98HACRHl1HmMlgnlrze0yMFbh7XScR4PRHQZfbelJuFtt5icZe/BS8KLsScjI0J+
15mcu1RxVIG772v9b6L1J/g3pWvpnwfbunMJ7GinCzsFgIldFdgwXge0xlP36GHI7tJ4odv2eqL8
5VwhIfC9eUtl82/JrTec0fCnbMOVM9UP2c1GkNJwptlYArPtES2budcn34NmRI/47h71YFNURaj6
KWxOcmZ9y+8ryvRcChu/F8ZFi2bOZvwBgQWuB76AVnTXAX+ry//EbO88bh7Cx41k0X+eI0MxJf+w
FOLGID9Fe38OaZaQHkf85ViB/nnyd3tezfKbxpwu4S0+sulWKzdWpOHA1zet6Zh0CyOPxol6iO42
3rrsdC9jOq3Rhk20AEkdhHrrli081BWmCm+wbAiYjxaouLn7G49YB0SVYgzzp7ITCbBjaWA7spRl
A7NNPtjXvjmNUxLZpltaOYeZHQQd9vXCT/BhA0vLIrCjDBYhS6PeRCkZbk3+xwwyY3yKRTZkJh5E
HXb/4eLKZm++e09D8glcnwD2nlIQ1/7F4mkT9L5P1yE3GleIPHgfjL/sQ3oa54CHwIM7bkb739KU
saiqb19SPODAzYlnAccsx0r07+ZhBb5Es2Fgmb5/MZb66JYfy97kPf4Y9l2rEV7c6KwxPwJOOr2g
AjydpuKqrPVRxtOOfjiTQZqw+IeSF1s69co9Zk30RpgteHxkwJxO/7KXeCcwsq765eEy8b9AOWks
Skr2ot19gsFfG4PKNp2XmWSKc07LjxPw6gpKe2ez38qn5d3YaFKTacNzR6mV0++58Wq0IfbfclVk
Je9kM9KV0X3BXtLQHO+bYY4kwY42zPxDkODtNzfNqmWz4Ar6DNbBO/4cIRJzqqGU+JAJC/3tRgn/
YV62LzFrIEioYz9bBqyZIOaGKLs78u7yiKy62Ucn50QXtwyB3iWWMfes+k7IgINDUfiz/uu4l9bx
SDDWM3X7ejiOqUgYsP4kb0NnGK5/mU3+3PaKaDRHIRFfvw17BhlgoUy+dzBjRJ2X17fcMwf23r6/
E/blgHvazck0fXE0SV8//vxg9W1c4467+HtBnAsKn3jS5rh640vDCPq0oG4aCsd7ZoinJb9+bAqG
kcLcZANaZataKLCZdcFoUABkoDqinmLf9WUnJe6hQ5iuCiwj0rU1G26NsbbwaQqOIEusX9MuZHzq
w9ZdVhOHPPxYoAbk4tLmd3XA6+OojFTFvR3U7MZzNTuPuPboPTitoibN9IYEchw57V7KplOg6m26
VO8/E0EnUN+V7fC2IJOBkR2iA5u7tZEVkXFiIshQf+H48+TsCFxYfHfPTJIdmW+eXMa8ZQUsEw3I
v/kv0htBsJ/A8Ob5BOwN0Sn3PBoRE0roBiX9mlp9HpYvbNHeD5tCeeYuWNIZ38WJLO9Du0/+GvFt
j57NhP23AJ3A7GzQUPibhfZK1i1jX2I3CnGnrtnchglVCdYSQsJxPYOLOpJYJSr31cOzzXKdNYi9
kQ+8b7iSLvHRu9EiEbJIM7EFldIz/bsD6QOzOg/AAtkvnqUFDZigvmcxCGPqvExxTRYN0UsTn4N7
u0ocSUR/BVBE+HHJbwd/Bh2O7nMS8KwM4x7TO4tBA05p6iN4dPCVG4nWipIfJHz9nJPqa1r5gWem
j/ViHP24BMiEQnTkHXmxek360P+DD/yBmiPmtUQPt9F6DMFGNUFSNFC1jKCmVF34LXI05CRfMoKI
hAZylanL74rD+FJIkYehtAcRlfRNcv7zagKTm4XhRimEkatM7YTH0doIEvk3G6o6zJ3yziNvPtSF
N7gX5XP3xprYQeECZNDjAajWgOmwj3nj1oJvXzBEvxYAVjyBDSaUGsrMQNuda2JR+X7JqNliqc7+
ssdaxcYUV+Ua/dbynBAJYfDXpy5ibud08B0xzyH4+eifnFdj5sb32wpuv9XOaSapn07dtqiaa29/
Sn7r5ZDaPMoOg/uLoWGiarjO2PVgLve1Q3hHh41Z4xPyedpwaGw7Uvgh/+M2PkYSWeSzSJejT/3w
dCRx47saCGnhwIRl47oRZ9LW/4FfLp2XjNSUqKcSyB0rq5W+qAU/8cDjbM2fGF4bRhhfOQmshSAr
77yyb1J+8YSo9zOh6eDeJP1cDSUKJo/RPQZPYILr6/W8arwcmJKsB/OjyGfRjA8R2yR4XUJy6jr6
563Zgfnlyr51rt/YBCFnkpJoaCqH7CpvBoiumda0BINI6s4T9G4Qmru5Vpj57yKyd6zbNqWq8RZs
FNQPHaS0Tdxab0MQGwyhpad2rvaLhmNMxpSu54kPZmHZvu/lWShf2aH9EBM6T9BdtqFMOvKJO8Fv
48BLYI3hqNHTks3Hio2B19QS65+zjVA1epgvRjN/ymGyQc4Q+UIdN0x7btzsxx90ka1W2r4LKYYW
QdaKpRCM5zNLsCLVvwg1S26jzxqD9cg9eH74gkJK+iDpwlHUKa6nJb1pdlz3AfRAlCeqk9ebIEQH
UaUsVcr04oBdo/7LUhGDaVVCwERduJB2uKRFpccCYRTI8EmsIJy8wF6UlkcftlTdsXdNOW5QARwF
Qb3rJPD03irtLBAChqGkHyV/iDSbNjXnls1NCjXXqc426/4R0G7A1TmuFVVxTGoyVApKfV8EKj9C
ZyP+BqqWk2epxJTr60CZPHAGzDQrfZXMqr9L4Yl2ZMRkaSd6HOp8+eOYBOezucY2BzbDez5hlkkR
1NKyiiMvpSQkswkDUWaqRtcGsEeKZfSNg84y8cYcJJV5L5kyWPt8pwyAw7mZK1YqoLZ++N0dnZGL
0ElUHO8Xp4mnqOS8DinlgkZEZLARMSTJL9lhC5pFJp5+0cQsfou8UAz3fCP3HKZ3lpgDtKk7od6P
pIissjqvHHnnyuXRTB/ylzZQRO5wf53KNtNDXCOFxBRLLEG2zXBzKzQ0f3TBfEWeKDz3LjigUojf
O3yNzIOq1WIy30cVehbAEqlscc2ykJfxWhLFlZMK5pvLXHFM9AvOCe/058xYg95Ls5b4pm771d/y
LAwsLqP+2KyDhdDNgMz0AO/TfBB+K5J0OFHKDLvHEH6JibYaut/IBy2PM7llbRI6YkY+ZWIJEyPY
ETbNoESp7JE38t9IbmBcAPIorlo+DeUbjl/V/vc8JGUKnJ8sanzEhMOXmViqEFmjoWeieV+zfn9B
IRf8pNgiKH1cQdvSnzqWd0PedpAOcYvgdx1Yf/KgC230xaZvBTmBRqcXQP+jUqJRbpzxHxvjG8pE
lUzH8NBAQs5oOovWWpBWzuw3e1VI9srlMeKjd+FBu7cTGBd4idJY+5Ogbibgnb4Mxv249bsrPiYw
K73cwAE1aQzXKVecB1e7cNjG6sUdVUwxNTs7JFVTS51J8CMLFOqyA9t5Mbr3qU9R6iSIN8Gg/NDe
ALcMeztnNnelzciO6GLNNTkR4iIKPfucFG+QujrxU0sPrHdoIh1sgnTdXq+v7RK1a/2nHDOhBXoX
9whOZTUBgcsp1B8gSPBsK6wzScl8zAlmSAJg48CpSvjQqEPb1Idu8yWs+Z1NJDZ1cGH2x7jtS0d0
S0OIrB9UMl/5PVdtAEOXcHe8BdXCSWWe1OS546FStyVDnJm7a7SNWnSMIsjAaHzptCIKifkKIq5W
n4DaAK/jZt/fFc856U3U0jGGrDqYf/v+dEZ/uw9JWowct4qZgOXq6wGbPPjO2WBMvlnPXkEg611y
U7ZZjBjsVHTr6KATxwLsy/+da3bdOsn6/nEyP/NBd2YLLaITSX70KECiNt2CnTNWYIxDM0IHbUL0
yEVCNXcdCeqrm+HlSVDjMm7wjCi8E8NWNVTJ8ZrfZ1Y+aVryNKnFqmCWRqI+ZEpPUG3alOsJaqyc
3YA5Sz0mfV6ftGYqDtfRHOEZy729XFvSGFQV/ShH+y8RGuLWl3Da3qpIAC3pPVI8D7LLq/m4wP3U
+6p3gne82StqbQ4o98R2A//9BTtnzkl6l3CFJ4MtYl5soMwOyZh9ic9GLISO8P/3R5Nfdr8GcRAC
LZS6xd6wbp2v3ORotaLhn6aPIvq8zWL8tGfoNvk03Cs8GD6TAtqtK0KjHuArFxTIOas3nh1Tl/ni
Hva5qCLouxP4oWrfMgPjDXlQ1kapYju6MWOkePXjFMfJXfndXPu3u5O/+tBMJql6EgcSJoVEeSG+
f4XOjRgi1FjIlyEO1dO7I8yDTTiUI6utz7/OGi912Cb1AyNqW//6WbPeSguC0J38oxSD3fWifjbF
l3k2nv/LjTjrqBgKivPrkaKxUZfVpBWigZjoRWgy7hhTafX1cQQCWay+sXeNqE2V+3CGcFSIVzyv
0G3wOBxw1UmTyQ2J5pI417/HDvwcjxjK9rY1VnTKaViqUJImy/y4b7PIKL4GDQGV8fKcF44syDg7
l12OzZ5wSAbc1wB1Nkr/wdTcvxHneFcPVstgBAeejPlkuM4poSnwqHMZF4uP6/WM+67kfsbvrTKL
W8HAxWm6VoldjP2H4ax0rDlG4jlgvADovg04lpCLnmYZOC24pY5Rh7P3soGzoBSuSVgoJF+K27++
A2IXT4MUdAgLgTRnt5/g/HHWgc+yzip+Q9eyNGPhZfrFwDTYOSfCL0682Kn3z4fZgXhg5dudnOAF
1Xc1eg/mhNuyYnvYfX6YF8wtvNUlvLecb4UeC3NWPAwKtCYRCeAKdfe7px2+bZ9o/DB2ehwklrDr
z0YsTNyKRS3q2Y2ircH03Qa6dG7OM1fIm4dEPH9d5Pt/wvwUlKW5f9gcOzpDqvh+6qXp+MkfOmXv
5/5bxEfIxLbd6cnPmVsfwTEYxzJEV+kw6Q9gwbOdgunOectK5toGmGScTk7JqQHo9IsrIhKk/oqF
mEp3tz+WOup7xXFZiLwI6QcK8tc8H4ryB5W6ky3dGW8dWWEBfWuGig7/GhNcpfTdhMCULVMrQn0x
rSCyVXgn1BBHjfEbo/toUIH1xJr2HlB+TkLWsiLf2TjzkSrmpF+grSVM16aCC6mPNt2DB/Qn9A7g
lM2BPqSF9IbhXZykreEvMgisEtPg7uNAzl3IBQsREtB3qzmvXSh98aD+gI2waGo9KNcD5opJs/5s
6uoEyM4jzQDENl38lmDf5mP80b0BKMCJa+2SK0ghzNtq7jIY8dFKJhHWRqutcv1jXW3MXOQfGV0I
Ndn+CGLZsIo1H4nK3oNt+z2jSOFItI9D4xoc4/O2xG0HOjZdyps8o2QFzzlenVSwTdi7MwO9RL4m
3j7JR+bqQl4iHTPzWk737c+zMVdPoN1eN0FJM8/OAmweNz2NUBQv5mXD0qdapzS9WmHku0zlfAX2
VQIkLh3KD+mSLCDUGHxrmt+xDlRMdOn+UXLfcGMb2x6q0jVhINWZ2Yk65WgvcQsVFg3+yKGJRDQn
l7VY/B3xE5Jv++q64dn/qJ609XqcMUURa6jFBAqSBD59L1/K/eUGB/jJiCUXB6Y6dkDtw7RhCB0Z
Mj0U826xiVY2dmCWqxwFKBRIv3TUQ8BwdL7AOCxOBkGQzY5gNBGozPiBDFRqDTbi/Ee4ctFWoK8P
xp9PY7nNNWVHR9jI7aAm4iPoDrx5PQogR4fINQw0YTbB9CkGRnxuMfqdrpJti+dq8IQ0OKqtGDQ6
Z/qTzI1yj9e/shcSe27c2+Gkn+cD0nj+r7eoNbBSIqfg0cBIXx7FiiPM0Mi4Jt8W8+/+O/5OKKMb
4ciuQxkdP0bEjfrKVku4fUpLCzNX4W9X0RLRn+jPIJdDSUmtXr6vaSFn3DGkdq+vFnRJAk88LB7c
kXsOyZXXwmckBO8jn5JAN2nl9OchJByuZu5+D/xC2QdD5DvIkuWwEW8f18j7Y3fjW1302pEMj/T4
zamXoRVfyTrCHAS9Vp11LRy68LWM99IbQCmFtVJdPN6KAjegGFzhwy/ENa6W0MmSR2wMGgQMcsSH
rWZ7V0qStcOIatL7Zg/RNRxy/62+H8m18efZBVawSuF5MljOUkxoEjrV92EKoXXn6zohofMgqBkd
Qg419kvZbDXO3SODLGh/W/fQJeX3lkZPESMPzxyjB6BBEa5jtyPyCvglli6dCy51n6Q3EbS4cXtA
eEBwTuqZS/d6aa9H/jjrV/bpCbzX3yLnlWAnsVXSf6g2BBZFeEu44eqPGg4KZvibeL+vgcclmFFD
cwH6Cs5m3wOtc9K2DCx6F/4kRxtcPSAoXUiYaMhgGVS4B8TAAvbHUjr9UC27LwUEoLZyz5XNDkpB
LrsFvRuAx6QcgaIWZAnAOmf7hxtO4Q5Re2V/nFrVEeDA8D8x+ZFQPl+1xUpKZb9qrD3GAsm20a+h
dBroO+Y7i98WKTqaypS0t4rXrGbUTl7i6/S3CQndrXj2ElJghDMimJBAqRAh05Htdod0HMUG9VPY
RKoQ85AWqczjlz0TZ4zAYU6XBIoSM8Hmfbul8IJO1ONydLEfdgPgyPqJtzp6pIrSK2lvlWwnYZKe
xWm1ob+EJUm0WSz880HXW9iUemhR6y5k5IWBCD+6JQtmCJthm4+LWkq06KY36yKwTDzbzfJ9GD/e
iPZuxxZnymzTgefRzNQQt4TKFPIDYexm6W/m1lRKpNVtqw0fMK+9fo6Gn84TT/3HSTepVz9fqPdT
NX1bD/1bBeFshkl1OMIuIs/54v4yIhtAG/+W8YiESzpjSLor/ewbaArUcfIcXwPtTTkErVfmP4IW
hebOYq4CkVmM5oPBHghCztnme1SUwMWS+5LAGfJcF/+gj2HBPwLUJ3FZOx6IRr8txVBh87VISFzC
Rug0Sjc7UZosPl0m98m4DYP8EXDElePVTeV4xFlwSjTcCM4ksryxCEMPCSwwHkjBYrPiOT3/Mta9
va9kvJPtb0hKWiMET7n2cDQu6jNV3G08g9xgi7x2zI0AujLa3qqCRc8OIiYB8B1O/qTeq4Od/QtL
6nWdY7qMwZ+h8YZu3XloZFT9Fbes63qVT/+gAwW+Duss9qFMv6rL4pxAseGpm+nhqx5nMGywr70V
i61nPN0ToRMv/YdtBG4Hs2oCz05pquOpQToF+ZfjW/snCE3YrxoxIOEH3LVBVZjnmMNxfXiCbWgU
V+QtM1+Ep1d6yZmHdMeFH1J+cjUzXudP81lJYE1RiuEpxtSVzsHLwmkc/pTBSnSwZaVpQnPv3xC5
7PLBjrfLMfRVwjHlP5atmdQ6wpmmBCDw2Iwv3utmaM3oxiMWD5t1Y9FoI4OvCjCHTsVVso3sLWaz
kgOWZkKhZ4Z0seYzKN/gzT2U/eDdv0amoChM+E5nwRuVMYoQ0M6p5fNAhwjso3gD32k26Ij0JInE
BiowYbLTrGKnPK8nb6tS4OguBb6U979Be2ICbazzkOn+xd2+shHDZk5fXmbcPRYSlZuaY1+mTPIP
SU8ra1b8NVbGnCmD0AlxYaPy9wYnL2nSLEn1TfJlKmKvSCpEslJ+pOB27RkzS0tge69vW5FbhFH1
A3GpuR+dqsGbByijmD2nqcBeHwugTznfdJRamw47F9fVmOuqusH4PUcHyqq6x5j2dX4U8WvGTfFP
TklToozb/B2GBd6fgdUhKBOE4A1ZX671qnnxGlNy7Lr8PQG7UfCm6LWOnMtfwz5eLTbE9PmSfY6p
5lZHSGJ7LuHfTw8vn5utYJmdMEtrBhRRp/l4p/RTDVrbDswxlmpdWDCUqFCDLWu2kEVZLgpIvBoO
dpr88H0yXICXZhVbuO75DRSbDA6OL7xbnzx73Vvd0ei2pBhXrwzZ9lG41pdDh8hBqsuZT5V0sJ3u
jZ1dVLE7p5x+vU4I5wbk9Qty39/aiqa0J6KexDmwCUYVairG9ZSI0uBcEwde3vGBycFKq8Lqo1Sa
PcFuYqm0tony29/ltHon5dtv112z1rKs1cqlAAY2eVkhk7zZyEQ741c/ZMkQztUKpOU0uzhIfykc
C7jODZEd3fUTC3Ku9KPI/TCIUMYoI6EI5CIZ4j7e/DarB57P0sIU6QRS/sG4W5nPNsd6rs3Yq/d1
J7v1lDnnq7cvErAQv8nCJGDHT27+MN3WHwydVScfttXKUjtqDGZuxTguVQ+1yisJjsDTVnlWl4lW
vbrCedgEBUWfu1H9/Ij0d8d14MLKWif1Yn3QYFL3BhYMBaIkur7RUS3mfw86HJ1gb9XlMkpjs5M5
YW0sS4sLvXTdJIhJ0urkPv8lAx2765/X3/fyhu143jzWpwpGlfW4wtRuPuhIhVI/LkYvWh0au6uS
7Ky32Uh8+t85ydb85mTECIaSbrm3OFmPon6wJkNtwJwuJmQdcjNtCMpWVk8JdYErWhfBVPCV4CMK
DW7qDpHP6VfP2R1XK4ahhNWdSwaTrxhjeHHCFo1DuadBIluXW9+LmO9m1vP4biC7G+P9eynLOJrb
hszax3v4GnKjZkrX1WZ6+XDSYFCxiZtjTAkacDeqlb6mG99tSW/Z+WXJEERfXHDvfJbzztRlBg0Q
6O67YKibbch+VJIkoUASRdaoxDlWb7L4ADRZI5Scm415c05mJa10XgsGNT8nk5kVA+tyoVUnENUN
KOXRZfA+oO5v53YEYmwV/WnSgDxLm+68RfL3sCnONDC4EXf72NyQdQTlLl6WkC3/+yDYQzOAxUUp
btZm77MlD98GeHzNCeISGZ1e9o4SGiH30UuJm/WATAfLUCjXqevRfON1xsrbiQBkvZnxK+4a5Nkt
967tntZhinjMRo5tZPrG0PohPlx4hX10pbIHbj5vSE9PT6EzzAnk1zkWb+hjovoNiVd3WmuECa/5
0WycmRlIYmQCCc+u2ivPy6qaGRwy/gxANz5maiwpeX4je7Bj+RrkLBfNsBsbi/oHHBvvAFI1brk8
ZjdtrVgRGUW0l0COxO3Qnf2/a3KeIrmWuhoK9WMDpFb9FyFkw/V+MBG44JT0r9o1KH56QaBKQwxs
LbKRqcorsMQlk0YqBYbHh3tkalGquzUsA3m8FD23/KvkJExBfFLIO/fDfI70YXpY6I+sVycBwmGT
g5137rRAgaKr6erAygJIZurJhdK+jBEvyT7+//YHZeny3TZK5PlOr4PeRqCggwmx1byX22oN4Xk2
74/oCoqJO7fgiGal1/0O/E4kfCImjLl0X8H2FQcZFLYWtfRMBu5SPdXdQnMio9O8cYGma8S2XMs4
tH/7n5ZftFdiAlsBAI4ZHwCmW4yJbrB9cXWYwlI9+oJQtBwDePSsTySgvH2MbdFGwwSmRrwYaVxA
z7A6mRezj12Nv/JLPARdMuCLMUPYaGkOoX95oymRFM3T9Cd56t9YxfSqU9zE5nlBLjEOh8sOhLKc
7NupJL8k4n0vvplSwGVlv/m3hZQjR9uV+/RuvwoRxL43fJYnKlqwrhP+S4zv7y/gxgVVd03xtPi8
jCMMZS8Gde4yM1VJ4qr/IFjDvSZ2tcQ3i8OHiy2M80W3PhFcPvvuNTOAGEPFp7BqMG43d/8ncCY0
oo6j41/OEcB/aHtX463dTrOOJO8W7yf0khMuUhZ6YaauADlYiGQqXaPnsjnvXSuI3O8XaAFPj6Mv
HTKAAYcGisFLMk1nVrzQiRCKRYjb2m0zMFAjgFmS46X5htis9M4PyIoT9F+gvIRwXX8cTFKJuCsh
T9iosBu1C3mqpiYLShHzYF+d0cLXj7/zNUxJf1UibA1qRwZT9C4yoVWUuiJ1IhXg4B6aESBJcjz7
ym3OS1q3J7eQdfJMPWbrkXyQL4oS+6eAZhKy4s68T18dCTgfs+fu7ZzC0UXUCobY5VCHaa8nxi8y
NdFG7OAgVC4DG5vojNayaUTbuD50w7UNtMmLkQrDYXiLPqavsQMdyJTW5FfwxFCrjU0S77RC9osT
BqkwJAg1LKLl7O5bbHWF3VYRbHs0AqpTlsLVbdwLkGUWl3zQTpPW6l516yJI50gq3EiQv35vSkyI
m4xxT+uZn4AgZMiRAH3wd09G3QDrT9r9MaipDj2IkNruFZzpq8PW/Pe5RqlQgoM0pbnVqSjQaGyK
/wFUpNdtgRE25IUUgn6GmHdy9h//NkR15cOuiSH5ySguXL17xgPhG10e74uD9+ae5JEBaUnNRUT5
o2UGawEVFyyeD2e1hsrsv5RXMsvqq995S8m53fO9pfvMe3FuoBRfgvtDROk/a0oDYom3UavEFkh5
7ccXUislCvPul65RxCIuMy5endWYGmayGlwS6AxKXjBVBeIlyh+pfCgXrJdCgYN8SeHLgWF6393p
C0ZN0rLtHQpIeeMAKzhxs0MWuuxCDIapON5SNV8lk2Hbu3m2BDxDPI1N89muCOoo3ShvxCLxy5P8
zFSdAaDPd+zUgh6OusaMguUyvhh4rlJkPRyK/aOmJGftxOV3bmDPeaMWWP9W6XggeWio2sKgH9lp
P9+rmosPEPXPuyprw4G189uuf89xFPD8mhytwgVznyWxB6hwJJbfPLDg086GOPIGhIgYv/241GiW
25PJJOI57RD/1Y8H6/wtog0iyluxpFsrj4+sF4x1uaBkW22gMnZv2V+lx5Iy1wf7B5Mss798NRrD
lHe7FEmUXMx7ZrVgHrNRxY1+WaMEo7BVAfVn9SJNohhXOuO4a9izx+VITEfTEDL4jK3X3S+Ycy6G
q70J5GSI2hdQTtjC75FNNBd4S2zRhJcAvoRZ+YS/NspnM7kS2mGwhbeyPzyLXV12WJ+ziKOfWuWV
JaCGF7TxFPhkpSICubrGDe3UGx5fW/2oVxTn9CukLaPjyAUC8nyPPf5gy7MgdJzawDSz79Nfhgnt
9hmyPi6LD4MNvbZbaBI9F5p4jsxyk+vIjuVaOQ7GvqfLZP9UyXicZNvuNux8wiS7dOfCMv3dYTef
wK1Jlvw370pTnrdMjU9jPQSi5cHHi359ih7DHbqhHqx5Y3oLOB6P0XsCa692pPuPlYI3GKdD3ZUK
aAf6FCyVPwMzf7UAeYJHgewIVlcvmAXTWq6d6qCy7UzFDXoy0ZjBvo4lg94NSaW6mmjlWJBldgsx
QCU48F0Yjv8rwy9W8gcx9p/jW6aFST17+iQvbdEehXOpyOacyKv39aceDcseDF7GzGcMT6tlGkmT
+FgOiDHIvdGZNi+nnK9wV/wFCCtpTwOqww/0a6qdP9RlVVUNuB3rF6+WfLKmwQ6HMHXDTo897rOC
+W3Fbv5w0LUvLvHpT9mjdjfHYARFFX2s+5mCL21nXI30a9Ntg0HQa9lvkI52V/Z8ClvE0yjVguSi
e5i1C7K6QawYi+plm30wpxSaT1ROD6cy7YuJWovC/p3kafdIhc1BfAC7a0uAuLudPL/cnlg23Hvx
evchyB7V99tulTnDYRbWG+14gydlQovJUut4AkrKhA6d6UAtE7nHdgaoQaJgFQT/N0UqHK8Xo3+M
ZKb1kt5mMXUDpnw9nsi+9pr7QPHLvlC4YK9e71TUjXN8545St5GjX4gASmlGl4uxRvJ/L9yr3Nhv
2H115Du1FvBRjmnc4l41g3a+0TclcOrtGWZKuIbc5RFam2sW9sSKqFNs258AFXry334fzIXyZW93
oSG5dmQpwqiMrFZma6rRBtgZr0yQFGHSdOq5SqcI4OHJaos/Ssctmd7MxfRdzV8j7BVECODxtBx+
ivCmpHi8ZKTSZoleai8jAspnT6ae3iLIHjbjvu8qH/x06kbwKciQCJ2TwOI65jthDYs+ZSPlHkYU
v+OAUG4ouKMlOcbbK56KlIg7KHABCfkQLqCPqWTivCyd4CgjZ52SXXgqXw+wWnme8gr8uPJmg3/X
kHhwD2mc7E5ehFzPCYHCtxEyLRiYaXotSarMl0CNHMJz7jFQWn8w/sFUnZnEnPkr1jG6VIMeAE34
cScXc5ZdRgMpdKV+3pQxYpDUzjLMjPO1hS/bZsbJsTiyhNBLXMXVO7nUe6duG6J87cSy+RX10qYe
6M71i/iZl3m7FKiheAc9TCHQLrdidneV0uah8J/IWYMNyPDBM0Az7Klla2AUxAY3cu2zJwM047TO
jcfJTgP4Ite+T60kFqQH+t3Zg7TqAtkUfdLSjsF2aLA76uJGs5kqQn5bRAvnORJ3qrMBhDH0TmyO
Vjb4RqWwxLGUkwUhRZnT4T7vYQ2QBAsGKP7jVnbw0ldLjMKyHj0H0gBJujpRojZ3Ik9lo4qzNCMv
M3XHZReTwMxJF3Uns4Pv0cTsyZUp653+fTgIgSpcbI33SYiOwMm2fhFHqYUrbfONCBC2JCQtZMaE
lA9zANAitaQWO9b2lr+3tuaj+6VsFp1C6/X0qM3e1fJoMtquL0lniM37K6FD0a+wzqokk1j2cEXL
FOh4D6zF3+08Jc0s+mQk4vs26h0KSkV7BwN14BxVgr8yJwPnSIADJ6W+H30FXK1a32hCuD2qoOY/
AWmyQTDAMM3kHD9d0dAohM2QiSsQn5SxJyNmfJjUlxfc91OS85jk9l5v3kn2Wnah32Sj6lW/PZgA
GJG73DJJb8qSOGz2XOW+SJZzmIiDzQcLPdf1EeHSE8dqMt4UsgeC8w2HL4Q5XoamQxm56hfkzMUP
Gi8f2lB7mwinMTg+b9wJBn1gYoCGY6s1V5HH/ByNFxSofkpatP6w177S+mR0QpWhVxdq8pO5QMsE
j0pbaxJE9ffuzcl73XfSSmh9xBbEC12+sKDTodmEidHFpezWtXTjKJ50Fi8qd991pg7OuR9if3sM
Cs3yvKIJ2DVDSSgqqqxoSGeUTg3VrjtCNxLhTTh0Da/VfawI3MmTxNymV433dthpt8CcifIYlKzD
+sxJ2fszkpBQk9YG/aKPnpwvatcPCleqSGbxkt3CErrGyyUPBdq6DKR+pK8nkTB29RKODYsu+Ykq
frTgIEkF9M5yDwjJSm8j0OLedoMI4QJ3hH6FhQv0Nisnnfw4C0BvmagAorvFNx8e54g86V2HHSP6
daPVJ/6lkTOHwpayw1ieMvNjyEECrEsUl9wEuvRe12hjs5MUV0nGWu4gyZwLro4CSK2icK+tBQre
bKpo4EfH+sJHVkuBtqBNVwKiLjhNMZtUx9mSA8BUpFfTHVS812SHWCK6l4WDVQ8UjIAaQa/+UEj1
7UMVUTHQidvGYbgQvRUh7h9rV6TLZyazyQVzFcZil+95H4p+niuEjS9TdxTYCxOl0y+C0hJQ0dD9
Bvb/BMFqQZZK9IUXmLAfSNDGkkftP675tymU2mNRZyfEqm4F71cae9RGMoRsC05blj7OV1s245G6
gx3sB5zdr5I2NKSPj0WrSxqBsXcZ0O+rV76vqFXDJ2U4f8PndJusAmOhZwDakl7fe8oLtL2UdIY9
a7ek7fsTjgh3TjoRZaWCIbZelg+L6HfLOqHFweVwF3EgXhVpPSpu0Ee2/doPyaF0WDt4jMu0xlTT
t8WrE8lVd/ZJala3XZdZftGEA1b0/COH7HRi67u2A6OALzJEFK3d/5E44CCkTjGkqigaqdut95fc
MWvzuVs1SI7xPe4c7fkjZsfKNnnUXQXeQ/LOcV/KraPF+7apWmQDJM+cneMZqFWdb7Fg9b2At9Lt
jUfADZ21l2SDB/+fTDqCDli53ycOf+3Pl9fOVxyfXG2WaGwnLb15zyF62/cr9fGVVJm3T1MzcOOK
xdComnFkoqFMPIayTvdOZZA+dgoMTphhgmTvdiLJG/hn3BDqrvSF16tOGyoRu0LOaJIe5MrqHHpE
xJq7ehAdJjYp41IKfYb7F4K448LZN5ZurkhbqqD5DUR4AIMOW9fQiTN/ubHQeefjH/hgoNEI/vpD
uuhbqpC/zgE2//Ga6jiwEVayD2JQq9NEAtneoAEIt4DM3v+t9xdtrf4qsYk13NlwERGZ+uEMiHl4
6hDmQir0K5uYNN4DYJ4ziaC+AFkrLXPrWbrBNsye6taiOnN/t18staycj8z2kICRLzaWuTXoiTgy
N/O45MZ7vGguvsQBIDZUhElrbc2kPZk7qV/V4cvzML8oAtguPJIFle3wxIp/2POM+3nLRyXPkLhQ
0UphxHGZDAm5ZjMDe29/T3yk0LdLNU+HhCsoDu3uegv6sJGKFY1/ZjS//9KnFmmqB2XWmT2CKdk/
pGkNDuOU2wdm8jyod6hmGY3S4z0Y2iRsGdB3Iz46E/a93jcS9HCe0IJI4zDAzUYWe7BVDiJavOhN
QTIM5lqEzKtfmktQsgXcRNzew+l02tdnIdIO0mkCnYtUi9hnMRrecyr+tW6C4aJfPZIRPihV/IxJ
NWqyaPv4EkK9po1tv2O3IyDJ6FUo1hJ1t+8HmzfZZO/5++/63PDQNFe97ZUe2MLhSNlZWUqy5XAH
Ef4UKjljZTA8MFE4t6wPGrhNINI8LXmO9mGg4cWB92hNB9MB7ZBuX5MA0JeyFic5jG3/NRCNfOtK
JvfPd/4kxKUhYsxdbAU8F9Zaj9du9a50h6/Qst7aqGHv34YlMVjTPiYEdjQS5bHG+XZpR/aAtceY
KS6asaM1H3ajkp10xQjh/fpdL72czydeN7LZwRLP39effSV5CiJRduXFzbeoXo1VNTY+rES+3y6V
D9AR8hGCpMt4Xy1EsOM3MAjCyr/T23N1sDzq/EXxzVb4dfj2ni7ANgDjrWRg05VNpumuGdXAqj/S
KWQCONJIf8p2/XjezxbCzQi4GBvWHWEMGi/dfFn6TWEXOUaQKVs0eUSTBE6qPS1lbLCZsDsVmwnv
uNHsc6zKxtBfSoTwP9uzCcG4kJGPkZ8f5vLRhlHcH7RXjOHTiSWyu3gZ1H0/GgN3OmwGLvtA2Xgc
N3t4X37ZXLR2vQf3O01K/BF2i2JfEmk2om56p/IPE41EE4513froAjsMInRNIERV3jb3xEbRtVxq
QUwuLCXxUf84p3FB0dcyufw8o+f6DOtkcsIyaqvHGNjkwebnRufyX3M/15PG++N7U+pf3+oJA/QV
/xfwaQ04qsbFIX8c5ML9WIP8GvQq63WdmsZIYza48mBgorNkTDu7Ha7rMV1PTzifs3X3vnwTbmNK
LVL7gF09Ibd4QNoeSY5z1yLNbkSKVuGo9yWwfEswxOf0WlCg8HH2bbyHMml4sXPC8StH5L680MpD
aT6c38IDnJEWRvow9zppzYL0tFu17XcYn07QEvY9pR7Mcnpjl1q2WKZgpyYXn0pTZ8+2jQsbTpe+
wQM9xI+3yiob9a8+rANStD4o5s4cxyrgT6cpq0eDUH0QtIUd2vx7MjkjhLHfhnNX/MJyAfSZMb5n
q8o9MMNMSf+8FaBY+E5v7ElMXACLOIB2zLKr+dq0TZ8QH3/mJ7G6c6XfMsfHvEztW9SIHVvF/Miz
ZU09GZBAh9zNZoot65kBoX2/Z8ipI4EvL29PJCi7Nhy899eIpGkGy5aarOmwkYE6LuVARxPgmZFZ
0cBA+P5ycOD6iwUS3VdjZluYVuo/xNpZu185x0IqImws8eDWJe7fJvaYghobQgS0ncrihzLwYsJQ
569qIzfcsQnCG4HfNOb2rA83R52LaN4WFaX5N7vPdhlEMt1g0rI5wlol/tPwTmwOR7R7fe8YeaUj
huREVKpY9+QntIRbV8xV7Oize51u2hSGI82F/VMz3rslFfyWj/UC+9ppCRsKEtZ7mIZ/FUKJRugY
CBhPBV+NhM3rd0RCY1zdcrzSVEppAIiQEDnwC8adxXB2SfC+zm+ngX4bm+CYvW+hSESjVsJMrrtX
stU3u6Q9mWC+NiNq4oS6TjG+MhGxccAvGNSQ4JI2jDFI4p1kXiQck5jf6srq5GXjgX4yZhMHG8oa
w4UmkUUGiElD6VDlihImxyYHyXEEwv4JnoklN1Ifu0Z3Sq6UwkncdKHGsoBKx41UJPoc2cdGsLXr
bQtUR7W8HhnS97x+/tqTTEuru0GpEk0TSEe3e+1j4dTe1Fjl+lyJVYbZSyMHRxkUgqehV3Bbyw0k
BqqCjMJFHrfXnvKfFAXDf9i4oyCQNkZLVG2waRgow0iE8JupOgT2sYUIzzB1cz8ZsenLVL/XER29
knJLeHflJ5aIHSrEC++ZZSIyTj97749T2tXO/nHEhMRHxd3uMvzQrfszdCfDo/xhmNC8dYQouDyr
pmD+eYyuKnM44RjkW7aFls9SRhHoQecaSeahq9l4SvbeYfc22RLZ5POaClW3rcrMJH6wefzRZsoN
L37YxQjNm/9B9Q14DCWFCfPqaU9zgf8BdCrnFrYBJrmUe5QFU8Nc4pHEj2ics6Qs5MkJ17JYciOZ
Ezb7w4iu4TNYZXL9Uc695mIhxYOXX6ZjaA2depH6acTa/smsCXicdR7ttBpbv6ZK6/D8kALjQKuN
sQVPF83tg0VJUwvE6Ha/UOQZJjGfHkxDnqE7BcTJYYbj0x7jt596DSc5I4ubURJ3YZl+UwOHUaVC
TxA0i5uRiKSbEQRHUHtFgfIV8K58s/TSPV4k7eUxCRnbjCTfixnIx7HR5tHxVX6x7RfVlxiBtHda
13rIGtnAzg3k8UosRTeB5yhlGqtS2wGu4e888GIS/xtLB1/uFjaDyhJPGTy7ZYlhevPMCMQeOHAQ
mY3nqz1v5luJvVBUr/DlGS8PDJshBQTpuJMPd/58E9BW7LEtt8gBNyn9iiWxjgsC2WNqs0Bj+55R
jqniomuOqftrqSFaL9rTOgt7q4oXgPrqr1SIgW+fSi+oOsYAoTBr491e5T94n3V93Rc9XFHTH60a
lw2VL9AqQkVMbVwgzgGY08HBUH+ZfCdjlECn0+YQoXj7q7DHwn3kGsGnJELXXQ3TNGBd5ihpzK4w
OEi1cfHddwtgEHyVzAcmwlEjHTlv9psyCSGywSQvGOZjKfHtvsPnqjsA+isoXK0tk7mQWorpLXOM
J1nzTKrBSiCkFd7j+hDIZsQlUVwfvJ64G9aJ+mhGlLEEHlFTPm4wTb826AKB8suKMeWKnj1N2kFa
uJI3hChlYb/EBtX4TbeAZsBcM4v+2vkvQ3/+FWQo8ExPEncY1rzT8sP5XYHPM3wBJccyTZx7KmhH
3IfDNJVnwtfckWixfuyopli5spa2PyPfFJMPD+E8GrWoO0+4we98tF7Fq3Bv+AXuionyj6x5cxVy
o03v/gTpcvfMsEiaPno4nlQNpAU1Yjo/Xm1w/edYnkeEKITItT3h+mFETN33dm+TsTXRzti77VmG
tJR4ezonLc3bJ6lR5l4WGL38araQ7W2yV3JMZoq76TLEk+YSSSjYry4Ls/FvzcSUxFENlTPn2JOm
99xYFSrwrKmnVgzahKAyEnDbb32B/4Vg9i6yLXeXweaNp1S9tQg2Sjrj/grAeztmwUCt22pPWCSH
uXIH+zTmBXg3G/T3b/q8I+Jz6O7LaIjncDnF45HRBoQg1UgukXkQluHYJ97/1TC+RXHpM2ZbwlSe
h5ak0tdWpP6hhR9MalK0pwJVdfT60nYnKH+qSy8nIFk+MW7/yYeOQJxl18y9mDZx3Bk1IOm/2ndW
LWAdfRSIA92+CW8wGTRrD2LkWWkD1Qkj/j3YFyJc4LKJVvix3NkoW7F6HMJdRUU+hCFal8/1wXdJ
IghTwsWEhI/w+vTok2uyQrxhtWbNbHdWuDuZGFRZP2vzPaGNRyb0ztZGaJVINARdAge3vgmDCPBI
7S5KK9xk6s1k68EDdmQgi8WFX/MBXSdlxV+170ZNMch52QYDrMKPgxGzLBxpFYYxgicvkNlNvL+M
vCelHFkjswGoG5bufI5iwmr6RDvMduJmmqaJWypXjL86ZFcnzErvHxp+O7VIBnlJuF8Ptfvq7hDJ
wlwy4f0jczD2B7onFAx2SdDQq+lHG+N0WQFC3nHbZNQZITmdBlOWtgbHNXPi5yvO5H18tSTMABpP
VCIjjN96shbrHBbDuiG8yzMzyQuhFbRWnpXeRzkVZj095fQ3qN5b5iFcBPU+JyUmAEsldSKPaxYb
g5ETL3/E/iPH05uo1+zrqjCprXlNY86RbpBateszXuuADJhl6aIVO08cVtxq8/5pLFv171AlsQhU
Dv0eRen6Pu8RrMd0N2XzSLlTYzCZT80RJkoGhDcygqSytviQyJR/SKj0LYxHaNt7hkwS+KGtAXOT
UdOr5JFdKBtrA8VxV8PCqWYTjvtxi/T3RqmPGwjkwSrNzuXdT4h+h+bUIXevbvDO7O28lMnxK6Ua
v3vG8r+DeZuOFNLjVajWAG1CE3i3dzSvCnqpUrrIMJqUvRS0ng5Fd28hBUSdpHwQ6lsHW0KDwHBi
dC+R5tvAyLwK1aNDT86HXPXfc5cGUUaIZdy6S9i9ttyolkiydFjLNTVxeUz4Z/0e+w3zFaAwKq9z
d99+63+DVFeB1flXBKmOo42bh4AN8LeLrOMKO8bPMeYqebpi84f3VD0cHhajU5vng8f1h7pm7NVy
Ho2+5jAt1KuM2Da/OLSuxFNW6Pc01CVbyUscB/fyuUThNQTTKGdK5hwQDuVcSZHJ4AwAjUNK9cN9
km/gTHTE2NQhGQf5QLRcGq1tz4bChkIDtp4hni3h7C08rR45hmpfCATXW8cqlsb8pCT+ooeZqQho
RcwN1Bu83rrXA3aEez2LPsKbPz9Sq3QRCqfvJBiev2n3sGlqiNqCp6/HbHAbEYVCbNHgeKycqP7e
U1gOoRcTPnns68Mor4FKwM24aTBzcuzlKKSMlb0k8fXJK03g2gOs7vprxVrw9xmke0SHAGoFaGlF
x2Zas2IpLXUmWr6W9Oei5ej0wTQd5zVgz9C0DjbQZpqMMLrqjC5OsFYXq08PjR9maPz79xc9CW+l
A2Hy/Pl/5bX0566nwo8MDlZoJqEynY0ij4dhN/52Tfnpy4RvsR+RljTqrzfjIvtRZCC9gRNJM1aT
0DoRkT5bfIcYLGb+PcSG6vkbpSN+4SnmqOw9dooqTZvTQAYiJIiE85RMDS3jligl+hbAsoIce2eQ
Eap5t8bE3sSaeYJxUQWgXLAuGYeblWkTO+Xpcj2ojpPtPODD+XFIZ3bUuByfmRmyU3ABw+e2NYA5
dxpA1PzeEWjs7MsdtT9YuiYZJZ6YxK/6IK8KxUVyDPILM8/rIGzx8JQEoydkXnv8sxNZnTicBGLT
Ogg48/8WNgxeBJ0qf9trsosuQ7lgn6jZKnMTfGbA5bZgMKfqW3CAmn9iUZ8NUB2fVOyyV2bUlySw
lyMwQvNrkl39kqS9chHAt1rldFvwO6gDEUqDKD8OmQeM3m14cOCqlkZ7Ztqx7CI9dYX8OklAhDaN
fxMqjeFgmX6zCd1pG4JcaePsYlKf0GtemiKc1b/pVyq2RIMn7jml170GocBj3Qxmv1qwa/I6Q+ml
wfgqhUsu5YKqXhT3DtcVwAtOywMqVZ9nR/iSwRd7+dE9kCk1xrSvePyTvGPwkEbUQ4wPxfVzA1dy
Q98oU5j0gYkEVFN0m0bAGoGuBxMekUwgKJQAV24nBpVIHKa/6vKnCKysCBbtogxsMUB6nKhU3IYv
snuLh++FBRbdfqDeXFGFS7w2scjqOy58Hzsf3liD3yNJMzi27gtn4qcibaAxfb6RgEaQXMZMcYb2
bHwDMKi7+YXCcEQnHyJtwB8Ig6c1S2mKApjuJ8PUN6UBcH9Hx18V4WEDDr+AQx4IVL5I9IZiLX3P
Q85P3VZpq1aEbySQHQpi24uFYReE6XmLM4OUmH3dgefNFvL0rNuWJeLKWB441jxhylEaCwvYiwKR
ccyqOfxcmUPTk6/WMwoNy5kXjw8drfeAMiaD9ejB5FNSoZa1FTl/liRV1uMwwBCbncowx7q5MWZC
Id5thHqPxB1UQp1AuweQNTJo3GlIW0pBHIFuH58CePcudof+6PfOtXUoOjNVPcrm2AX/On4waR4M
kjKG9RR+EvMTViH4dumejpe4hx1JDZ+A+bkXhyi3eZ9aNoBeroTosfI/q64uDbzvorwIL3iiDz7v
Goc4FwVryeAvnZPtw7mBw3X1cwbMtHyjk6fuBqOCQWMCcZbT7VuMe+vyHafkSGAiEUUkklU3dCOW
rdONfVbwmdzAJAmE3O6efF+49YbfDPMCAXK67ZtuqSAakY8UqsSBGrL9urEBFYuDiYq7Mb5/NRQg
VWBT4V+EI+s1sk6vvuCqY4P3kWnFNRyl+JwtN6X2TXwrwNRHoQMrHZCqE0AQpJWFtOu5ORYrGeo1
4E05MZ9UGeZAIMAXn87Td7MK/Mk2gWN9CYcQZT5vFI1MEu/UKNwNTAKeVqRk4HF7TrOJQTVGovu1
IjF0pjic8/3H8Bm0f7oMN+naTGQSaaSBr4DCNWuwbuPX93m12oOHnsZ6RmIUfDXGpmySQ+BMlef6
I20afEJkTsfwbHNoRISYJ9JHxxucsgKn4wnqeLKTS52wvaZCzO2nI3E/snbNedLMsz1ZSAUYE3ql
G1blJNgQo5IaWOpjzrBvBZ1Tssx+CgyAdhtuZPBqlkdyl9g/9IBroZlg666lgW8GV9c7FLOAquaP
jVMQ/z3t163eaYRUy8TEyOASpfFMbWOPk+nAYEv82kYXj+AC7WHS6//Xe05RxNNjEtic5yr2Isam
TfzVLe6EgxCH8VDszn795r3Hyc0PbF7RmLKdfKakU+M+pnBsl0XXLQ4E7pYeDWbFBUFxMTY64H0a
AMhOArcW04FVFcwKspEWUWlvv0Puo4q76lQcnLlfcjgEcJJzK6Jc9n+dzT6xV/N9MinXBddFns2D
M0zrBn3/AbSlXTiNDuRScjPVNbQ6uP0KSbzW/ArErik8jObq7noPRL2SF5oFlVn566ZPLFB+eT6y
SLdWdqnz8/xSgH8jlbvjH5oVHhtk6HHfM6GHVln+/ecV3s8CThM/sBekUf+WdsQJbXuVkcp+Iayd
oswuk4h8k7rEYdclc6D5ZIBJnq/SENjBd9rNyaetVWMwp1EWv0t2JZ0/im8IyE5MJGSuzFDhuEFk
/9DqoU212hcLq+38OKU7oMdkqzRh2CYwXLD1oAyJXIUipURDMBdI2lj0tds6VrTM25HtZWHT8tLa
hsEhpj/ilRmsjwYr3xDWd2HmxO9poY1EUhij9f0HhKYM7Tub5DEHhDBVDXpRpc7I6VB7Dj2+4sDU
1JcpkUVVG426K2pGDO5bBc7MWWv+OHx1Xk42jRWaZrf/ZBPheo/j9uuAu3omK4QsRhQt9Ojvjx2v
TUM22UbgvFXsgjOR4EQxrwluYlyap9B/jjQjoGhWTfpXntwBB6mxveXoVXRXHZ/yktybuCrtbXtm
Ugw4sYEsInugTnu3EoW6CZqlj/cebk2VOn5dQDEIrtAAkx1+2Ag2BI1N8UbKs2Z/9wE2q0ytlsVb
gfgcgamscTDArSo0yyniXBrJ4/gdyltlNi6aSfXrNjFTffv2cZ6XATzWP53vM7z5ag/TtZ7vqlI7
r9vH87d1YwGkcAxQcEWqXRyEi2l0O+Rf/JKBUkh/KTA3V1uDFVyXx9H9XRhhYlLfj3/D5zA9gyag
A/GtfXPEebezI16/SfMWViPL5Ifxfu9XNwcl0TUriMxvzoV7HNGsefV9eYD08ioNdanc5/oZJoOr
IatjCuNN6rYhwDfuZfmL8/UfjwWcMIWtgVoS8iBKh5I9CVw+qM9FqrYecf2rdrjn3JgJAmP3PA5R
asH9KHMGap0NKkcbtupMkTGRuaOM0bAw2V0GjpLpPw1ZRRPuORH4tMVQreg67worCh4LdLw4s0dN
mBOV+crxKmrIGcK0aVLgzRVPhinxPmB6RWjgilmFLLfygBjoNkhOTkTb4MjjVSuOKa7xHcajkjze
bah07Mj17MG/VqZq2yxf9MbQ0CxAP7bvX6qf9QNcuAPmV97+O5dmm+KPW+tzVGSxT5cx/O5ot2An
aE9EBd5NmR8hwDXuLO5SD90GC2PjsDLQSvwVDMr9Uqq21mjOa5Zl/VsEguw2VbEdZqiVMottevw1
W9OsdDZkLKk4+Zz/dnwEfj+KLw+iCssczE4VXlhwh8LmL2Ua2hkj5rKzgTq3ulwmTqFQ4rUPKSYy
t8k1VFPqzPyhEo24Vb6spzB7036OOWBAsP/5bw1Q3gzJfH0qboZrJVWsLyu+UzJUnzVl/z44o+Gr
USMld+72EpVIb6aCUaPBUWyj8WopNovsTHCMyMVx+FbgLha/RBIl5TuFbb17LZEaTevw0BQ0qdhJ
WbSPfmihfkDVHB2vLf7KTzUdTpYZZFVwl52HA8O7cihzhs2xEJU7G6tPoHdglMmAcsZa0be0EZK/
t1jax6EfZqSgxQb/qhpqd/Furc8UFUwewac2CSOPnLLRf7KNXo01EGGjr9BkBf48rYIeXnUozbr7
I9yXSHj0HeMfiRB5ukoJBBJpioexSzy/BuWtRaHBTGyp1d2P6gVT7uV3JsQqn/TnpLM1yhfVjF8P
jnhdHw5JnQtXrQWRUL79E+N/SbGd28c/badXYvkeghz5LP6WJ5usTF9Ql3DcdJT/aMdJADvtey7q
XSKtwkIH/4gMqDo5eeGJSus6bUrKaCFR+B/lBJ5+N2biDqo5XHEeLHKXQDrbCoNR/+kOftEhocUq
9wskdAPfpOcFQDQ3pfo9//k9RNcaFc514OiDC1nqakwQFN/r7DzVnD1vD/yPuu9LxIo37k9ygXUL
2rlVzZEGkj/OtIWaFMoJu0GsMitP/k682jRKHyXHB+yHTlyqNC2Igwu7ZQaJKLbcXmVDIOZ+QWh5
Om1FsRvuSYUMUgx/XIkdXN3UZYLFjVOf4xhyjGNWKSNUy8LMmdoul1L5r7ufd1GwKYIhKZqT2ifP
YfafEcdDUDv+3Z1I6iqJsqsOnrYdX84AJCoUy5WQ8MxVU+pfWVtvx87UHKM7O0ukzmjJUf1NdSoq
u4zp3TapnhQDSDuynMMfKxfA11U7ElrrRtqTfJpz1lq9WTniL/x5HmYyeNetmDgfER7lAqmiXL50
T5hVKWXFr7U7ImQEYZaB7Y1fV802vrb1K0nRARm6cik7MDyP9dEJeo9eOSJhjckjYZLRSxW/qrHb
agYQoIlhMvv0vsqddafyyXxrH+WQJoptHe5d+k7JzIYgI/0rLHzdicPDNu09FhK+97xBQrmRww4x
kabVYXA/YPl7QqSP37BeF20g+JZ+adBC3TSDu4qy/IgBxA4JSw8RcoFn74Pzpd8LPbBpNd0viOdE
TqhUfiYpJM8hcNbrSx7c7hrM/qyQrTrkfhXSHg6HS79ZSszuXBVJhKCUT4ba9HhVfGaGc217M+3u
C5xV8v/kW7xcNIasC0uSyPmdZyVQtSxfANYhxeNM9ahUlUW5ScwvwXvI6XWfb7myCdBBOe2Ha3FL
gi1NXcaEudxQa3AZ/Adi2sQ6oCejv224ecczhuVUR/aUWFXXijLUx20ie7MjgPVGLNa2bpA6dNk2
w0WM/WqMYwMsAVRfdnc6TdoL2krKZjXwtFqMjcjn38xHpxcVOECfWv+2Xk9vCyWBAzi+QDwVYpik
x/fo9gMSqvWCtGaw0fwP5lvLBhJ+KuwpGJWB/E313UvDF8cvTmX8zXdfWIedOjV4AMremOwarj30
AleBLGoRsnF0Yx8VjW7Z2qDuP2MhvUF1wbKQAb2b3vKavYiuF7oxf9o9Lh97Cz4LPfvARndAzgsF
UYDZd6l6nwq5JoeLR8mWiMMz/4Lh7rT7OYzGpNfDp41bIusaphDGsfsIzo44WYXa0TnyUeKrydmj
OeVBdN+jBMaRYw1LJirbpKOLfpXiElfg5GdmTGXTJTlik5AMP1nW46xY1JMf2gH4qvA4ga4m9aUq
+4/zAlcJSw8KSOZp7JxT53C9DuC/8aonc+3MIzvyyvuHPKfj3qL16qGOCCeL4b4qJgQlA1ckOQSL
Xy9eRW4Gd+FtEhmsGDxcewagxgyCGSPt26+m1L/BVlO6poAKKjKgPdLNkzW97xX4MFVCc8GvGCAR
w7Z0w9dmpFLA/aTKafQMEHx61XexjdT+wYnV5HtQ40HzdKUs2vRxtgeLYV3uN/dXUUzJUEP4Q8//
6q78xwCVLkvjVDPffVlyGL1haqBfMvmkB92zMxYqG2loKtJH7Wp/hKh0ufsUYg5jKbGo8JJF3H3T
vT9Xip/vT4VTOCYgdfptGcpcDuBUn//fjS9rr8nnX/Cm8DmtT6vHs74KHj6XUKu1MD8Hh+S8Ts9C
gcXMd93Q+YG7x/vkXbZR0L8/lAtgF2DcIJ2OFSMKVPgNALfqkdsYduQaTMvUHtXAHOu0IrUVM+Nm
qkvLkTmg/zq+kNDRBvJkJweliQN7aWVat9GxLOFaw0BDCPMddQa5DVlAu7YPZLCVgrOLf0dEsZ7A
w/VyF7s66zJ2iNhHq/++L4YekmxH6VUsBR/T061Q+JEgxF5KZzusxywYwGlipvCe9APJIwZ58DR2
QJ6nWo9/8Bb6rs2gkxAqYyU/HW1T7JGsjQpbZAythrh/tDrW0cFJl8J5/vjl1G3R0QDujJrieCfi
/37hJCcXZWDSjKNOUFKti8Qi6QMibLv+BieNwQELR0Q1xuqvD8uaTc7yiCQMD3F8pnALzaqr5j77
tOTKmJ3TiY1RpqsV64J4IRJEsq+z1Eq5jfmjV+qBynaYubkN7FFiTOC8Cs8mTN9K0s1pc8fX+vA9
7HQrq6JoUOrMeMKcAqXO5tGVaX+UEp4mvi2oq0bXis1ZIdrU2RWixBBnXrd0kJ+p7Xh+765YWAk9
BEhrxFojq3nOckACmdEhteTugp7fy758L+ObmVjG9DNFIotIhGZz/4zsps6FKrFqbMA8oKaZizAM
1YPMBki3JYBZ85fdga+p88ByldcG/CeRoUBhl8CnRbCIqxAppqdl6zb+cxkcYB4DFEcgV7SadDNu
YGbxcRkILa95w9iv301taD7N+lzXK04gcYk8+zbV7G5SpfatO1Mqqar+VXkAuMxboVpTLmHXkeTt
Ih/4g1s8Fcv+ctz0oSlW7fMr7pozyrfGHBLjLZILw2tT4CCliSpvOXgU6A+LDyD4bnPwUOIiNZY7
btZEORTHr8YUg7vNu4/uXIhNcif+UhrCje1cD0fxBL51rtMfUFVMSG+tzCdp3TLVHh6kj7apwREf
2MiDFBHIxPdQlQxWq5mfZdd/MkEoXGEX/3cNgq0QKYfmvFttyMBxR+WfTJ0zbshUWMPu/ze9RENf
rz5F25Y7vT1mfxicgsQqm8cKTW2qzfY60BYOYCayzO+XdGwLfPqJMnXuHVWa1gYNZTwYRXFaGefN
3xWPoOcPjnLnAAcZ0+/Syf35sNi0FG1vgnmhy+gnq3rV9HRKiW9U3UyjqAj8Tz184DFcbSWDMETr
0UiPwLMZ6v3rShfMsdn7OK+JyRH/+Th6usFrn1nE67w6m80lBUGC/XUVbabawSjNXqLpKuuET65y
Kv935hWc1L55PSUz0CuKsYUeGLzbZZEE/vwdp9rSXet+evYsi8fNUDIFFx8uARO1+Pxo93Gwcei/
btY2qZd3C/miqbVZpAjtQwBHDz10Q3guInFA5D/ZIT+QdDMIed7cLRTbZ3EUT91yRVIYAYu1CHMt
QzxrfBjTsLfIxTGil5c4Is4rxrvx+Xk/W106L7095WKuT6lWwQMwx3mLDILIZISESO/MJK8lNxGG
ZESIPjf6VjEUSYTq6gp9SvzSsTWl6f+c9iGVI0u4Waj5ySqFnAK2V3cggSLWpP9Goe3wyDWXAYrI
ZRfX2M5WNMSe9DP3SeOf+ct1yvjrA3aHSsJu2+BOtloaPrNu5WBaxpFC5VRivWvW8vyoQLoY9Klg
UplI9+E5n27pHAOFNiO6DfuZCvyqJzj5tduVG58GS1SRe3shFtCSs+zHB43+BTHN8daJNuoxnieD
P/CMDc9r8YL7hSZ6XW8aiiIahZVCiFUzbP17weQZodwAhiHlxnCG8fQ/8WyOBtxcPCSUTrPop2fv
yIaO5gnz2EPfIB33oVC8P3M7QBXHBGDDvPU960Zy1PHnD2/b8bnXaVmLft2gbuBlCPSwbDxHxFtf
9+5i9PzmHHIT45g6YKsL9H73yAVn6NWO/ob8P1FZY3F1T5aSUCnIpB0VPRHls3B3YG9jTFvy5qej
18F0WtgW+7zM/86wY/RHWwNb/Re5ybccuRA+Ayq85dgn62zZvi9nZXlo8V1N00jgKu8XSwJ5gT9h
LVML55XZa3Cra+jl6bWIJmawclWgqFflqyAGYW/iY0Vm1SfiDfZfR45U9Orp/vbd6JcanyaUCCb4
6s68Pzhldwm9TWDJtbQNXabeAGQSpvbCvDbKwKjrpe/W7zCoXRpOPOXcEjVOIOklKoVCwkJkN6lE
1CSZah+Nv8QK4rNRFWIN4BwFjv7tYHRwpqExm/J7YQ0I4meR0nJMdqdQ02jsB6mop37YHKVseVV5
Ig2qtdZ2uINqcc/JXffx3klmEaV532gbrzIzsK2Y5XeSR+KVowu3pV13wnZU/tDrk0PyOOoYoTo6
TXLlCc9+fP7lONGErSZFmtXi7EYuU9JzgZZPnIG2HupxYjbGMecE6lsXJgnVqebunSwrGRzW4ZmK
PTmqw8bcW0z7q0+08jWwR+tk0Z+O0l4OFfaS2xwQ3VeQec8fnugLgQ+HK4UPVEaFbGsfdzTrMO8y
ICe/JShDXpLf2nBTZUgyUWXkTuKrg+rzuZ5BX/34GCyILutuerYYLey7geKfYcdvX5fc+IQz965+
461wE7+gXNGvNKK8TU4krexCh16Hce8BqvEotguICVJ3pPZfTe17gDyFdo6OxMQt+CyZga3moZPY
W/s5iIu3WMlPsOdltBikzUpSa33E8WOmYfeW31grw3rkHBFfKdbqjRC+WQ0o3R+VAswSFQgC2EEo
qYCBv+beaRKaAb+8eAcEFFhBpwUdwbjGOGvFRLQ+WZ1CFiLz+rT0+NizmFvOG7irHeXxyckRhb7Q
fMJYxgN3XxUqMCKRxlxIm6fsZ8LVSxFO1s0jJCPkw7XZKKrI6jb5Is7S+mrOEF0dEun2p7rkGWeh
sUPhxQErIwQWMc9lkKHFHYkenlHmxGiC1Fs9BVCILoLBLHApQLcesDC/ChCIgV5MObgRyaz7Z4Im
d0UJToc423P2ILfscPo+BNk+McSBYxMXTOG7tbnvN17Xj2uHd06hHiTYKL6Xe2poJLtDgrwjFY6P
YKzNP6bJHOPlCsEuiso0qKD8r81xGKtwEwiJ+CPQJB/Z4UvsQwfDXNaNGmxmc01rt63uLkynrAj/
5uxZQ5phBMWz2+9ozf4TmBBEzOPY18ChrUAVvf29XS6mZ+fM6Axum0jvoFBG5y3vrcD4G4nXd2GL
CfVJiHf3M6Jan5zdWQJbfj6ey2etAOYOwaBkDC7Pt8EzHBMiVIWfNQGO6wi4waXvnmKSW+8H4m6I
ileJpHx3dP+TqwNbfcwomrKROJT30Rh2gzeCiXU/3Ap3TD9PuHkjZIpbDUE4McisYp4+9rvb5CSk
pRWJoHoL3AcxOwev/izOWryaLQ5WAR4lyAh/mLWRnxSO92iuFpsM3ZYRNr/v5r8+Fh9mCaQn0Lua
pCkZxgBssnB/Jc78TxnCvwD7g6olz0UtQIHKZhrVEnHAbYWEvWIkVMmJN3HIl+t8QVq7D7nK8B1j
cpFwLp+9DCG2tlrTboymAl/Yb+A6cRKZiq8X96ZK+7isn4JJmbEGOTXF9c16K3+dw6MB21A/fQIG
Dp/ZvfiWIuFo/pmWSsoFpWPqsjbqw17WTNY8I70EvrLnCQlLPLMPga+4n1YSZym72NzL21NpmGw5
2n8JsFgwwwaUcghb9BiI35QaG/EYbHzPcipwjAjVN5IRx02W18qdFpg66j5c1PEGV3s629d+pI2D
oi42uTnxsRcq8T3jlP1y2JcK6Xp9YNUf4mTjzGW8ETmatjBCrfz1bAzDimKPFvOFfBEk1aGd/OKk
R3M7J2bvzKPva66ozxwKCIIS4/2H3i+Kt4ZzcPjDoyZcb8nu5+THYmLW6DT+3VKeTRqBBBf6OsvS
yDLDwMve1j+ZWpjHg1NJnNakbsI+ymkqrqpNybYDXXg2r/13kK+uP9jGI7UbIEdzSMDFztwvaDJw
PN3Keb7Krjt/dTHB/tux7uCymV/hCBdAIC3DGx34JsVjbQfIwEBwHD3DHGoLFoS4IjsADkRYWTf8
Q/gufJFzT6A6/e55blicHCnIU9XoF0ekLWL5hncJeuLi8FwFDgjMYEZvRsWvlB3nE0chM+2oBpsG
h0VgPzyYR2IU5cqkfOaGiZ75D9xnt6deUUdEbGLwvPJWDlBQv+Pa7Qar+LmZIq1uvoKn2K+BpFy9
D6p2jLCBcTqnd8pEz7dXn3kZC9hkwuvlpJDc8d9zYMtiiTpbbO8CFd6gC5dzMydWx7BKUP2AkR4W
MqwsFxRd11vJKsiWZv4HmpB7MuNvUBOe9p9XA8oIodkWIUqw3He/YJUNa6ktaDi+zClTObdbNQMG
HuUUSx3YU+w+xydxasOUxsdqlvl3aiQbJEP5xis1ZqrykSRygE6kqC/zo7AkZFTTqu+alw+Lw457
Z7OuIRMl0BSHE18Gidpmvht2WlijQoBSn1EQLV9r027sukbyiyRM98HMYYQDzEAG6OgE8FK8Qxa7
2Sbob3KlxKeHPB/GaVYfgBOAhaKUSjTs88gly4mLqxCI67JzfLruNu5PauiwIWJl5Nu9c8Y0WMvz
LnYUX7KmeREmiXiom2xpq7x6gCei9QRlnsrWDHTyk5yFOooapoEzjTu6BS5MMgLbdFBKck715Xee
6MQtUInvdpdHUVahXa+J+8TFQQhCj1fZRLUzS4OUp2r7j+ZhqkkJpH0r4rt323mvmIfMaeuEcFOx
sGtd45x7cCT5Qmkhl1GnswSJp4XEJ4n6jhjZ8AdNFjfQ8ZaCFB5R9csNZ10sSKeClDwjJ6FRmYmx
VAc7OxQsWX+6aTNbBeorWGARVgZNgF83+KZZ0AfnB7dHbNISSNgBJLqw34dPOt5vE6/NcR/xvElb
bYfSaHIgOrfIDupY0vH3wWO2FMSsQYD8TR29B05pFuX7r58KcrsUGyo5YE6LAshyp1hi2lwVq000
jcw/eZhklDVSx2aL5r4VfB/DE1MvNCssEhLOxG2NUnHMe1tfzJkun6GoSB+8dtcCanhIk7rsl4AB
z/vvTF6WD2B4vqbncyo2O4O6X9mvm0uteq9unUmBukaboncaFlFMYFMRXTrk+o9+a8V+2N/5uSo+
NcR9nrOBmKPemi5lTvxWAxVIIfUCl/Y/u7gllTeuG3z5VcCGqIT7UsSgKYXLAfmB8uDbL91w9M1n
19h7ysUt9r+b3RCM+ABszcQkyIR3y0LxTca6MxVR8i+B+gpRbMvhOWagF/JyldBx+A6MkUD6LvYX
ofZrdTCke+SNX7TxOQKVtmiCL0VGcCx76jOR00PBqsBfl1FdQ4dezoo2Bw2cUeAjAKjWLYdRfk+L
RrPlO8Okq+xjRx6SinMVg+rMX7KbCEW2RTY08w/nbrx1+BZ2nll8C7Wn6P6OET8j9cTLfLmo/dIi
jCfvgplGPiZ9EsKNvxxyxn0vN9qN2Z1eWfTdDRaK5Ne0jrGXHA68K/tSzbTTPLRTXujczA5lRFoy
D05QhTLWiYR91Jg3ymJZRJNJssvStEYtF2Wg6jb5B4SHeoefK1ntdLfR5lKwqr3nD8UCfO0JQgtd
Xo2dkR6UtF/iffPM/zExsrEKLDcGj8bz0DE5u5u0i4dZmsPQap7W2FvgB5/KqlPNsm6+sNT2TMy1
uKFwCCZMIjFLyu5pSVeXwJ1DTIh/7kxy75GDJdTShdEFXGSlaVztRcVH/0M85z987vw0H3Esq6Xa
EhUp/QP/GJDx99Ig2MYuvwdEaJccAx5uZ5fLXTAWky+Y3cIrJSowemeJbcztHSOYIbaP2veM3BfR
oxeS+EoKNNlf651LGfBL2VisOhPScRt+LRRSZHb+siFQx6QW3tfoxexNu4nrs2j6/XFPazAay5bz
7J1yVhz83p8eegGye+xm54GLRONugiGTEHqLh44gyDIflTdxew/YIaW9JLrdDqHprfLlo/+4sVC4
A4kUTfc0VWRkoKD2pgV2QQIjyJGjv4fFP2gjHfszEKcGvSIBhc2uOIgNEKikdTjafGYIeNJDsKLD
SZDscQTZd6jpksW68JY9WWsWJ7OcyARB15Ov4xrYwocr+GMMMffX38LQHW7lGQSqXdJoOHMVZ/DF
eL9wPPKOgsmi7vP5bS7y8uLWY97g8Bxqzuu2P5NAtuWFtq1AGWMfvFMvryy9qsqGlrc0gum9pKSQ
hiRoTBBFN8fJ3F1FZ8Qk25DdpT4lvn8FAEL8gvzsXN/nvhPAVdXwA6J3tlnMBQ5vUZXIRD/0BTjQ
pk0Wond5fx67k5gsm6U0JUaAt8ZXD6Xp/PDutuvlPVkhjXY1ATSBevoA/EFkkFQXDwaZlvdgQxO+
IfapUNMcXJcLCww1G8nX7iik6Qn0499HEi5AxBq0rEaduF14Cn14S8cH28/kDI2jLAWmXIvc59hC
r+tPAvaDL5J2qL7/7PIEVRPjLouU5OH3IToYEzKYtgcf4div721qY5hZ+XaLe6P14smaWcyCafAf
OMh5q9HcgJHz6D7FN7XKU/uzWz7eqWIfxh+qVfrbpMXE+w5sz7+hzFKTwl4cZDa5qr91Qqskursw
fMR+8dexcQOqyXVZkZz2Y5Xfszj4T4wsytS6NXiKL7iNNHXHaT+cWBWuzCVHbpQQi0bqVQeyZxCO
We/Oqgbn5Lcpm/YV5OkIDEDA2W2FRCeEgWXLcdHXv9w1zT7bDe0agSU9vCyByFLrXChbf2QPBXYc
MlYXvXpVJV8kfm9tCNcqYjOuoKmcZUZJvsCiEBkJIliHB57VJPMVDuf6TOZKJFhBPRYKLitY7bNt
UB18UjLCface3azcima+l4B05PdDZJxJ7q/tKaUjnFQpsz9d6oyi6wsXPm9yVx7OqUcc/tgGwXkN
ZafqQIchak84O/HM9IPdDTzoZdS/26FubPJYDgtm7JfTopsIK+3Tsi+T3It+FIdb9/nrY5b1JsGD
dj2GAjJTkIPz0Vnaf4gujxwr9p8GA8my5Xn5NqZ/Q+eNFNEzzykYopTucA79+PW/Wf9u5bYBWsdo
RFaCEEFyD0Ngz4qO9d0cwBUskIrX3Xg10XCc5oBO+L/pzts4Y+0ul8TZr3hhkPbjr/g6HezmpmVX
1pyCgSnhQe37zyHJkPnCErh/UbgqOboo32xPuCYPAJutBR3rvaZ5tm+WANf+1J6LhTeoOcBRGZ4T
FeSeBQFBaU2IEHhahlpWGiCLFnJRb57xYzGmiwML66w6v8SpnPp/+83CrIt+ab3lS74XeGlXYAV9
Ys/KWP7B3DjafYyDrm7rsN/HZUkASFxmBepz4AxjSNOp1oWLYfjnTqn1bEQIKfvpbu+eR8R48bmd
6P2EAaPP3R9O4eWWjVkaIGfm5Qj8a7gHr01+EXiahFyPZ1za09+/ezUWmfam8vdmP4aZHKe573zG
8fsfPtROR+Wmq+kNnMxF8kGltltWJeAj/2tPMJDlDK56vocKKE5k+gZiUWfO4gmACEZB1528wmwH
+P2cTgASXRCwyi7UIcN9vOeCr26kAv6VOSHH+F/5cvH/Mqze5mEaZ2grHcXUBhJTv4SGJ6SDxrS4
jtOYipNKZaIvRV54RqKIcOu8BGXiuRIYtNZm3g8WI1+AZ4MJ6bIC7IoLOEdc9OWUIECc3CPCkPj+
7mfaXZ1l+2MZof3ODxv4vOWhkM0cbrHv5HQ8hyyTl9q7kj+k3hFXbCGzLOH0O3eLlRdnwKQndu91
oVHgMh0PlJc8rUXZm6+OJGNJd+G3oJQ8rGce68iQ3YFXSD/leO9vhxNllAtWo+KJcq6r13jRg3Mm
EYZ66Hqto+laC4tg02fAf06jWifYguUCEl3iBe+Rkum/AszJuQNHwWbuMCXNjEjE0eZc1qM3Tjc0
T15SXKy/1w7m/hrvlc8ippYsZBNg6kMzYEGCE3hdGOTysIew+0IQwLcoLKWY249iKvRvwsNh2YX6
/+ArSYKFUfHr2Hkjc8hGxIOfbZ5T0RKwdhkmVVY17Jwn3gjrGImMnKXs8JYle5xF15kMebXtzUdc
gB4bfHu0wnyBBnLuedpdtEW4oMx9zOcvWKQRk0zK9+6ZdfO5H0dc6S8vQJDHKxFjeaNP3rU5bRHG
ZBz9hwoYqnVwN1zoSVRTYnEVx8AFkznrJutJtGw+3FXuoeGgxI8IR8fzSWNtqzJc3pvtISVQl1mI
/2x4jrQmX+HCO7AG2Ajp0cu8M+S6MWwwiBjX5fHNAA/ylsuI8ocADhzc1m1DqBmFaVKJeVnO78uk
EZFFkPycAGwDWoJmYd++4wwOHv9t7w2gZyYVhatmtsW5xgEqLXVEbp2ms4cTR/0BDD8X2TOlX4sb
RkX5mh/hGe570YKHQtVBWCbQUBg21/zt54iz2nMiPpiiMAFIDhAaYE3ZG8evECJIMN5d30xjtO7u
TfZCObOK9xjAXXYFB6aSP8+/FiCQXuAy00BJoSK0KIpZl2+Qi1R8ISg4S6l1H9bRJET78i6VQktw
LcloKtA0XafRTo0Nrq9VYasKps5wtzgf+UAjL56fWEXmj+joPzaWrJCe4p/eM1C/ttjuv3aPNd+y
3eCZYpoQ3KNcO2GpCu2J1FpmDlvrP8dFnwmLHsqYyM1pWs6c/weG5R3GjcRbBLZjzxB3rDuSLJis
eoeQhiuc32SBEeaE3cTAM4tU23xFYeIGv5oj5Tv5a7pujXzz0yRj6oXaCSMnc1AKkx/zigXSJ3A+
WddGLzPIapmPH4tJwgvjIxmwBwWqG7UItHHAwgP9twg0Iue3/Zdh6w6WOoFkepaJR0Erjk1qlkzz
aO4pUreeFkbef6IWcj64Wnh7ZRwBczKJZyPuE+pF+XP+WB31cIrObxwvKnlJuzvxXeXPp+px8MP7
lf+LuplAKH84toPmqt+YBjAEXcx5o3Gfmg1hDl+22oc3WLfOON1+yi0PcNuUnzvcu4AO1IU0+S4d
5U4N74mG/3ECbeawM2IKr+SovqNKN/690qpCemtf1mOLMMHfnmsCqCkzdHcdxibT+FxgbQ/u/zX+
/cg+OR/N8zOI2RILGhdVY9XXwZhagD3QRgHTKBvKWtO8gpiNYplXVYYMWak9sY6snX66/LNmRnmD
4DOM4bPCr/+2HYdkDxgE3b/cq18buqHPBKRRXgvUwlohOWVFvTppNSjARmWPOtPbcWpiya2U60pz
xngH2JzIfoNaNP+/ljgy63ZwTxZyIi3+enLk9u0bFXcUhLdYtxkNZyN906PTJ8+Bz6vF97/YAgXz
+msGgfH37O4TlSJUOWmUVjwKJLe9dOK0He3ha29yo/Hdj115d0gflAuWxRRLPHgg49TP2zhrPxh/
OgwoITy6LIgzSe67/H+UH075N1Gtoy/2wf4nQinh3cGSVZjDhBwFnHnnz6+Ago0mIXnlaf0BG5zj
6uNvaEXXOSMXoPvEqh93ha2lXGCHlf6qqczGq3v3osBcZyOeyunFmIxsuwYeCQPMx4gNS6t4mCvY
OBH0254aCO9a7FK/iJJTsTijZJI0UM1QJ0tWhrpFujYXnFj5Kmj8vUFcfvhChlzeN3hfLfn6HZMM
dqsDok1x84s3+fU5cDniV/z9qwUX0+jUPybw1+bQiehR1N+p3muUsVvrETUXUb3hFUFP/0KAHagn
MpaaoXtO5kjmut+9OUxlXpthxRQVvGx9/9JZEln5BJuBrsQLbSNQ6klgMlDv+d63FzphnlfvdRIg
IUWx23NjZ8V1HlHSXBy+m4NMNXK3QPDGvi9sBfbOtTq0Ql/QGUJXw4KT3MQUYphmi1FjtHem9sXJ
9+sKjFp2BXGjXrIGDmP1OllTSHiDx2kv7UkYzNy9MPigf/n8dBCmZ8ckl4KQSgtkP3J6L9hfGYYR
9hUvPa4IV7TdfdLK9S0DX2c8mOpR+aeEQjV7Jgs/kqvL2voX6ERntlVN2H9gkygLy7ZrV9Dux1yZ
JbDuk4P6AddfhUxi8NnislhqRgXsrAlCqQ8BZrbEdInQdLdnq6yoEmdoPHEVlRLk/8QQzkWZvAxH
8DUrpcPwaJp8rmM0770cmxWfSby4J7gzZcs8gRlE4f5/B4IF/B6LkmkHv/zudwiW+RcEdVfeefTt
/thDjyh8i4XdqD/b4YN55zfppfCCJoovnSjn5mBXBXfGxn20ieUaUHua+2lFyCc08fQsYhn+OuG8
uFnAdylW7KtT0rsRuldjkLgvClT35FpExabyguP8PgPb/wFpXuwtoLItjrfibmc+E+wmA6BNo31K
oGHXTRBzJiHlGQzfHEHns2f2UVCuuARjKoLoBDrrzM/u4SeeRxnR0g6bWwV4Zap5sExDo7ei7CES
bumfwFx6tA/pJ6147pKRPZjl5myYIlFJ5WPjMbD+8ptXM+n3tzKRKB30y4CP0Vw/Bl+yYaOkIF/Z
zwE05WleJI01W8V30t+F41VKUFM5DskhLQz71heTlvHVx/ksBEQUFZZ+5+ZSOejJXqb0Kd+8jVQJ
don+ssBvG3yP/1TVU2QsMbPQr3qQH1GjmMSmCKdj7spiYz+grFPLPeNgP/xhEM0RZFl/8NwBpG/1
+9cXvK8RZx/ln2AYEhh0DRHUuMMbkab11PIRzkz0FsWoK2zDEevhKJgZ+0qhRpF/hDcihnIzqsIF
KAo9NShwBxTIMV59q3G7Gh1jJX/sLntRASAAvhwoShh7Ar0flyVRUvG2mZd52zJIC5nUPm2SxSHa
QdTypsvKNctuQeid5gXjGjAenTj6/3qmc315fDsD1C6PoL4fop+KjAI9Iq4XLE3N2q+GfjXDdRhq
2aK+n17K83QHPBC6bFhGRSxbSmhUFWw+fOJSllOZ3PE0v9582Zzl6SI7zlwTQazyT7NWCAyhc6uA
4BlJ9slAcYXQ1kx/Zw81z9+qCHxTYCDD34hEyHzql8e8U0vuZKSAmHGMV8M8deOftyBtgUzVnhbj
oDL8eZpQLbbWdcr48CFjyWqaFuIrtMIi2veu1lRxg/vmzvNxqR78h0bjHXpsv9txyJrFp9L3kBj8
3CT3qzQv06tMM7jMipGXHcVQaR+iZ+OfBYolRB/1BOBiRDesUTRBljUv6tBr3wHX7dquTIXfxyo1
ML7+12UuNwBd3+Q2TeoXohPwDGxCJcEud/iJnPkLVh5kc1ucOQWL3oJzZz6skFpfFq282up2LhYO
bkPfyQcCxQLuoj2BjPVJTDItG3WhOjog6IShiNRZE2TrXQ6vKf28KFFtGMz1Glw4g50w0venxr1J
sYijbe/NvqbxHTMO9w16enRJN6iTYu8Dhx4mD9XAtSYhgL03fFB/A/fecCOdiaWksoVGlTUqv9ZC
NXLNbd4+Jt9wMKsjwElnH3hp0agsrJGYLYmzGuqNve00lcGSVaZQ0XKsBXKo0XJbCiNoreLV+ier
esRDTHRu42ReKBFsbq5KiXSIXcuIHgiiGOe5xyoL550GM62vxjzxfRGvHYfStkmdEevTZua6+/bP
Ndclz1ATSW6934i9u5YadG4gpSiyGMKqKqKrAkEMK0QqAQgOPtMal3JFOwlU7VWSMa5smzVTFDWF
NVbtAwEtQzxQ6c+U6vMNk6VHqj01pM9kfmkintdQjSEGbD0Ib9QiOLqZmJqdOEZXLXudT2h9k9+P
ezALEfUWzvgPpSdB1CElhidGjuwg6qmwdWxhe/y9b4uSesvP0QDyNZKv30hpbohR4ZY4R10NnT2I
nmzrfrYfWxp2ferAjiVMab6lGTIQOotm4ZfWrWa2n/ACw7kOF/O+aZt4c6N2qdQvqzQyPMc1Zriy
FRDz6tzc2vVnt22NnCpZi0AqsLdkrMABLhLd6ArygZguTCbg56fuC3b9egfmPQ3/TIqPILQjU9mv
60P7JMjXUGlcHvFIHdG7UZH/BCFYOzTXJFwJBmZBpq68fDYuQ+eO0PwnImoTewpeuww9Qc4u+vWY
3hmN4BTPR+O9G+Z1JAxF38qik+A1Z6fVo+ZjJgbXZ9X27QIaOYsPVYs+SK+VhUh7RBkjRRa6AC+7
Tiyl3pQNfPCAF4MYZwC7MwIEjZOK0TeE4quOjJZJ4UJHzuNvBLFzm9nW5+dW3gcuCbhqjVdzq9/k
mBWMKdGxCv9NdmXMIgsBZ0ZsXlldLS7a0ydBCWw2qVLRrQhP2o3wZR0fuHyitT35RdTWX6QVm1vk
AGsSkX0C4MKtL30/IBDcTA57v7wl0RH4GEC7jawyILbagVFIoLO0OB4+gvTaf/q+si/XssG7AeM1
zlWfrPuZT+i9GH5ynW0XjDHLU34DNeGxHlqD33P1oaUXu6RsqmVW2QS/m7hPPr2/qFg1vxdCjckw
zzolrjU+kcsCKs/c6Juf4eU8yiv5uq3gTvlq+B7LyQGvY34hdGF7Nov48xkh90WrfMQaerlkhUp1
1RjT2vYv/3O1BWE5omB4ydbR3C9QFZ1EV5Z9djUdtbnxiAvLnv31L+nprNuCCRRjkPZtfth0JMn1
sTKSKLTA3nvB7MYo5ufF803SpJ1HmEYnxxqdaZ+3q2AQ+Czwwcv6nVKaPozo/fhr9l5kWFHwBgJW
YoIKjirBYDnBwVttS2A3MStTeh+pALE+7twHcf6PElba4siAP12dBOkYN7+nnS1qSvFHHJcK6MRg
p4TRl0DqNq9JmWtcQKGl4m74ITQ2LNZ8kUCxMoyT28y3mWWw9pHEfBwGjzyKDv1MaYifNswoyqqq
xdUOX0sRg8tVrAkj1Ax27JownS41yxTgOf5QPDvZaySZ8oVkEJy7OzlM/a9a1vp+ajPzprkILT56
4J2NTB3SDUqVELk21wPioHfb3o6njwqAKeSZx6+wAd6H5kEfUeByuqN7UM1gaM1Sl6ls37n7l778
dAVKDTC46czsnro988Z4udXP0aLcYD+WGhmwsayWH1PaCB4nOg9T9UHt2pXONpldfzKRzl0R5xVl
GdfuysxyrGF9Nx7+27qzomU04e3O6i94Uus113zuV7+0QG3FJN5GzfaUAmsLmsgXSclDeQ67wuJe
QFge5HEfuiEu9ExpjPUHu+rIGWK1WqukSbtfr4aI4CSnxSnF7d72eNM7pTOZKODAuKjIkvHwsDft
rYYfz4eAJ4U9CGB4ezb0zkIdtMXBlUpGYG47s+lD9yLDNIiHXAsS6zE0Lrrnyg6d2Hk0ZRNOEnJo
34mIBzMihRikBrH9+c8dHxaq53TsIrISPNz3VOv4FREI4Hd69QFeb79ZuoyeCHOcsPhAOo2FLLJK
4YjOiSlELos12AWYCAJWZNjfo7KImh45iT/BGYJ+frO8CPACP20mLSUI9RqLqaX2cSMMklO6txAm
UlBjEOIdhoCwbgWV9dLeofWT2pyHZL2l7JGiyLmQb8XjCWPL0fLqzOh0PZA+ArEUbMJoqoTHBmum
AJS2C+TZVKuKi44AgCe346G/Oz8qTyq08PVvd6SQ63x+I9O+NyNd8BpylcDFVrzI8Rt7V4lUwiZM
Ax+xXeCuXdnFobace/CsqoJpnuCDTDFEY9qZrPU4ZhKQOF84m5LVqbcauN0AZT3cr+nU+lg2wrVY
L170eSfO4xAIXggiLWWcb2PGlJCqIrdm64WFg2g4F2FOVisKapdKiGjDiz2ZxZfDOCoEppXE7aPH
U9espdN8bex0MCwXV3vj1+pOA8jleMD/cga1NhvUm48bhXxt8hi32Yn/Txev+yJ5dt7Lgv4VhLly
qj42rBk+o4FqmRcDV6a0RwxqHkJ/1RdGUm0nEuy59PABgaf4hNpMvyQrvlgve+uj/pRJUuYg3BXV
qZnbP2NHz8VS8B6a3soSHDgG4S5+FwJjtITBFsVtTrVR01RBjpAdLqlgdIJYixP6n7R1gzfRkKYl
mdIbvu3pUxZ4G1l/Yol8pMeD9YWvX2QPFcqMYyRP9edHQJMgsk1JqUlPvtXfxDz6F1RaFwB/3uyF
yLi1LjcVBtBlEzq3mQAJwubObJOrFafQBULKA4omS7NZDJlv0S982FBNLMJEZHPdbsyVfOSa5kYn
QytQLWvpQP8YA0QpsSHavGGPx+TWzCx0dqh62ywvol8P56oHGL2S878JoO7w8vWbLvX8uNSYvqfB
91edCqL0ImWQBrE+n5RyOPdcemDF/QOjFiNvqZ4G7yE2uHI4+ksOzD02Oc7PWIYgvOIlGkxnIkvG
ELocu2UpsR8enZnIcGEUeVcf8wCmYDnAxe7PKTMgt5cT3+CvGdI5nmiHGZ5D4alCx1wmCRMEHnkF
f/CFO2K66YJUDewr5w2IbF3rYq0FyCk1iWfCNrJVUCH1oKLRPcGygPnKvLPBYAZ4aKZpVSkBbgqG
n9+FHlrYQEEqHCgIEsTrz0YQ7DfM7VvAP0IsvMVtq8Oj2s3gFC1T3GWjfOtEYDm4b0sWNhHqm5fc
bD/Sx8zzKRPkOoC1XtE/JBH0zTrlnUI+QIVFwss4BEvXL2WAHzag1bfVP/8/BnIeSyS8rnly+2oR
/Qu3jE7JaHK360Ea6WvQ19xMxihoxS2kxXSLVOz84Fdiv0ei4dn8znQNa+Ym6M7Wa4XwO2ePDqCb
JSS9e3c595res9Lcg0aQrCQ2Ja/gMCv86vySky9SohnKRFfdq4yOU+9ud3fxUB/k4QE5DJmSiGTh
6cpgDMd8YmZSaioNTN99+OjpkoHXfAen9tjQHZVD56N4CYHf7i1BrPftf9xdlSPgtWNqIEz49KfQ
q4RcA2OsK0AKs2kRZ+PQTtSsDCjsst/31qY8jvapnDrTzSHrZIbS40zY9errcs8nhkzI4NZecM2W
c9Y5AX5dulkPDfHpKBF1j8ic6gWYYTD5SPYT+Xj+wyMdfzgWza/b234xjKB+/MGyRdAWqkHsgvOf
XEmZR++AiT7BvkQ1f9xpIEpRLdLZAWJbEme3PLZ2eAwwFYeXi7Pmmas1Zx000zi+TcKoVz0Ftixy
pCbsm/mHy4/IotzPw9DDWQ9mRoumd+KklNNZ9UX3uY5oWRVDrOP9d80SF0LLpO6l1M9+fRnVos8m
oI0HWoeIlpJdIkwX1nVIZxZNggWOzjmE8vDgH0E/sQKzIQ4CDXbQC2X1mVZFT5Qj4oqODadGY5YN
RxS+z2Qy4PySIC+6dyTF3OZ10bmDp28cnGKorQOv+eezC3Z/Jb/clCc64fJ2n2a30LnpErbLaj3k
KMkWkx+WDXqFApwz8qfbtaR3f5SUMu8l1x/Zo3l1C8En+GZSPWHnLAWvWsYYd+6PNzjh1k7Y6+Yg
uBhrRNmjTVodp91dweeZ9MEcR/hVobBz+cFphxSBcws6MbEqKmcYBd4LnYNwige01L2s3vM2T5bZ
A3OZlnA9F54qbPF2XjCwUrSh7DyKE2BayHYgSKBLlnn6sQCsUeg++smArKPdcl42t6Xo9hvZF/Lg
9HwhGAR1u/xWs1b/laA+ScI0SJ9cC4DIrucPds15WET9s+JcjZCTnNp4eH08yxsohzuOMF6iNmO2
FSKmRcagY1ACJLXzffSEnnWvN0rC66U5WNSsL8fvGMkJ0Z9ecvShiOAnIDXMJUkyPBavBbWFns6C
EKCTHI1woh2DD4zH2vkiVWBDYcsGeQiGfRtHocrrgr3OWwL0TdDNoJpzhTL6ghyNR9SkILjf48Pq
/KCIh/5v9tKSwrEx6k/WrP21Vu9/Qc3Z6CdiPIfE0BhC+d4yp3cwbPzh0iU5PpPf7i97tPOhs/SA
lMKi7yp7646ahCLjJB7cdA8NTkP//B1ijcjJE5jWT0KgCfaGHqA1bHDTr9fPeSRRTZwIuehbcVIK
GqMSbKgDSppdGSU7ExavAfvHcwk8Q8qhRNBjLG8VepUxcssJg85S3c40v78D459MAaQRkUufpsv5
yFwxd+bE5K9iiSQWKDvcSKJJtIUxzJWr39Wd6hCEasY84QN6hIwGIOOfKLd7HdOL27eOwYR0x4aM
vwWG5CCeu42gs7V6YJoZj1Vrh+FvsHTbo62EgiJCGVUg0UHHzNvCJw62cYtWDQvIKrWjaHSkm2dl
hSE+K6ghytRcgN5exXwyQFDsAYtHPTvMwM817vfinlhS+4LY2oZjBrwzJvF96smnNjz1OZsNiMt3
hhAaKlTZiNPjqBvCx1Bqncq+mTOYNGdsai7a2EM9jR5w5QNkej8YMJdwiOTl8k0az8zRtVvUaaZu
awYfVm3ZpPOvAlvmIOAN7AdX7Q4jpxWaBko+JRZSrfzJHjaHz8eH7LLlJzEZ0nFu0sKtDFwReHNi
EXmMw0NsuW8Hu2q4n5B5XKx9BvbbPd5/8HSqMfxUkgY4WOpwL8gJw4iwBcvPd+aUZdYDOKZy/2UP
8aiHXPrxxCrGSM4OmtuFepmyvsjpY9c1AqGKCShxQKwZUqXv5MHjgcWwX/Zb86ibcozU2HulKWxw
1lwSwcAqOopaXIdB8uDoSq5OmvyXJXKKafSmFYXzoe0vhC/0NiPm3WIc8D392yrt4xqJxND/pbt9
FXtH35IVE0Z7pksfztaSUF8oGeACCwE7JnNmRPY7RELVpd26PqviElWH99097zk0cDd/O5P3UMby
SPlXOgwhTbZQ6i0aSjz/7JqCpuo3EhnQsg6l2FKuPPl/0zaubhyOGLrjxJAnGaAN5Iekd4WhyMBG
4Va1xwIMirNcxKwc7XmJ/0/7n3nUDVR5PC39tCTLtCd6uIgSdKFvu9LUItAqwquXTM6nWHiUo8jh
kCcEWvRL2qV2mFbo50jaZE9mVAsK7vFR3GtxjUD0modiq0GiV8MLZmwnWWbRl8OFjeUiZCvuBx/7
YkuIt2fFl9jf30XiuMzaj1UtAhYoi59l39g5vf77DFTD80itgUa2A9VQ5GDn4gYwB+WysPCwEete
4aHziJogNx3zzMWJLpRQRcg3LuU5SBTXGTlR6Ovq0jROgscgLR3MMluQnJuvAzfnHkKDvHzwHyQN
nj17qU+vLqN9XP2pQs/RKEa+T1jjg1/Tnvrzs8o8Qh6BQqnx1DVogmvPYzBpnjtQfsviBfRan6m/
69H+QdTTUJaxEAQ1NTy3uhENcgdl144vwy3OT1944Ae/4IIKOoM3V62Pl+368laJ2/of2Tpxk3NR
pSXmpaQ7+xymJYn0p7A/wL8fjBgR/Xdg4DXXn+TX+4HGlIt8yXUe+k5fIflHoCYkJjg/HWAYNf4Q
DiZ7j1NP2QEFGpkqs1nSdw2xg57pUDymI2Mc2o1HaO/clP8NA5bqB3bm4Igz+WpBJQ73dTdYjfKl
08eEqxzsAA5xQokgYbxVtIY7Oo3lfzh15BrgWN6n7WaAZJJwNuCv281UsqwwstOFcUkcHPBf5o5Y
z85T9EvmTc56ZEsiIe29RnMAsZK00EtFiXTwyGpVJWMJnyzl87AmieveeikiYEYKYeRZDdAWBmjL
j2ICe02Edg/N/Y2N4eWumz/xjuc2swQQ1Pd5stoxeD8CbnNTljjVEsOcUpEftJ3vdtn2ZwxiC6+i
khCBVESXOtI4MQIVDnsK0syrW80RRH7OaCdfJIDdpmFPcFd1QXCtM0zpcgRf0dsWny/DxtJvm3ZT
m/PXu08mDlm2sSqroME5LOT3BoHKKdSgn33KxE8rzaeMsJGsVR3J4og1lO3ejgksEuFp72E7qa3C
8O4ECi+MhN892cd5IMZ94+1PHG2nn/Obh0oaRefVTYBLd22ytE8jxgoyjnbMlLwfz+6uc+3FuacG
ne9gprUrSKva7GI3+Mu7iPV6Mtl9f4mp3b9DJDCvihcKUyXKiyEGaZYzh0kkYSEh1xC6qKfKFJcn
FqF+7ho1Tp7gb+UQd3OkEi+R658hUbF8xC0Oke4pChTeu/lvT73ajOtzE992gN8Z/GvsWUSlhgMJ
fb6BW5eIfAWv+e6dFUGMjBE5m9b9uUzPhOzx5y5G63UotINIK2ADgHeQrb+5VHRzq1RdM31OvxPs
SasOtiZAKzfhe+cytFrivzBU0SY5Ok9/foBdT5/JFYhMuFoWP3TxqDRpCVpVBVff6Xm58RGv65Ig
6qwHrSkbyBKV5rxui2w67B1WGCI6pCgBGG3l382Hbu0ip6Jpyg7qEChTjKV9+v8HXQgheaIJLTix
wrF73+d3VSfR5o5gWYtBEz8JgKO6h6wdkLXLY86d0pjUuN9+1+3D9DBWkwniiZGtb3uJGMr4k9dK
GsvOX4tD/Y6sinCkkUTdOgknk4cDRChAaHMgtXt1A9sN9hi4U2cSKf8u9G7jdqAws9yqNeNdfGUA
gzPZK2UjgBChhRgov4Z6Ekt/4HhsOExCnj0SRgpDgUry79M1a1smSLEIb5gEJazxgtzhmeqXG715
xzhEn3CWIKstE6A7OA+jBhQf2bnbf+KJN2PK553v/EqiWA+Rekgu866+TLUNwcLSX23hykdZu6Hh
Dzsqq5tWaCC8dD83n9ZyWuSQHrZGGdzuEtUc9WCFRAZQHEyyRPQyH9G0dp6xrR8SRc8oxNKsJpW3
jXHNTNNCXeKwr4qIkOoyBun3OL1IS4rGNXGk0WECriFkqlGYJr4eK3N8/IAfD/PuJ1PIarNP+EtE
BE6ljlIWQXBc1FBliSmhFJZ6uBAdYmvObkU7u8Lug/TXaIA/054U+n7RWTbY0pcFWMfWSOn7292M
xBINU+ka67On7PU42HxRapFRgWR67+HX9w1YJer6MJE2KDbqJxdjmc8ngEWwrQ6KPwh0DP94U5br
YLG0lqkWnBYLn9CZnyEuOwWS5yDc6QStUiJ+rAwfevn4bPRHZGFMxyA2t5r96Q4mqBJveKv4qkRg
3q0g+4ERe55Y92X/mXU1L7VtwERp2biDibqHDUGTd/QVcJsC3w5NqlPe1gqSukggc7bWP3uLbpQ7
CSaRtDu59rK5xPydwgmfLYf97v3EEWrgB80xgpM2s6as91s4vr/I8ZJjmzuvQ+lcKR2b2yFvnPmW
Y9tCIS5lFgnmLrUXNwnylkorEzkku+XF0K72QNMz2JUc4kdUjmFpHqH3lljP6noLzfTzjJzl87MN
ZVrLlsoW7Y1X3IK7IdUlWsL4miWFGtfuRzwRIevRdUcpByS9fEhtbrPNCRJTrTd0HXcLCaHRr5NP
iFGFslrfY1PWM1DcCR3nizCEE/jVWcip9AbYz1fnePmuOBd0Ypf/wV8PTaBamm7PHsFtKvZyASAp
PngMyRyB3Qj0lkXvgkzvQfQMeKWn1Lhzs0kVJRIs8kaJqnwnMhccXVgoHGJZLLY4KGtxIv0APxqj
rHVaqM4mr/awCFf0OtY2EkkXvt5Q21+wV8mQPUodm7WIAtCLMP9jlplHIxDptPFuIdpn09TlIvxr
7DGQBdySIMqRaKVYAskB87kh7/8ZIibCUDlvb5QcBSEmdhGMphwvh8FqoGffdl5rX+JslcIC7OgM
C/4uwAkIGKdN+SUfgwbrmx1HbJ5iWfxh6/pLfFj6i5fUsc1sQ1hrynxVaHgIEiDPHzWFf45tw5tg
7JlN3XApP6/zYVQLeIFSRv3wKo0fHSRrWbns7Leq9wQNL3Hru8h6bw0FH6D4Vacv0lXaPWBM8/Rg
oYN7I3ThhrfOOthZi3sBLv7DR+7UW4+WcGb7W7uupOMw8/KMrx85w7IPWW125qbRJZMEqWedq/mo
OZiFgcJH1lxBj8z56zUkezUob0TQLeVyZTfCoVY1ch7tnWJ7XZmklVO2w7ya1ufsdmGOfsI1fUgs
odb+EIcduKqvTu353i50tn8Vl233LzZDkPp0pEUmAImFkXCSZ5O3fFIa22CD2fJRZGsjwoqIWqJe
6h3IbpjWb5Av+pAfCWvEL4RFAwiTNfVLP6p0VNqKjhU2/8yXACSDHtJs6NT/nA4AcORY7rvYVlv8
xX4dtOxf/P9MfMHIlJazeA99Wjg6PJAi4SnAam5xNybVWuXwSgzRZLZZkYaxDh7D2WXX0JKukBjh
9CkFrK5X3j6cf4k/LbJ+itE5CcAwLq9fgajyxiNU5//oDssJB1bPPDUku60PcAv/foZmb/uKXSCT
wejBPHCOJ/ttdlc5LhKBEMstY89CiNlZYG5YXA4tw0ablpu1CA9QTdj8+sSaDMxdMlpGmJq3kNbk
szdLRz+XCJ+gvAyVc7nTgtIYQjF5E5nGDQlFIERvGkp585BwF19Abod4fNzeHnJSPTXLsT1CgF6C
ybxoqyaY0DFVWn91lCmyYtBMuE0Ve8WibnfHNsY1E7EvGipKLcMj0O493RwQxRwi8L5Q7uNMDMei
Ajq5aKwesFpMjBXBFxmZfKu13FPyH8EfchnEx54T+qXMP69mLqc3JNSEhqiWeYLkKmOn58MdVMDu
kvi7zmrvIlh/wbdhbOnUiDZp7SGp0JUPFSj9fm7o/Ckoin5qljEzlilx7taWSg8KdGg2UOFbR2WC
VqWyz3kuNKEOsQkQCErCjfzl2tPTK4gg/wEsmTr/1PCALMOgi3xrayBEXYlId+TDXnqAOod5KTlK
UXpc2vpUUI2Y3vlRvwy0gkRdov991eYdSu+urdcfntfIkABRG1HpWcsLKOoVKsB0+mJAJXxqI6c1
evVC1r7RdE1Y4sJ5GWI1nB7yXDr2SVBhR1WsnEVGX4gWU87qqNm0dWJ8UDdc+K41lpeutQ7q8A2Z
NVE8ZWCnCU1U5gUJh/dwKred9qGE6KkoNovqPKqsWz9Jo/R6k1rpEg2pCeS6lieT97z+oyf2VyRH
4MruYB7NEx+DvhW8hMSllPlKUGuHl1F7qwpOueFfPVOPM9xkyZEH3tmiIbgtS1VOnWpunU5Q7Qf4
xVvYOWZsNh8eR94/d37mCEQyh1taZ1vgnW9PkjlnCVVTlibcfNpQGOV/GqGx79TE5GH51Czi1ou8
gnDepWIdYv2yk23g1oEBCcyzxnZx1c16RRZc3h2WMb4kWvXYCQF7mjI6olP/4B4E9+/jMgGNfZyd
XwsiRB7aCoISYsqjKqSFEvfLbQLu8GSzAAUo2TjHmBw6pIKWUv1XmxaVH+jj8rwBhREovi/UMgNZ
I2rSD5XYg+hQ/S5WhHCs6PWehEapuohrjMJmjDQQsc/DVu9tYlR32odRM/pngo5D7X6AH2TRJU1U
L92DuPCr3FzURYfuLtkWI8uE4TVQg9Ffr/MR8WoTLv7Vhfb/eXmbq2XzmdVQir5+BIGF4OqEb0Xt
cKI3lBHl6momTag40bCkgUyHk6bGljb5mljVgbqulO2cKExDWGT2Br69e2B82u7hFn2jgeY2SYzX
cA7XJgRho2z/jft0L4PPtWr49I8bV9359vMG782ZUrNPykqF8CoqRyCLD4agWGSJYpCvozpLHxgO
XbfSVPD0qQB61RjT4WsJjSS8n8i4+FY8zjDR37MZIChVTvIsbuocGwLqlZM2tPFacCI0RLK6WjBb
UE/F8qNGOBVXAnb4TXF/ex6kprSbUf2FgeCizhtdUajLCHqCtgdYY40aKW2bCU0L0rJDg5QS/fHM
xUzuWJyG6NY6sN360LqKdoGV1BaBIqrAFv0wd/kGTQthWK3jGtk7tdKAFOl3V6xqUcaYx58z4xjt
g2DIJWT0UUjJ4fvDyhDYvyBf3/5Ixd4A28gZHokGLF8ptvxRk05d5Yys7dd5X3eH1SdFqtwEhDy+
J1xOm7NtsK57VbVcaiuxlY8HHKajPWoxO4ocgbFxRUY8MwBn/wm8zvWXSavI2z/SNo0OkpgvW3nw
SYntL0KRllKDJIM3LyOl7JAw4C2MvgHvEO8G9zNW8V0+RvNVK/QSb8Eo9PRtLuhYwCypAYfGBiMb
xLhRhKvXHnmmClVAvT7mlarhHK6vI8hMGwClLuGVW5XL8JCiU36E9iAkBTDwJyhYCRThs2gnT+JJ
W2BoaQe/UPgwi2u4He/SkTJxbvi51g8XgfMvcoouAq89ck7BRZUFdYvCUT26XxG/rsfckMs+LZKB
vQ7EjO5vZ7DbftmK7qs/5q1wXh4qUj5nAHV85JAGnFvAN99w/g6pU/Jysobn/jxaDPcJ2O3MqCld
yRTVWbCL3N9ukHrNgiplv93RvBdnBy3iiNOMjVQGM5VawnSYCtbUUTd6JdcNOQl0z94oiARCn4YH
pUz/U76pqAvZO2Jzsa5WjxB8bnTHYsOI77W9H/PMKnisXYkQRYlQYvXwodfdTyrDxRFAAHq1e7gx
KMUTcgBCOBlp8/d2tz0uQwXoecfutLPJuuM5eyOJNCXTCwfPdJKDaUdYViqh8WCbm5TLtlOzHygu
081kl3lKbD+VXM6qFuv90wdKiwyvKQ6NtSD3ZtB1kLFeVc2+LgjBzcygDSuLLLCPVH0nlelvO4uJ
19ug5EZiyFMRV9fLhOffoTNq/q26lb2dLaHL4xFuMJYnCcxY/BfnNcGAhwhrNnaCfmOjOklNDMYp
lWlDrkz3BBg1BmTBKAc/qbecLH+/BV7TkL8hUBHdnnH3cjB6y2f0M2ZaKTjQwIOn8qGDp/mnZlVV
9q0vbnzWBYp8IM+JG6BQQIzXHpP7fdDp9mJRmccXHOFFC0TnbiizvfIaWs21fx+f8dl1hAF5c0gM
GU+8wbc/6PBakS/QreK1b+pOcVAFpuknXoj8Uu5rREaFeQ3W5U+5C2tAx1yoW1idGeJeYgsPf1IN
O3anIJx0wgI1TIaQD7pKRK6LHoYWPeueEkXEpBUOKW3tc0r2yKl+VOxQeoZkHr6V3YrXhqVfetnL
m4P1UpjXfkJugt6OZf1TMhsOQ8dA05RUQRo7TgASh090kjSZY7iCFwb9D6a9OqeuPE+ddJCeb+z2
QkmCdN3/zWqr7KOjf8pQkESnvly9X8CtJ1SAYhpp7sxTvYYUozmS/Xi7hT0gHG6mFE1HPkH3LrKm
woZWlxRmYqhAHVQeBcWsMB0uF5+Vcuwhz9ypysulevs8sHZKdkviY5MFnI4wCWo9cnsuvEwSg9j8
kWkCr4eOd+TA28ZfflJs7vOYdJRmntiMikCqrXYR8X1ciaRcWkbFm4J/pejnaT7AO74waMKWrVhR
2rdP7yxuvNG5fNmW1lBYt2xmnrnwahBrYp86wPQ+84SlQJTeCfM9UxncrWwjjlMerd4d0LCsGMWF
VqvGuSTK8h8QXUxukJTmUDWmg7h2ztr4vL3ThArTgZ/ziglDUAGZL///QgU+jjyz9IQdSRts/6yy
EbLuZOUiYPWcDYU0v9cKp2wdaHpJFy5kL2M2ofRAuACEfnLTl/SI4nzqh1Qr0/yixog5W+AFTr3o
3Q+o7paAqqQCmbN2IA0d38g3CVUGQz1mgvsvd1GF6IAIYJdRWU5p9FxRt+Dgrw0BSp/DryVEupUW
CG2PuiCV0h2HjqNlm+2yDg7aECbgv9MZ32UJMghctRM3lTAOj+aCZqwA6N7wrTFbuov25Is9qYeq
qg9Lt2oLolUolVL9gnF+A7Okb7T1bgDllzj4LBEszvLNdJqsyjTmZbRFkWPkg3LFN6MC0TQXsN4d
4XRQdpRM7vH1w5d3hTggD+BVRnZVkVzsSPSg6T+IazoLQUGcSD7TzS4acKjwlCZFcQ6ymlR9A6+W
BpE25icu5/e9nZ9LaBBJ1s2LJmSbNA2u7mkbVRDw8l8XqmzHfGDa5gyh4Tp+sUEdJ077+Bi8PUD6
mDmDA8Z1CDQUkDRVV5lzRt5GRZUWpLUORrBsdkVmKxr3NyV8C06PqKYnm4LDMd9FM8/CuN2TTuoW
ml7X1wv0YkUNoGNXYHkiIidO55KpAqm6Zzz5OPSPoSHS/K2nUIhLD3wtxbQO/7isQvSkXnBTya2H
mr/40iwuey5FHIk5phoWU4ZyAWs8ZZ1Dxlc/qq3h2nMCfVhxtdx+ECHA7uxZmSC//RzTAgEZGjyu
9kqpVj2akDYpwhog8/m3RWDMg9//qsr8H0Cr4NqcE9scjkDZVDWHR3XqcW74/Y0+epnZusEPdIJ8
NfeBjVqo2uLliT1RJB75KDHDSh2nR6rhR7HZscP+Btu7y8NkKW/nDSFyjB+G1rpz3zW4Bygej7pU
z4am6t+13wZJH2phOeCvCo3ioyqqfKDnZizDZxWncNbSXNt8dfAKFe3L7UpX8de4R/lhE2aKKmgO
TbEWF5ouwau/oHCOH0dT8YgJUpAyBxi2RLque7QGYuBIruzx1KLjHlGEyhgE6A3N+VyyHP7yj/+S
2FAtIwYtc+4+pRiAX/bE/ImcxiLQ1uRMrCRhwByR29nQCbV9RyArAUdGEV3SlcWvjTbeN6mcjMYH
XmQj1dvI3YHT8f2YFm8/6BVC1wo34Idq2fgMBjdeHP/gZMA4h6sMPyWnum7eVxfW7gVji6x6ussP
kIcxoGH4sqs8SIrmtOuxDkBuf0o55uLy+UeCPeCehVUO99PIZ6I4UMV8FgYa+kwT47wogyLvv8E/
6U4p0e0BiUKfWKoFIp+qXx4r1vPUpGBpA+qx/hgNavg/dJvp89tY3OnAVQBimyMXLwoQJyYe8p1W
lPF7BB6wdAj+iGgFVLv3X/8Z1SZUFkp9NQ2GNTtJDkBGAuuIx/T+kCnmPSLu2q9z8t+H2b4IhFWH
sFrf1xunOPCF7So55q+ixcf/zNWWVMmBoRh3Hh3W9fIKKu2YmukGO5/ddVafUIMpIYoPvaPKf7DT
KHyyYDL6SOBRHPMSAw5jhUKUIpstsfJG7OsMP/6NXcVjt2eylCpfdZ5h86vX2rB8GYFuGteV+lgH
sV3NevkpShZxVxpIwC13VW5OUSFnvYkmuYycwOR/3D/XUiOiiRloU6Yb4QW4EZCln7gb3BhGBs08
oWD6LniGW8TFnjjwnw5iOJqfNx6LP4a0K5qO9/3m1aiIfo23sVQRWNaSJBMqzasAhfz3vVtnrju0
rJ6ogkT8ex5JtcyPxPr9f4fLHljSlH8hTovUE0z8qsYaxvu3OGcf0fc7pE8ulov1YVxWx2zmk5k8
UJ6J9ro9s+DVEhwDT7hnQi4XGmXS1ibfNVmKRtHJKKR5+NmEUJvhiyqnxCpGOdDeRAzc2KNWc8Ov
mBkXeZ9YrrBmjNt5g4enMURD6nT6a5xas6AvY+TApUAQJinmHBiHEvYWdKd6usAY7czVRwSK37Yu
pJfAASnPoFQPvVgrOv2ftUmGtxoODjyyqWTsCCmI+F1udUgCFKwiEXDzeSJMngDD8LIH+uWou+U7
DUqu2HSTA2iz1gA9KyDyNVu7kAEhG0x4iMKoioApdASNEzayGhj6esca4dXPcd+W3THv7vLjfDN5
37uiYq0YGCY2L1b2TIzHBC1XK4RWvJLwutiklQNL0QDYoao4IY/wY6cFEW0foV/PArZjIiu1Ic7w
qTQX2ff7vBhR42uTbCnp6O5ChX2qY/nmjqsaAPfxlcZW2rj3YtDwbtHNk88C3TqW9hnFr8VOH3QY
FRGivDhYfRdsg8sAL19pqan0JfCvpoL7KWRx9Y/o2V4j6cwmvYrzXZM8bi3+d9kGHOechF+kynGL
zHP59edtUNzh/d8qNTPAT0A7CR966mbXl+nG796G9pOyws9KtaC2CWWqOQElftsCPDeEv4Uf/J4L
7SspOZrraTlw1B7IGfUpvY6n+M0tBGKZMGgh9fiYmqHJ5jqvrMa3+uYlGa3A4JIcrmzFOC4N5nTP
Ix/fC2FVET3rrLSwbq3X7HNKgh1Crs/kI6v5H6Tqc12GrKYfxANlIuVankTwsntNErTanTpeP+sN
bWf9gWjohA+0clNEkDLB+hcYji8w8lhnoDUuboULPQwoDBVDRGNmg20KZgSykNzlrnzDVD2HLtoA
FkzdRE9vWzPM71l3jAyWWph3BC3JN9O1L5Tg7So2TexUWZbbWeLKHD7G6pyPXkaOliX19PNiqhJu
3N052YMiV4ZKyV/NGc5H+JtEWzF8Ocv90sqTz1Gd5KzY5beFHyXqn+QoRnTdxTKsBtcHN8ZzUKrv
jP5JKNTg7O5W21fhe8k8hp0KLk53yDz9ibyYqvgNY85deFqeZEXepPuz/5/huTnopmfX4cAV4wG0
v09quVbODWwImDbT4258umAIU1KzIxRAlGrjAZEZgj6VUuiJxaOh8oCSkOIfKKVsEmu7JlwTB/Wf
xDIZnak4GD2D6wVOk4ueJKR0KEHiNuPLQVqHtJoeTuG1ndBlO+0/m+HZ1eOouP3Z4ctbvpF+Yn1e
xZSvBh7we+jUC1M33othp51+e3fL+Wn/Bdt+3zkV/HYXjuQ/MpxSU4Lqd29YKSIn9ViiEAKaqB+X
Zd/nnvtmFombyPckmXuhJl7qrrEvk4FwCd170YjrSUmvZ4ohUzEmMsnrl9XqJeDCXi7excoDAet6
ONXdDF5XPPxDMwbmWvMfLKPDYw4d6ELkVIpMIqMeqk2gidWpHRbBhthHoxWOyxMVA8FXlG8NWkE2
Dw5bDuKVc3wJ+Iv6B1MrVIeFB1y7lk5KfXoNZJ69akfPqJhx4G7mmFfrEIp6uUqvvn1b+h6v0TRv
7wPPPcfiJOwDp2a8fN72HKvRggmHKGrmZIygIMNtB99VfVNpxwaUqJhAb3kZ13b/XzgRDkFitZFz
c+nWQ+ZviXvmOv6yfchM/do3QqpkGvMmSTyPm52zHmG/UnuX/SOhpgh70fFkcPewVKnjI3WQsslR
V4stJ/pmV0ztQHAYrlZnUjfLbDtKFseKzgT8sPxCJ0HV/fDRTku8gl03kfbth4b33h5pok+6fGgs
QzLwRqKgSFbyMAlMVqQNUnqIlCEfPI3LxhYFuSFkk5a4GV0eG6BAbcSLsXSidWLPsSIelGPDAX8e
Ib8TSWvErzKCXDHb0RSqD88LevwOOXN1wbV4dLyc60QROrEAyHD9jybqvYb7mi0SpatwE/NJGWu/
iP5h2Wtp/IQdKGpWJyMwXzmlw6cyom7O4Zw1hCYmQ3MBF+ZRyEv4wC7eicQOm9dr5qvSgPJzJBWH
r6NPq5kzjCF4JbrXdDbRMAwoV1dR+/G6cpw3g24IJugjPSyqzAuUoYGjUUKaO+p5D4J+gpAkEKoJ
PxoiDJZ1zzpitXzII+GTH48bapL3yHKpbbrBQQzc+qOQdlcE0i1b6tI7O4sTLJYdoIx5aedgIF5n
xKxOA+L0S4tpRMfCnk2L4cdLMzuIoXrz1f3ql9s6etxaiA/bveq+khYoRTDMt8ab6mqUy8xjm8MU
A/WqWnzzV115Lff8MygSV4O2KebLzFYUxOqvc7a18HgSephlKFaAcQ+JT12Bty+bteJ8vhyWPuge
PXUBvFyRsbGyMuZErOjjcuZ3LRZ1Z7C2s/os1WcclRDnoVvmKd4REaNQ5fHxo+s8cL8BlFEp23Qa
oohtPDfO8jHfYZo4IcYCIhYMwmMdlGGAB2y5/UM75Sy6fqfzFuvzTiS+Gt35lciN9QYyKMVmPdRn
fbK8ITacKICrBNvbp0oEVRPgQO1IuAUPa2zU77411rhbL2MpHr7V8TEsVv5MX/z7LRuFGANmPf66
kYGO6AuShMWztOXj/Tsn8uWKZRq+VOlxAxjXhVkYDBclBvqXoF6HUkNftXISD/N0+VUVEaIgmZVs
atBcOqhFVtBgI3PvuRI6OrDtTOYermAcpF+HUOxSmCwMbAChQy7F2Q9lihg2/L1O176rRixdywY+
lu5L5aLd8+cPIQ9smJYmc8TOvluVM1KpRCYraDck8uXH82QfU4LUPaOOh9uK2xYqvapHcFex27uf
nrnD+130VB+qwVTiO1L9fVm66BNWkI1jiJgBNECzJc+oAcduSYEeNayZvtQ05dIT6mnIShxmpSZ5
5ZoLoM6EjxOWJlcxQSLASXpfnDr0ZGuu3HuRi3gzJ16YQzZ+QkTm+yIP7qTGBSR9x1LeMz+cRBNR
RVty9hT1Bq8eo7DHhZxx3W+g0sBHT+wFbq0EWxuQ1qfS2MtYZmWWiLc5DfgS7XaqX2xfqWMaKT8A
xr9fox+8vXLmal7e13kSBep32cUX0v/uZVR6YF0g2hlX7b82aG82ImbU3fipMMrkwMZmHQb7yXy9
OmruSaVAvA2DAYvV9OxDmCTpNsjeaiJWUXRRXiBdkpwNkF3lm8E71pc+Jxp+q298oeqzH9Y9mQVt
w5WQQKm8X9hitozpUji/+GvHALfwU1Nn2WuxI+imoBTlFezgbMBQu5jMUvvfvHPNXKpc5j/UOnxX
EG5Mwcmsuv9s19iKiDL5Ew1tf1COZdbHTao0d4mumBMoRd5GBRy2KJL+IHBz3TbNjqFz2oDvY5SD
HrARbZJBU8HnyuFExlrZ5H8HZMAG2VurgnEOxUTC6BTK4lga2f+gV3fxkNjaMWD6ih2i9BrvdarR
N1+2S+KJlXYa/05IlQ5zpQeccSAyrNstkQ6u05BkSx+YlwlRlrG12yw505hZGm2qyJPrfG/2sieP
PlncT/6Gh4W6cgnKugdjtEPrVQQSSpMlbKULXb/Dx/gXRFtZqRS/5ygi7SOF/fQMyAAqgfJyUXvR
SzZ5y/gt5dEg2VlgsRdlUZz2tRTZk8IKNHzr69i4QBPvmgKXMuIvwT9yti2P0dSK+qw1bQvOE3gY
KxlXt1IHTfUq55XJb6OlhMRukzLCmv54x3yYw45sWNb0W+gS4m9YmDi9G92VrnVQiRoKnpuWJ2uG
RyN4TillkHoji2Pkd/x7vhEwgiCtJvp6Gb1a9tPJyHwr9RslBYS5YEaarL0PQpHeAIbAw56fhXlw
nfglA3iDWRLGxyuAl0YptbTWYWXqtcBQfsQsRg9pHelaNoq/VPJClRCeL31PRlsz+shRBHQoEqHT
NstFjxPntkLizXZ61sPdoQfr4dIVSy/pTiKZVMY31Ycav2ElRa+jDWh5W3QKlanE0GmJbHwgC3CO
D0/jXiPWZhIo96v6LQMldlw6bCfeHFUV+YszOCv872+JcBjOp3tDJ4c+1Cl4X8la5RLDUiZebRze
oHCCnnCvCIoEpOe8LnWmKqSU2ylPljPnL1KPQKez66TZqnuE9UWe6OudtArxPZ57GnfjHPpJVS+x
vB1WkgAtd2vG2BBonUaQe0HDgbQiMQQ+xiySXTiB+/FcdGiW2pmMSS+MgytdSrvoTJaGQUvc9QvG
zpDXgdCM4vC1zHZxMiSrAhYJMXhi1vffuJihGyrGpf6eecBtE90YfUcfDmyVNwZfLmLmrkjXyWWf
ouwVXCj24xB9aWKin0blO7KDXK8CPfuUqtZB6uhFdTsERrfNyfNaOyU+x9OWlk5yZ+G21wWYmDdH
gVm9S2lfptAsS+jxawCInHGIoH0aDfMLNojCnJjcM6hwpvZ+Tyiumrad7YVcw/Ylwy6gQA5dOiXL
qZ7pPrWR6ErpmSLi5rBfqb179zgbH7JeYLWZ4PvmKYxpiD9zzXyXSWPyvQHdyOz4WbQr9rvJVeXQ
DYmprYsya116wPFfvRZe3LJlZOd6qQolBtmiGB6DkN2vNbAsRVsVvmbWhhQ98UlHwW6Gopw2WBRn
fBoMfm+bUiTFLa1dGJCAJAFg93T7RJ6GUjjhZmvWC/Q3e7c6SICfzBqccX/wz2cuIvZgMxtOtyyH
HZbbrxbIxgqwR2k4IdLIuzhz4EgWVi763E2nCaDZud1zBjHaoSOEZWEoOsOwTErILexw4S/zyFoo
bTIjMTpzkuAqqnEMXPYLHEhVitVYNxl1LsW7fxA29bcugBj9sOqAMXKrQwmtd2G91VQ9oVbt8weJ
R+veHxx9f0BaT8A04YyYZJ3X3+Js7aly25be0e2N3g96SV9kfeimAK5UWNIq/jgC99XGc8/wX354
0V9atURM3JSBfcU3rORHDq0QTr3E52XEqik8dq+EGjJ2GT5BP7myaY2Tu3/2J9Tr+lB9wrr5zGK3
5LnX6SO0Aqrj+uSbF21AFKxKKMCJV5+ozf2Pt6QbhS+MUhbEFbLIzLPiHUo5ftwmc+3+T1tCbtgp
S2/KodgpORHFB79WoVAOYzw4Nbi9+NkctgNAMGAU4v4SFNbFn+DYkWCkw+4axpozqcaR5n+vj5tu
qJNy5m9mxuQjphl9ZAUmNKJehw18cXUavrRGUbJuWW1QwdTgofeMarOB743InIvU40a3MKgt06gL
Z8vtWSNFw1M3hXdfDnuj+8annAQQ4SHLO2jUtZ4q4jBcq1Lgjza3HT9Aum/65X1NGGYu3IaR3h2D
ai/oigVaOOaKs6yOaJKZvc+KjpxUkHOAYLAnCOSzfDmj9YYlPVTMNyrRAvKU1/OhrAcoKuyMOrHd
8RD/rI71RhrnxQlUtKYWEVCNxLkqvmaf4TFHw6W895HubdlF5zyO7ER45HH2oLSqUDYzFUUQtPqm
JFT0ukqEznrO4P9f9qI010cv6kjOvsbna4162Pk00o+iFM4NOOY+Q+oTWV8N85zfvjooY6/evItY
6NW+5wQlUadw+9BIMD9dKoJ0cZAVSCzbP9r6wliGawuSbB92eVjZBKfveNE7FCYlSugiaorP3hY6
5+N3WTXqzxLjymeSAf41sGY/cmJYJevC2a8qp7WRZ4ZkRTXvKCfCu33AMOCzAEQoAgxwDR0womyI
nkcGyS/2eDvo+DtQ05IcA1IwUdKPC6/8q+Z9KhgFh8e9Ot+MG6wI6Wuq+YzLZH+DhnE3gKe1npbg
W6AwIvlpEaYhQ5jGxgU1qNk94mq5TrwFYjWBvrbah7ZyLRyGmw39eH+oz0ilrBkCRrPT+/dI5pKr
CVsNc42N7DACbkGSFgr+xQiLnveD50URiv2AbTGXXyaFCarKMOFnnthoQTqMRl4OSrdLM29oISUf
CqS2lAI0MJgE1nTPkYZEVLUQdbmO0ecMmRMBMzIEKa4pMTOw3+kMd4Gegp8w18QOZ4oVVCtMKxo+
I0w1kqcCYI2RKcvuxK3OpfbGkgzwTPX88QAyDXE1zXw8guKltGzTwp7x0sSnPeMWBlF++MAznVLQ
7+u+A4qfNLX5ISuRuNxhipXY0BmFlf+K383tusPgNimxjfR9kHiDYRSmAnQku9LPcTAUGMc/fitN
j5LMwZ8W6/V7HMtBHc9L4eClhjNF3kzQPj/anWsLTayRv5WnuPLp8+8ukttDQJHW9NOS+y0ew8SL
4N+xyko8bJNmbDvVAPDMd2mCAtDG2q5v2//8Ni18uYW87KNdihU/VJ3YrIx5HkuBIObXzhGD2KqH
Vs4nCT85SSa/KOjfDhbqlYQBe5Gp8PAjhgDYSiw+tSv/VXIEtex5p2zTT7VwwcST6zgLAgnN1PMk
40fFBzR4/Qmq7CD7ngacBmxtnNMVQOE8Zo/PLJ/edFBCyyKng8b/OPb2CiJWsJJvu619ilt/wLYR
sDkCGafBiaJSpBGaABQug6KugCI1ooI0tKgjv3XT5uPmVEy1xWwtqyX/MsbIex0phWvOCJXVl3Ts
74OYli70x+9L5jo2FWbvplUbsACH6IizTeZizYEk1h5YiOsHcd6wzX5I9A7FEdnulSnJ6T6C1PQc
fZTSKLNUWv5p/mGSEaRt6MkDRr6YsxW9zwzexZb5hywACfydTMzzzrwhzobxcgByZxXJ4LPrOT8o
INbENChlP//Jdi5CYhrOmTipX+KlvNBgyRgayc0R5k/uxuQkCPjN+f51PEHFVD7uuvc+Ibjd0ox4
4Q6sFUNUVb71D02qpIyOTSjGATW+kjLQugkvW10A9UvhnUvCdUWsQ5+kePdpwMEkYmt2tgYFa1WF
qhJlcbLeZHem3qhbYxNh21zmjzRc3O49zU9iB27NG3aG/FAvIyOct1u4SS9tA5mSL4sMxZCW8s6n
fYzV2e5GUEdxHFOVWPZK6t0e3CyG+esUyTnb32867qqA+WlKM9rlrfhvodt36yUvMlZ/oB7UjPT8
7KkAH4GGbh1Z0Rj7zqTJo974EHVs8A3DImTm/CTEnS+NgfXUkNv42It146JMLA8YZlzol8Vcpdg5
0NDI83YNynj+gISxfvUfUMZnALSehnYyzMY/QPLqI+bjnboywgp+B6eWESNoj4duE7P2cbXiv7Bl
uE1t03CDXePqNPDk5Cgae5lburiVaGMqisiCvkca89YFALIgSPsFeQ4+TeULYytxrQnMW2TDQu9H
aXhLdAjMyfGNKk2pVrvaamYQDSykrnKUrMAEb1OrOUgHVvsh9wmOs41GB0uuuLYsOS7lMbXWHHEX
e8a+GZ1DA5nGGDSQoXjLXPmZ3pdLbqa1Wij5mhlLNV8MqXe9hMR8VuUgAtRTYydMB19L6FYz4Eem
tcQr7B12SmagGDOI8F1gGJ/vBK22Ebm81vOh5BkUpGgm1AVXsuRlPDhyLjNBpILNWmqTyZTJ7KTc
3Tpv5B1KO1XGZ552Yc8GHQgaZN+HhTZyXxSiLdMfAxmBk0V44bOOqNoIf10j5Hf2Cy2Q0gArFr0+
lHicTyRmC6XzWeeV5LfGQ3Az0R7YnXYzZVs/WuduPZwX7LD94pi8OLaJmX00K6ur0hICXDDwk1C0
uwrdihSt7H+Ov85bWwIL5hvE9LDJUtMnYAd4uGdEzzUeJUJ1j4AQ1nQpk/AoHF2rgypNCcGciO5H
fvhhjHsrdC2PTJKm7duMPGHyekYaVsqcqhla8GacNpcW5GXo3Nx16yqqMZXYBAAVF13uXyv/Q/KI
KF/YHmiqioa4rtU1tLovHZYWNDfeaV8ntIb6o+YiBBBr7TAQyxZYXrYDqogGYLlJaZ+LrRx47SUL
zdyFl7kcFS9YmaR8ZFGDT2/67GySgQCRqBDW5GXituc1Rr5tdJ8xgnK5MbsS3mA5ELuSgz/vo7sk
3m8rlyhwUGZrHIYZHrLientTLgtbZMvsIGy0xINOjk22gIavrvnSW9WcnBsmkRIXXKb+QO34eSM7
hvk7o7uTXK/ePm9x/JZkN/fyF6AAOuCUDsYwr+BYcxJZKKrBfkhnnWfquqHND+RwQMnbgaGl1wmQ
nSh1Udb/qusTC2FbgFRsLo2uX/BokIWsH0QAiQ+3Y8bY+BLwYzx2ZGtTIMUbl9kDKmA4Vihki0fz
BKVgcVmvq88as7uyihrOMdo4/7xgf5ax4s33YlMa9UGUUBVCN4LzQQOyvfSojxFQHHCscgSfTmfp
vU6EkeGWpcmSilrQgEtsRT6w1FF/n+SXfEsrLqWxYyWG1apU4Jwiosu72dKuO62hpoXvCvQyV4Sq
deGe3rRtmsYgx1o6SmheCM7vSRZFoGStjPYqZicIgSgFvBcZ+H1+5p07qe2cSsJ+xckHII51ggSF
PDHC1EgquUPXzxzUvIdYf4lA5dhpA1aHYAFlh4KlFEJO+mZGXTvRBZZaauI9MhBJ9U3lftHjOzR/
/dvdmZcL14rS87W2JHNELmoDvjbPQh6XXI6x+cMjURmStsP3B/TlFlxRHW0TrNZa+Vk9pfkaGyqX
zT/sMT99HGA/Co39uESUcxWbTYrtY42mJTMaKuRRVBbxqL5uhYSL1gz1drC+p49ZtBliRsewn8f3
XZ9q1pzhWn1azclhufLMocKrXQKviwSE6YlSD16L1bUDs9se2jkSt8UuOep7vzZ1lxjT5RBEdNpR
29+J2ZaaeJbVs9YlvcnW98SVtZop6Cpda3wUGDYLIvuqSrxZcDbGkQb6k17GC/5W1GssebTJZtsR
sfXBn2WXIzODjoJ9qo+rWSvMWhunkFkYc1smniEmi3We0APJ5QJVCkkHYydLSDdUzgVn6ch/gpGT
9rKMdtV0DUb85QUVSLQiKd04rN1u5dtUBTgwmLK9cFjq8n7lUQOqmEzFpvUOcvD/nZhltSR+P5aL
okTqpNOX2FWxhdHfO+DMME/aDXkL9R3zxCwsAVMcqfLvzuOgKwHxz5rJWv7w/y13dioeTzmnAukS
i2Fbh2posAK1wlJPyubwJVezLpgiBeFasNq9bQpK0PPDRk2RU4/tzvQCTmOzcnrSsmkJdgyGSN7x
Axu/KWR9j+jHHbNMKpU9uyfSyz8ehZoe0Vnd3wVDgYmryJ0K3Cjwz9gDjuyi41T5rlhvpxSkac3r
haOXlT81b0dCD/tsVeX3vdr4/gr43F5CyBB3OgeTJlaEAxUPiJExAitXzv57241FDZAmz3wjtCeg
7UM6zO9jDvAxAcwywDya41jnqtuthKzuuP6EIjIGSGXqfKPUw8UMgg8cj6zCWwEI4F746FAHxCxZ
S+KpKgt87qXoK02dGc514gCZ704nXGEOsFa36HKtwWGsGEGMe6ccSnhJibXHudNEbsU7ty4dhMoF
1ZSlwN+26ODQGsxSvJsCbQ3KBVyIh8kztKaWndlWMbotyMe9DwgigY/E/8mkzLcRqjzpt6Do/qbo
7k2XSHSs07xf7qtj0AfAmS3fL8tdUchjxyISzQgGAkVV/jIY7YmdeXHZMGdxt4JaTFuSuNW+pElJ
Q/p9wnTWZhUczBC6qAi3+NtyTjluB5jkN6ySD2AirWpK+AKpAwizuxBEvj2hvsh2g/apDjBZytSN
nkNkERkb/M+YNVOChLPHc9xq21O2jXSju3TC6XQxgvM/1/ppGReucoYZSK7ROzX2gLmuw9vDvZUx
23T+Yn/G9cUFCpMKZ5tsChOvwixXvKpg8PWYzegw9gA/a0ZF21X9f7+LAjcW14517BiP+PjjtE12
dQxACm6muetyMUrYpFkTFX8WuvOj9lXHcIpu7gwYJO156A4HG0r1YPMKNad7zSyXhzKtJTwEK6Ho
JxJWxSsKwg6zXs0Lyr9TaYhbE6k82aWY4e/ZyiGUalHVOOucVfNNQ4eNX+tpBUZtC/glgSRbh4bI
UaSopyqGzW80kFMaVopu04YjItCUmYYwjatNgSPpYIY3Mg93BGNQ+U2sCsLNI+Z6LE6IYSE1sPPv
W6NCLjCgnd66XimiU83xVlmF03iyw8CFR/Zz1uBVTX6xZAyyBKh3Wsrc1QHvF3dlyEaJ5isPeIYf
CLgdPFSHTPh0+CsQfwzx7vgYNbYzBCPKaAWs+Fi9O82dPzlRXaaDHbBQGspfeIeuPfS0MOZjbf4A
n49474bPo2ZxQMkQKmH+3h/7MpnOLryMhVGbd64RMX84dCK53MVk4E/qNa9+5yUPbkTD1iJs6LVm
KKNNeRhVZUzuJ7fwuHKdhTZxMzWKtCvK8+Y/ZczPfvIUS1FkUeBxhyNEFpeDbEWp8KHPX2F263EG
VkoS/rkeb0kxFcQkkyYqmdXS3McuftITlC8aIvQ+qkg4sRXvtLttM44DeGvIWVJ3kdK+bjf69Xb5
wM3cSJXE+2F3S2dW7K0oePEcc5RICNNHR11niATva2N28zGmGQ9+85ii88ycfoKUrKJQAqGRYw/o
tggVKqu59WcYTQWyuI8z/M8dhVUIhsP6uyVz+eIRIO7uC/KqCZnJhgS7sHE6rl9akqJI2WqxBcom
7PRLcakekz4chlZuEaIbygvsO1k4tXYtOhqeRXCEGnVtio8TJ4f6s4zAS3LsGSkcleUj39SmRmda
J6zFCsIQ2jH9fiAUoAOavH6zB/ZFIHMG54rjNe+g5zCZZ3Dcqve0RQm7Zhzmk+9wX1D5IQprRiz6
PKnEl+bZbAKKR2Xsr/qFHp56gq/GFoWHuUsyc/kDyw3taXWrTUK/v3wTuFXmCvKqJ8S6IftdD3Lh
QmhW6xD08WKWU4a+9/7OH5da9K2J39UZcWnAY1Gxd+lS37ZLJalAEJZXmgGwgF8E9hOfSXoeqvwe
iu6XkTjAJiZMJ7Soy5Sunlekn5oE5HiDSAu7BAUFYNvv4XpWgOrufJDZ96Sl7m3CklV5CzO9L9fk
nvm1UdC+5jXA4Vj+GfV2Yty4cITxD/KAf/yM8uADl3DYAu8rKycWJdQFqowvBPNiVPdJs2u+AXUK
ep6YW0ezTu5oEoLWOkt0mxhD5tLul1UeHlJCPDEvkVtSfHEJa9gjseSYQu59Tv1reMlfbE0KFIYp
mlKVl+0G10e4HyoWPuz2xcYUG10rW7PY9w+DpZzI4WUYbJkedyrdtrXr/IT5Zorpo0y70UnHPspP
elFKJ8AFrx0U9eUxQrX0Ut1NAkMDXy9rLJKiB6oEHCJGNX/R5+aMUNgUBPJrH0tielMrwnrv5iF+
gumC3oMaE0EkBaSvpu1RKD9VPTE6kK7Q3UNiCC31z4k6Rl5JcNWDOSE6z7ItvXMSkFMS5lBFpFAo
cbjhommwv9wAAK+76mg+a9lGXyjrlW2kjD0Jhn8Q5SyH4S2mF/kIm4Y0fgZ1wkbQDpiwpJLrhRDO
F7LhLg+AXr1odQmvNxoaJLs0fuqtdm9F0D5/0HvZKyDaOsqaVCDkJvFyLUYspmS2uu826WRIJDBL
5oGIWKeXz/GjvYfpGbe0jcwx3vHKJcpoFg9yoZf1RidZ2LuW1vapZqFSLqFXU/Wu2WoJ/RDnT87n
3wC8L8NH7Vzbm6DQ132+M1PTPDGOf1tMFhZDkva7tx5yPEgNeE3JvczINy8tiyeSIVAkAS1HdT3i
xgTN4+g6HnTz6afbqav4Pbw/577i3N2wElHJelhUZIaxRBexdsEEiXKBWMdOJYJPcOtFnlSOGFH6
Lu78eEmsOesTsjmVPA/tYssupoVoUQ+kC0NX+ktvq7dgtBbE/9NxXAoq1I+RTrLNRNhAg1lC/rX8
MtpJPVceYucCh5CjV5Lcsmr2oJUWf2IJWr9v/j9Rz8aUAK1qD16Je3Q83GeXNwQN13sLtN1UXiGJ
Fq1Uoo1bQZ7ZSRewA66bYiytSnmt7hBEiwzks+A/tJJZAUTaLyHArT11PZ1wiXNYojqO2GAyD9s0
6llZSi6WmgrLovj4IeN81nMbV3qaDSiVcBu5z9lNh3YPtr+OSQPvSQx7tKtwUSKpnSmmJ70ckmsz
lpXWmVLRKPXlaW/doGpW2exYPfrPcFguaTpTWEbloqKDUpqWmyMoTptciCfad4TjIrAP6kiKwkvY
Ap8nNeiWMikkVBCRR7tVsB9KolrlmueObkPqNqccf6GF7KGY9Z3ec/4HLeEqYXksoA/5A6PL9jVJ
skFFQdxvZFobDrUFPlljfd2+iG+YIDlgCGVep3JcHU2rEiyP0pg2pEecNq7Z50H2OPk1gjuPs9ff
IjmZvtrgPbblk45Q7DVGLwR/ScBHjUh+w7mYgFxi8dwXKL5JP8dh1WbNch/QGUHa7FxApJ9pTp/x
0hGMejd7q/Mf5dOXoI/uPnReQwhiX1Z+GfYfTPsgVURiOmDXOcw9h1Ek9KTP3SbgKHFsxJvZ6iAA
ZhKIulgvtpj0oRu2y00noNISgqyBK/lzFfB16QHSu3HvudCeuu/7fyvaUu3MhlNMYafxHt9is8Jv
Z3+iB14XQW+8pMNv03b7L40lkUsCb26/pYB5uwM0iJULPoFP2rVGI2gi7+C8EOQNpiTetO0DxS6m
GjUQn6KvayCJSgFntfh8LgAL2EBE8a+XAKHYaeAc2YVR4gqqxsW9orPhqSKZrfLfL2MjhVmeyweU
p41IiUgSskYVVv+pxC/KHV4TseZJTMqytNH+VfGg3bwA1LiphKrmUvPCWfn2dxLnRqplLXN00IqE
Y9x+Ikv9WMj1dws2tC5Rna5CGxZhG2O/IYtNDsRRcqkdFBz/gjh9O6mePfAabGxPlStxt2PPtiSO
ID9wM72TDNzotNMYf7CiECVV0G/VzW77UKrFyd9V+UdK+C68sgV1Trc7nVQrphxqjd0K7Wf4ZlM1
1eEMnQmoVMpSQzw6vEJUitNrirvBJnH37UTtkJlypCqyiUcLulGjE9j2+40S26Ue7pNDkrow2F6m
dDWzgRjp+JIE7Ya0OZlo4O+2t2dhg0daSL/v7eUN7IDsJkIIwxMuwYHD85vG+LSlApTejYtGWzQ/
Ldj4gr/fyaUxqTw8ShOOgvEbN0uJBZdg6l2pxYC4bpCFaiF+NBez7i+wp3kRJ/lngVl2iVp9ESi6
HVPD/IzMVIBvxYo4z0u4bnL9zJ2My6nk5jk5imWQFSKT/WvdCsNHFE7/fYBRCONSr56ofFUqd3++
3pKm5NSOtc+v3CqHX92zGxhTtje2Ft/Zdf7SJMp+91dh/E+mpWIsRwL7JCR/wKff/iNZvSbnGzW5
4f45dlBWKouL1ci1pgpzr+DiwSmEbYY6WQXLSHfYvCGoqkYyJlLrAC4u4zqBaQAIcxt6QuXo5ZG1
1KzEYUtQ89olo8CyN1Nd1ha/YMbevYh7ABihjaxarXeFb2ecKfJW+Lc4UzgwvHkbhwAdhTYWayhY
ZOYc1hXr6hcabbF6+mrnI92ETSuArJOnh36IgkcrkyxQ+1AzNMZRO3QLVH0rtzsGsCYGNpEU/sxy
Sv45vEMRACnFNSxfii3TLUkXEdRD78H1jL0a0PNEf0X04l+LnKUuCiWIpO57kQP/pzPIVqqZFAjz
4PkvvHTAYbfWhtxBIhiq/bKt2w5S3r34i214/Oh+Cs3Pm0c+ADgPRzjjXU7UCPZZK669xXoJPvMz
4jliKH7RBd5uJ8TsICUmq/8XaD9FTMTYaIyOWVHGQ2Ys2r/lpgSVuRngt8i4a0uTpPoGIiaINFfi
ihh7dDyBhoQW7WNCqO8bTId9yBuoU15AxzaurQwXJvoMDg8i+/mQrCLV2lNm9yq9nzm1f6MYLLgT
CTT6+3ss/LkEzQkIHjpzCMMV81VXsLHOsdbcnGZkBLN7PuZqnt6YJ++M4/S2X+mbTVGqeNrQWF8p
xGJpI2GpJO7YKTyY3ahfZPbDpABB+rkcb41DNuremNaNZQpLEuBa64sJeY8Is0IYRj03ZKKNxEQm
gz3zLUMGzg0BuIWWcOGuD8FrNIj9RuMd+s4j4Ovtmr+mRe3chB41uVYJ/t/A2PtfeQoJuZkrrd0H
mIAWLjQlDYK9IBsPnqNnjwjmtKRU/x+mikr2OjA/WmGXE+TG/en6Ea0KBjcb9zVCEfvse6d+oql+
hbezia+nbvYihH23rsf9H5SZKdrUq068+Qv4j6z8SLd1iAlWoBaQx/gQxxy0Yt28HH1VevZQgsSF
TM4diCfPVwSertQYOdCQGT95ZKPa/WzOqR3kOqPXG/gkUWVxyOo/DK2Uv30vK9jXTt+qIqOjZo56
IJA33MUIKlcOYMisYMNR1VCg/7TZtJffgX1Or8Qg+jDzntWzLrNZiAxXib8i45hgtxXfB8VNqm8W
SRsvkEM09B8TTG3ADM1ZHljuaIwet7g2gewDOW84qRgVHK/moOEmPn3JZijkPFvE6JMfdlQPcE81
iTuqYoOMecVErV4YeON3nIFn5UuJru/uoJu4XMoJgED9+KLQWwBqU+dvKvhAs8Ch7rnnKGyBn+vm
ZSyo9aavKl/SxPNMHe/+YX4f+33IiSGDihIlBqRYv6abHeDTUplASaalFY5+aqbB5eCjCv0Taf1R
f38/nkr5SFQAGAJbPGwOufS2JK/oUBg+MFp7fATBqR03ghCTOZ4cHpHW4fqCNDktiYC44Eqz+fTB
CI8a2/FpeZHoobomt6ftNg9fGiN2QTHf6oY2iZQ90YqVhNf0T9+AqcKF5d1kSdnAkKG605sBN56U
Ptv3qOdAwXvZw/YeavbxMaKp4rwIX+gF+ly2rkORdYmhDTISOLm0IK9JgsR13adZ72RkUU2CdpXW
MoxcX190bXvl6cgVJuY6UpeNlwCIlrLqwyTDCoRxVy/YYiefZuqU8xaflQiM/8XVzt03aBZbEVO/
DEdwyC3fq4vb0xOriwNX9sCD32xu/vZA6n/aCV9RHkesADVvVW6yUipkGfrjNjHgMEMrX2UhEq+3
K/Z2/sCjdt47VVGdrsCrrifFPcNzkrRcHlSFGXSYnGQYfO9mLgvWUrU+x2GblTkyO0l8nO6o5jwX
/KNM6wPTZwBgy/Ytj83kCY31rFVSVHsgeiJMLYvG9urniW+bALZcdrb9f0STXr/qmAX6Fo3B29Ot
/pDZKMzvJ81OotAJ2lNQC7g24ctbBIg4Xr7Kgsbx9kdcJbInC2j7Rw6r5Il02ccswrM482tXtUjp
k6IKTkTjLIZSaPcREzP40jJJoctH43Amy0rG40O1YQeq4iH1//nOzLow+Swr17oNmLWpPMyTzyUC
Urq6mnC57U0bh0ADBLvda8YSzXpwJQxO7DsrIwHVkFFVXjwkG+qKYt2bEKYPw+hSpJ4mBEUBx+gu
lUr8VPItgOWMf3fSoBKQc5Ss0WOCcSdJwSue7Fvc0PLwZn5iuGG6gNFKRuu2WxN92jLCPAPLRfqz
hu4MpUtG9BV04NxNzKAWVYNnritO7S7cPc29V49oSTiaFa5ESD75yGFul4RSdhB5eKRdNMKQPR5z
OSy5Jv8NdBCcHmJ2nQCSIFe/0/3aZVZkChX7S+skTGQF0/3wVcrJQx3qWvIE3CvUu5bIHfd8GIio
H3CrGzfbr4dzP/h4+0j+nFhKH1xzEkME2QuBkOHjI5kOEcnFw+RtnpTfgcBL3n/4pCRYl/zB1YSC
tqayj4Pk5/hioZu5ZTj9kp+KgSY2fQ8on8ijIl+ld4Ymp5D69t5lfISR0uoWXIgzYazUGCo0gdHt
krfaRa1ByqARongO+G/qwTn8NMHcPc0frZz57bA5/4hxm67t4DmwboQVZAaC6bUx4sK5+59KXKgw
v1/BvJkWK//0enWj+axKEyKVZFokTLtmngJALvqiarI/NMZpXeBxLf/WhNuXidYMBc+dVWimooYM
nEfhiVH1Ueob56Galy2/R0EbTlG3ow3jXWYFNwnTCvm8ttlxDRSmig2TBy6GKSX7RibtT3EblUJ8
28So9Kdsg54eW6BiFRxSnXHV2Q4jShA0AoFi/85JxPQdE2lM3EyFwId6gUjj19yKQXPX98raCgpe
/ISEZU+pfkYFjEGPzXbWMnipOuJJ/XkjhShV220B2aMvUFEEWZ99BXvuDNUfEGeXrxgVnmXm+bGS
nPBTKttBtrc3/ToEFuRkiT1jlT5a9LJPMstYMECqeQeZFV2PkYGMrVzosGR+f6rw7bWhouZbAQzj
14muotnKHv1O9U3ACbQUaDZ6SrYOuXXWO5iGpnV4a9/EntRVjmDfA+qmrz4rYsXpLJ2rL+GYGSbo
EWB324uGxdPSrZvL3RlT8jGvDS8yngJeRIBlXLFrGd7pu+H5kK9idk/gpphqwtdH8mpKDcvL3tdH
3iKVSiORh4oilXNUDAOSNPomdcaMydRWjWafp/L03Hf9YOWqhSUmfwZRRs4mKNGXILGvlJG8u3Ve
+m7/lEj+UCsJ5ywxWWmZqODQqxT3dE7vTSabED8pkBACVDUtbVWUZamLdz6smnrLvMLKxLtKI0L/
cGwgK9hDyfacc2beZAJPOeffwSFfhe2WBDXavaQ/5p1AjP4UZ+0bJ2uqITOrs6+GBf42OHoJ/asY
QBoj1xIQZjICCVEFPA7qUn3VrU5eCWPjey+n0uAkKqwDbwJR3KCNYE2TZvpuPqx14rTixSRMAH5Z
rEQtEa/EfxtCSdqOgaDjiyFvUOOKOBwC5WOhvm3F3uB2kCrW13xzSVHLRbuoAtkhBsypf1vxkhjB
eWG7PMVpJrCNkVyh3UthbYBOQK3+M+di6kGdLAlK4jS4y8aJj8Si1h1lEcACSpXNs1629RDPNN5H
bTqfMiZELkzQJ3QDfR7jv6mHeicvpJMZgWachuFitb75RGIcqFtqLzDKZyKhfNtQNlOneH/YsnxK
Vj37iqagxUBvH69IbdZKn7Jbzl1exTj1KaB+VJTJSqeyw9Yb0NaO5WNyCOWGs47enNk260OUWkEP
phUN+CaK24uIW412W0s8OOuhaCD3jfibE+3PdMi6xgvfmskomQim0aj/enPdqnC2Fbnao9WxY1B7
pwWanFYm9M5HBVFU3yUsOiJo8XbVUP6gcuWJysB954CfN6wmMacdK3zJjRoPPW3E8BIRq0VhbA0C
PjaZ609C/aQDG2r6xYUIeDtoVpbZCzcYaNFYklxbsDGGq2gMbHjppE4tqNi2/XEeHRnOetn1x3TP
CnhWjZfdtUgGfnZU3ZVr50/kvYQoxmbEV+hlkHmNIYlY16ZWtAYeTKaCYV8+TQTYM9J/t1OdeyK5
kqkjHE/R6hh1LUWQOjR7aXSkH4tRrs+LAEKEaAO7Xy4Bo+2QN7PCaqSPGle9RNML2zIQqvWUNjEH
35t2fjodDKVEDjqn+uh1yXEMsLmPqHAeLB9gnAazWy5k5OJSz4m060iz8r6m0w/I+4Rye6mCCEkT
vlqWGpDu3T80djXttTCV6Fh4cDM1qgYb/gO01MD+kR4yzgZFw8p2HCPafrDe5+ycdIaNj6K0aqjB
aLlmm2lLZVV1opd7tRVpADkb9J4C+YpBH+SSqfr50fYPOzmUcmoHiRWTbEyGlbsAP0769mMNxFhP
7UDt5X3ZL5zLbPZH2xm8u5DuoBaV+ZnqmMKn5CV8vTRRcP2ooK10+5b5uTn/0aLiYZSrffzdJIT/
CtTRl14xgKa6dxtbQtEHNr/nuKPiTnP2ARbmkXgkmzggYUh5yG7HwaEX9qG7QWJTq3MWfEexxD92
oSShkzeNuyIsKb51C1/bVDP0vhYfGR4556zG6J0B2u9Sv1kI8lcjglSVe6HlINRL0BhLu3oWXlyD
8Gx8tDV6gNDlLUfp7rGUGdF6wVsbi9lgLrjaiVfgfORQ93rikFhxnthw9sSg3DN5X7H4JaDLCWQT
lvr62utRPfUoCULCTuNzchs6gt3Wt212HDaIiOA95oMrvhDiCPDoORP1TfFehwzTHfmnFRJsgs6p
v7oRcA2hQXgTaS7IlwvrHhyuC+l1+tebOUWbQMU3PfzV0AMa+EYC3DIMG0WF/jPRvFUDcL4qjjvH
zEWxz3yOjjM7GILO5IEN51ygrrCbnCNYVdTPFW6XhOAbQXeuZvlj/cF5PQrNwx2TunImG9fqVvNE
pu0KwC4DYsapJec1Nf13RhBcU5d016NkyBlQIsxdn2rZK7JnihGESz9+wbtICgTWQPOeE7NbLHuW
+JEjh00LX1EkGBoKMNDNUBEgtXpPWTVn9nzCViSJtWe/sT9IkW4U+HogBIe1B68AHTA6fTcZCrKD
YrUbgX6oG214gdYb/1G4WSu850C711r9JeV3iZ6DWrFtVuuOZmqyrQrYvc9+zTwzWxVQrFSqxMjB
y4Su5b/Ja03ZZrIcLyO8n059e+q+DJ+zUXsSgySKVbRkjllxhaI2BtMYz01c8dBfHl7BbjTtet3e
cbtpeLWdtW7UfAWSASmsycpqzVUk50GZ9UANj/ZdiJHd9Oa7+HG0Wspr4SEX6pHgSGlrJIkeMiq1
dDM8k0jwPV0P9AAkCkf7tEaNJYInBnuiHD9XaJJPM/IhaLsWwT/xbkxWa0AHXreoAGs/FxOJGWxH
TYiSxKjd8kVFKR8RFFpjTL+OdcqwpFf0QsfBkjHPPuAyu9I6t+byVLxdOTdmB/wwNjrPIpIlDVSm
PBJcfojtZ7aDFVFqYvDHJJ6Ya90eC78ElQd3vs/F/YfB8ypy5Ba6JK+buAu13m0FSAfVRz71AbaR
JvjmnTpbHEhr+gYTPzSH4GhYQDECyJJI8ogl7DLoFQCGAUlvoRzA9+9aFYwSBNs99D9gRhArMP3r
hzEbk+nie5bo24C25v3MIHLEGl1pNAgk/3HVhgxQMqb2qGuDd8DtgNCn7eimCLHJzixIhMS7+BOe
/zqczBrKK4kgTLRGyYZtDnrklyg0uvaxw7UPhJ1UNniDJgpAr7c3B0+dveiyixwCSH20avHH/0AC
SIPC78acuS7HPYUhiXi7IUfGqaRTl8c8mm5KxsKDE0sKMP36K7qf2+sSbBzmHgAGJLW68cpgqaJs
i8l2rwIUD7Z5NZYAlj4Yv2vQHRskqf1txPHRUBFW8K6DopfZasvAk0zyAvhOJlaPE7/e1WSUcYPt
3BXE3VGXFWPYIfVNACW+51oVYRu2bUOCEUopeNw5iB4Qmao26pnt8bM2b4LLjpjDA+shKPYxYG7W
II+rr2WRevEYFOD0b1XkaqAM/VlniTe4jj7xZ4WnYGaKO0nvfZT9jD9ZOXtJHBUTPvPjmteJ10ZL
56IILoDjXzE8PNHI3g7mnG+Aav5xmdNXFyZEx3nzOFFr9sRXJyaCa95vqouY07noLbPuCi4uoVRj
sgmCQ1XJcIgi+c694AmI/6Ez0fyQMwFViLSWPpgkZskvWHB6p+ik/xeT94GHGoW3uS51KRP761Dz
1JQ1q+urgpZhG2rsJ6iGfUd71YTFowhsG2mkqc0XXBBNgQwBg3OGpGHBkYgD8QNZrAcjFXxyGv0k
cSMb9nrnAlfsPG97OyJI19U4hfkOBfDxUZdjZBppF0c3yLsxL3SAGw0SLF3wyIaP9U181MDXOF0g
N+/zimUqb8aKftFdKjPMKM93I3N46n1G879KmXQbgWimL9QfpF+nGTeDOMFpy/FTNwsqwclMCMwe
P0abLGVjrLaVCt/2aRUjUcxCKYv2wLDe06V2o7Xauoi163W61yHOla56840tK6wofNCUOk0uDTsb
zeeeUUIjEMX9t7YpnklxyE6BPuANYid/YascyCNaJFiRSf+f1MPePsaoZ/Kfy5fQTJ5YYNUNQ449
mrSILgGN5CyBva7vMQo4TAWtJfn48hii61rQFax98AcqOomymITgRCYj/wzUnHxqhZQOCr7ZI2fc
UizDo8Uo5bMY2rLz6vLZ1VwbmEHmmbOeLVOWoA5nVFLINOz0nDg6f4JEfsz0EocQc/zLzOfMgpep
RKAxEJUERK0ISL1lDYbv5AE2I7YWkmap3KvfDCHqlKWEdGmDYClapzbBlEyNXB/MuOpfsFkuvxHp
tUE/aaF7rFoGae5On2Rs0V1ehkQZcDfBGFdvO40MlUfx5eAjeulx/SEzjBHei5RdgC2pyGG5gaCY
5HYGuTMr56Q3jcTTW6HMppUwLBEhW8mognhR6U2AMEpG4hZdpAwW0pNqD04aEeuP43bLdy54NX4c
jyZ2cMgHIRcD6FXsn2LltNBCTgkKScY1ZnOMj43ElrFUSGibs9Gq8blsBcH+GiZMqPD2PsizUg7a
HzCkyrro9S5f81CyVsfaUqBXM+GIe1Vog/Q7gSSZmkOaM9UqEcbl3Ft4h2Qn4ARWHIUzybv5Chhe
3kXOJ5t4MzRC94nlqRnbx/UU7M3tcfOhhKfy11REq+l4gg87RQqE0BsrGtHi+mZ3CxlUBp8CLiEP
wVvT5zk3jda9Tg+pbPM4h8do14bd/8Mqd8HRVOI7punhutoAAxbPxN4HZiiHN8ERZ/e65E5vnLcD
8cSKxeGFCwcAmUe4iweqBwJTZKHEiXv0LHwmQao13nJygsoiAucWwSnhVcHikpfZRBO4DtrO23rC
xO/Fs6I6MNtF4irfrKDA7NSxThVFINO/AqZjgDjE3fnEhWsWZC3Bu1kAqCduz6wEu6zjUa9oso7F
dvQm2m9P8b7nDEjE0/0W9fKu1Hyw6HP3C/SLjUvhsf6hxxzr+38VjDGzw6EampbvI1xmXNuoyGCg
R0tkeVRN5W/22wKwOl4HBnMgbgnc8AVijYQ4I6NqOdCiDFjPT6gtZY6XLLqJBjmik1qdrWJemFhm
vNquS72OoKhX4o0WOyPt0phSYQcfN2g/rldiQssZS0q+aNCYNbEtZoZ6x3vdyvszkqJhJImpQQIz
hOTSTXwe2peDO2J3+NTB3khxBC2jf8V1TYHZdIbCJc5ObkFNN1OkSuk6QML8RaFbMDM2KWaYAXi4
IZfy+0J0qm9KdOPGOkzklsc/XYDbAifd2KS+BCO8lcVmfCozhL9+lwwgH3ydszGAJViCEIwTNcED
bdmBCiT5OkeCv4pl5/fDnx63IQKp3+RpahWBNPC/X1jGP5nRwCe17v2n91CozRUfehnHgQ38fz0B
du9KwKof9X5S5vZhJJFr2x6/PTS70YA3wU2QVwZAj5XmpFxh2OhjSDixzx/U5TKUTAQzlRyc8CcS
1OiZPPwSPar+ajbiltwpZhsGALsH3Fwm3px1u1TEPoU5PBKaaanHMVhua7LCaXCkAYVd1s+c7iMb
BD69Rk+Ff7FEjq11rN0AYyj9NwFxcDgB3Br2KCeiAjqxMpbC/RM1L6TcHUpgiiyqOqWP3/6tITGe
X7ycVdRe1gBenq3x7TdFqGq1Yan44mxHUMt70jzBsydQlwH5lElZ4Xd1hW4ey+eJ2viR0d4xDvG0
gsX5O7deUF9t+nF+oZA2WphGUEPT7MvzJJQBUrpdobmKOUl0kuc1eoyA6aNp+Z0LK8YzZox7UCUT
ucvFq1VtDqD/uTt9pMO61Aa3zV9mZcYjkBqR2uWwSlo3Dill/hk0WCqhqqtpYzbf5oKKYyhNy8zP
0VCHNyQnf0S4QCPq41SSG76hm0chmi/S9HSoRqU3tNZ0IyPDpiak/e6U/vJNHh0pWB7XECxP5n49
EPl8fJM3cQDTYR+o0w7z97qsAELspboU2QfB1myzbrX55b75x+8taHvSxCyIbfHnPb2aZJJOjrrr
gJO1hDVtu/o4EoI/Nr9RA2/1/5e5jgtk4uh77jXmYwwjFx4C3qr8DlDmIHJRk5nPZN9n42JUbnfb
qB/3JyNaYcpbmOJzLFou7HwmeyD1/e4vjXIf8/E8GBQ9gyUzgyU857r6JB3raRAdbrtBtqcpKFmp
DFJ15YZOY3mcr4dANepfByHHeTKyGvhI60Yem+zTIf4Q7TK+GV9dzYoy2bAFJG/bOauiGFV/eClu
wFywQ6xuat8dy0YIiuMXv24/BsFsSUY55SIouW7sU8QJwwMdOMtL5D5lrtRyBixwUkdS8RM7gv3z
5yyYPU6cOFbKyyO6g01Lr7VfSJAM6MxjN3yqL2jIRnPP12D92WPrixgg2MTQf5GVa+bqO2sBj2jU
IW14ccVkeOJ9qKVvVkZU5d1gi9KvDGASwvoGidWF4bvAbILPwblGSV0y8QlRyN/6CKWXDngzYhWq
cO9whWMfQsRoRSuNUR5CC+onxuEHifu/ftP/OHRWeCmYPJ2rGbZC26082dYfmZLq9U4dMT1Bi3VV
lBv3uOy4irMw+L+Y/U8/RVHEuZBl+PpURGSC02H5SkfntnS25DFXI+tvAZEobdInoq64FKmHP2ke
F9pDxUJzcJDOakfD/JgyhIRXcwKRaXfDGN+xrxCo6SD6KhL/TVBPDUpP78nntR5QBh5OtRBqLIft
yt/SbJWrKaAI6CNJmVnS4qaRYiCGpZs/8dMbvWMGfQAnSdDzooecuGRgvkuziXxhYtt+347EtrzY
KOaOYZVgy+aknxjVJeMERQkDiVxKgJXN2/6Rhq1ryHAcvJY776zEsGEFM5cvwOTcf6H2Uw4JiyBy
VDQ0woVR8FYZWwnGfAaFB3oHrtvprp1WoJ/eYY9JpbL+8K4Zt91dcfhba6O4QwuymwouchkAek+9
MJR7DW4lwXSxgABDMg0c/swzvpSgQ13bPHLsbnDceoKhfUwanQ5xkksUpRuvkzZs7PS7ADxVWNmZ
qfDUIsXwCH0phePNfiTCktQzWYMNHRjlu9bmGXC86vxNjD1V0Px1sYKJQ/8e37vYjcFJUAnca8L3
/4kUgx5uFa58VhkXEK+lNUYChnPERjYWVjaXLuTk1bMQueX13s6Fm92ODylVPB2MkXftvPIZSb8p
tgvyJXKeNhh5eDwW7l86vAexYNJJ2EWOtN+I5SIHFBHBD5MKTBEzckiESZtKhRDyyFuQ5c20x1le
BSbqwKq27syZh0D7aAK4Dg1lwqfrfew6XMbqSv2qF4E3G67D9E+yvnksAA1B7Qciu5TexFQXZVPv
+JxXOD/P7Co2RvFZK3D7OMNeR+s2D6NNo1nh7FwRxRm63piDp/uR3cOYtn3z0vW6sSzQMOt8ie1z
xRpFSaD0oTLh6udbARpnDgqvF54/YSEls0BkSehmNW8vGw/UjiAeIUB1NvOhNl6q1qLN2c88DMk3
NEhOJr6WUXoLf2pRMF7iI4lZZndC0BpJmJNARBSxA8IbC6b5qTwh1g8yk2HuFfX6B+JfSk4iAlOQ
/bof2A0aCMSAgCon10u4bM5OfoRNNjTSW5iThQuB4fxv5lvcFi5BvLz5L6NDwZzOPkd0Z35Il/Gu
Pag1pIQAtOxcDqw1DfDfOZWzwBU2QYz2nyLBBZliGyf9XH2cvm/inB/q9q8NQiL8B2f/o7S6A/kr
x7OUsqlczCwkM29yqd6lqGs58t70oYqlvlETMRncpyQudntogWIbNbY1XaSgn4oXdJj8cizpuiPO
+QQzQf41Chh+Zz6S6dKcM0FrpFGwAtuvuHj5fS+9HZ2TRWb553zclotEGL5VlOEfCOS72NGItZXE
IXehzNXy+5lMOjwTne1NufvRkWZ/rDwxc4tIL6X9IZGvANSl4x5vpP+9hdvn1udZFDDwURaNinIG
Hs3Shc7OofGhLrCFEpPWOJ7lmbnXTUGkj9SmePq6WBiPFvKOzCUDBckRJLWJhU0s0pntvIFOXBW7
65erAeQykrBxgAo6bl6WbPN1+PmAlJDRuxvYs8K1+U8kO1Wr9Ngk/FV6N7X2NPgjlK4MAL49Bd01
67//OuflSRkDZRC9Ehh8NkjsRYJ7JQxU8MFlP9CrguYNysiMF3dkg6ptHur9JOPwZBh/7hMdxGE1
YbbfmX8OCXysDj64W3iyiSkafoRo+wCKe71pmTk+Tv7+O39xIw5byB214RM552xbf6gLec4MMiD+
SfBaHwnhACD4Q7nGxgqwkwn5JGE6mIs60n8w+BlEx2ujsJyvlYYHt1JjUZbTdIoFCWnAody1/1si
XzU2pqL+CQTjCWzQagq+akPFxhK0n8cY0B6vxxtpnAqA1NNES3une1Lem5j+JQVi55KvvF4/BDxA
3FNc1HqEMcRBAxn4WkQynhnozDoJyyhBIXYv67v6dJ+EbBbHCazhITdSIuFAlNiFfGrsU0c19fBo
4I2qjMlITckNGpPx8N2i8iEv3DYZcgb1TaJOQycE5kk/IPD2QtK9OlXgBU/7wkiMQQHvoD+FjuB0
O4cIc4tD1crZ4XubETeaGcj03kYWYP2BV6b3l4PophB5dQtTq9SoT43x+fKV7IMlqhu5q3FQJOq7
NRatbqRtPL07yeWewDI1ONXhMiUtRD1LQ+ODzauvplxHOoKujxZGEuoqw2NFUxrxdSet3QciRTsN
hnb9kiCZAeYjLiwtgU6n2/RNnnqkrsMQVeY5jA6+daLGYMwTfqSpu/qQ2Ops65tVuNJaoOQwVeqP
YI4Ed2PkU4/rL+/CimPG7g0mxlKRwIv7+FuYpcRqf1PClRrdt7CNTrsjOE+g9MP0MBjF9TvtD0pS
X1GNrIf3KTjEl0VXWqEit6pXZQ2fbCjI56aIslUxZzT9W1hsa8H8p29QvaxYq4HfhEae5crZiR2d
gvxIzGk5xhcHElLSZRHqZ2ZX182HD5tQKaTf9Uv1AqvN1y0UrIZopf50awjMwmEM+posDSQZ/1D3
zaksUjQLnD8m76EGEa1n8LloeeSRtgcsBqPT31ggQl/ljf/kg/j+MI1lS8q2JouPxg3RGtkyhF3G
Y5fNl6/uRAR9fdsHCT0Bogrthlg18/Kk5R4HPqfdQTaK58Zt87pO/gD6rE4OtGekPa0P0h0u8vy7
qCAyRGVSKMmj/wJw0ePXcwkF7MlCG9lb8UNTCh1Fx4XxuFX+cUQjdhYn3WPT70ACULOyavzovVks
wz8Q8UgXilsWA17ipyTBQSPO+h7DdNT4p0pz+fk4g4PstJlN9xhP/GCLh0T8KKMRpyxvDgYaDvW3
jZtkcvW730KROL09eJf8cjSsRNg3vlVuXl/G9JqWD560s/X2vFV3Avlnoedqvh3k06cT3ehDXl6N
Th38RFfoISUxDiAd816zs4of2cAdbRUY/vNhWyCsxIowYZ78LPmu9LfwZHVJ8MbbAbe0XlkVFw+a
YqpSDoYT68vMP49Ij7s/iCX9Uj7/KqkcFFeUJwGeDlheOBnWksgz1jQvqaOiWk4fUT7ShdckRkt2
ik8S1auSC7AqEI9wijwHY8kCtd/zp9QXqrc7HTPeJkEbZ2O3uh3XSUKUFgK4N+gXLiQNngeZy3yT
srzCiMvFf+xcN45HF7oHBTrNK15Nl0N91RTppw/NGLyBjENvP/Yet+h5tiyzoqhgUQ378hYOyFSD
8j1V4IB8sCdaczy0g16Z7/gwwTnrYneQKyG0VOOM5woTq3IOISfuEyhG6Jck19gqkPj/9ARfSP3R
5f/jWoJJHlJa7ORpxs8T9grBie/JI4cXMXltm5Wr3x00whBNPCkXjpW7dvsNTa40f0DCplSujy2k
SmIvOb/EIrPpWUIBihcT9+2mJGcpByGeeJouDRIBYAl0Yf4EMZW8yVYsNFZoos/14W3JLKZU8qz1
oo6vS7hIRHUM9Kw9xPkUYEti8vRMFnYRUVduRBNSTD+Rs11jYGw9XQ09TFAIs/xxccj+KhSwzEoy
bQ/UgMKYJarqf+jaSG8hMEFP/Lqo5tdGNDcU9NRXKl7vl0xKzKszn7eShEgAvWoYAXoV1Eh0Xo7Z
1jllIPDeODYN3OAc03PEEX06WdAczzXbtFNdcmeWhvfVhrBwOabehWUD58rpQoMhDZw3e51G03ik
3hvs59wGdrLTJ7+5T4iGN3bqCvi51QTRb87NbokhfG6kdS0Kw7mMDLzfwIUucXDwuxpQgdo7sGrh
N2in/TioOizC8dGc6ZYv3cS4niVsU8+V6SC09KNgVe/Nx+TeVGBCK1relYHoK+a0GSLPMgCSsBKK
9oqwTNgj4O9Z8l7RGsRDzs7ZnV9AcOoUZhkE7Lx261V/cLUSHsa2/Z8YcL246I/s48McmISW0Lk3
T2CispgiWywn4MvaZy8nY2hRD4j7RpZ+lrVeLGXcT/iQoZPWroDHxjhCvskhHfNzeLXKj3BQeQSy
etqDQo0MnsSyt+ci1msEqnQ+WPhAtEu6/fKYaspepsGNBqzaF8SEDNZdqm53Ex33QrgdvIUwcMMD
JbEWu/bpOfH04HHTPRpvFPh8sJ6mrhtJQBY3fTYuyhu0obVctyeDKauNavFXF+Kp8SNpOWgPN+Jy
9nfoUCjqrhE3cjPzI02Z3Bx8ULfxqu1aIgCME7LTYDj122zJq1XcuwMDevHuh+whdIvF0SNF46bQ
H413IkV0r7C0XxaGtUE0rD3tYgZUuF2CA0i7wQZiWfHi9DACs/srFrDgJRWYuTcGlfCiw6NSOOsq
2kGRrlKuzL2m2kfxywqPyxb8T/HOVGBCEv5KS6i4gkd7ggEkN1O2746e3OiRPYJjO5bZKrc+qaaE
B3BfdF+4NYE+dlXN+SmYD7Gwz0MW80/z0tIfJHvLE8qMECjt0YW534vPiZomRNjRp41kCGdj83QT
ZkqqHScyJpDsYWBLA9T8HeYKTSfZwiy/2XIzLxnuQmwWdLtnt6QpdinvpTuIhcaBuv+h3NS/CnpS
/eNsqR62VHxsg+A7VGclzPFuXVxKKED2etWNP5gZgG986UViNRbbWRG9IgDP90LJI7DORgK22e/1
YA+j9tCE75fF7TLGfx1nZlxy5vNGFAh39+3z7HMWBR8ZPzoJMHPhBEhw1FUnqLcLdx3i+76Iv0/K
pd0qQapcMexJxn+pyz3/GaQszVvO4hNufrslEutinqtEaaCmkAqIoJvvqZzvCyM1nJw7oJaFRWEW
R5sSJjPBVTIDw+CBUTONMkVrIEC1T4Ie0gD9vvtNn5DPLJl6UMEJA+p6gJqIjHD83Yg6cWZKoRxL
xCutlmuOp08fVX5/VF1I7MKAspgYfqV51Iv/z7Q3ENm1HX4BJZHVd3nprKvO2+P1SP+SGbe/7f+e
LIR3HZY0SK+t778+lnIYCeF8eZJq95Guq9M3PwKhZ/0OOwlMuHsuPRUjL7bfVq9VdnQvVmcew5GM
JyZ8kq73l3N1tyZumw9ggXY5gbGDObu7YEANCNjqluyflLHjGcqi2wFCetrwG8brTPnFcpwFyyLQ
5uZR0NVQJKEDePXxTq0EJhkMIb3DbNL79RPeUDtogbQ3p+nlwVyX3ilG8fV51LsyT4/E+BvD6vdG
3ZjWnEE6Nk0FrcHLm4+cxPGBHICpXBbI+NOPkVPOHHOVUBDhYRiSC43SfWmIhrJS2FQQkrkAv2Yx
jl6n8wkfPFjtemU8RcN8uJB8HSqcA2VH9y+5VymjQLQJU0SRhqoHczPizL8eYZm4VYzJlaw6L7uO
eZymLHTMGUStRb3C2g48QwkTR5126oeaD+if47vxpmGYFqtLfvpqGTx/d17oY6ObpsggzaNag5eM
vJ9FmPUcDmyomybzp/seDoki+PDfcBDFcpsuN/USAJT4OM1IBA204fWYC6vrUtqyTCn1rq/VY0iu
PHlbrncHvfZK/NJoyhLeFIEDZBJuexOB8EQJa1t4fPwcOChcx/LAQdmgodiWEqNccvy/4NLe2VCJ
yERhj5xhqqHVjUi42jamt/FaZLkyVC1FVHYnaM+A3ibyxOqOZXTjeSk94X1NI3Ut1sC4tjbQW8Tm
ltJ0HJMc3NyYPnxIT6qp/De8WP2cDARWy3IGL6KXkgNKnQPGxijwnyouBXxqC9nJlBAup09ybkFx
YyIvK4RPkDuKyNZDrQXschswTcWcCAGLx4+KfLrsanKenEYIH/qpNQWKWJacYEjdNdkk0nF39Cb+
XXr5lvc3gAlG19z3FeKFCCbKA8OoU1gKzWiQkaHBH+IxdQIy7oK2vabS+p7AvBSKPCYetLkMgXAo
wAUoVfUhOwsi1j/HHwyuB/yc0qVEsykL/0LDwJQHoBxczaYqlskuWqRADdDtDBjhJJj+4nhcO3Uz
bPcfoKvsTGvWClYxRMUbfOX0mYNY4JWaCU76K22mQn2akAxuM2o/OZNOsXRpPDDtKTqNTYXzHuAk
bzS0wTg03n5qJPH9KdruABNSMbkJEDj3KdsCoD49Dvp1H3gFgb+EcYxLQX8ifKqFC6XM6u57+vUj
R8tJPIC3W/hHPSYJ+Vh1MTZ6Qx8hvfIcirkzpsq2lbs1wvjTZY8E4EwfHGAkCHHddHVt3HwAO4N3
bIJAwCUeQjyLpxpkoVq7da6T4yQYERvZed0/3vOISLiqiDSs8Bnz1CmeNalOCom797rNMMSlq5o0
IfPNYkr/OfXGrm1qzuE7WpHlEIO8B475dnLMBmrsO/yd0FsQRH1pKwgWcHAbX+HeEP1tThQ4nEzx
F4tJVLPb5WNjlmUpv+At7whapLiTadkPKgsDgTorrQ42WSDciRilwsBb+JsAststm5PoiGl3uqbT
NgyzIr3nZSrFrpBC7XupikB2/0OBjFcH9qIuG2crq5+A+67mTR+NfIsHuijhIO7bJySwV8sfIqtA
WPsHOtNLrxFrT+TjL9BPaYr5qVmAEE/YFb7gQLPzWoXF71onoyMycV1eOLpWlVh2Tcrf4FvHbYB6
xX+wL5J3Hizr+oc7fQlbUGmAlf58ZsllvEFLUqUL2mHoKUX2xyCaKk7hkPrOogJc60qMaRFE0CwA
HCPEmz5jVJ2rThphIteFIeW9Ds/j34AxaDVBsWoBBRJeJPcluzF1JMjhCA0/IsRHZE3/g1f6TNqR
IZ1ne8uBw2r2O8V2H9ghDhh4P83YFbno6fbfjHXAjU9Z9Z1naM4xlx1IJs54MXzpssynF9GArA8m
CWg4Q//haGTZJrff9NT+JWd6RaXS2vOewCenjaX7gQQ0sqQ86wsZ7YnVVsHAA/NI98c1ROzD8ayA
6hLLrX0Tauy/XCcZaxAALLHVuI8F+fhuhKbBATmr2oVr5+0KRJ9q5YdOnoY2T/sDfoVzztZOVPZW
3WJevtuTguK7gY7nLkAn0h7RJ7rWqqBu75uXNL9/Snb/pftPq6BorwafXABqjtQyaNnbUjYfuy0L
asnQcO1AGd4oZsxN1KAA5rL7iu1YfYqYMgqU9D/a3+B+ORqQ14fw2e02FPJ8M08OoG2f/1Z8pl0R
hgr1pZvGZShYCBcNoCrWH7MZRgCTH6dhsfzm1f2ExhRger8+tSxLX3U1EVPm6mwmpQr7ZlIz5HSf
+rSc0Mhb26+pfv/ngVMWyjZ/Ne5jQvLQ+3Bdn1ib8QE7OJrSzf6QHsKHH8HetpXTS7mL7Tj/cpm8
h+4NTevEgnQlkz8tQnlod5YnUuYIXOBC3y0941a3GjrE80ucKpjSjZwwxhaxx2p8d0gGMz+6CCcL
VUJsDXSfKpjIh2CO1VhwY0tUyES/fO4jBVNzj8uFSQ8TtrBpgDJO22DZMUM12/19j6lW5uDq+X7A
ILM9rIZYCVwlAe5+aZLx3HuLENwHW38R5318sJ1ibfUDAX3PhjanZj4oTJP5BC5/yyurtXR/r0wu
tQLx93NWtkjujDhKQzkWiAva85QEr1Wi5SK5fmnFd7ZgMUPIx+ywtKgufJ34KQi0haoqIcZE1yyu
/jC36qyMu1zRQDORJ8YIe2/rpOUI5ehg34vVsLLUvhNqnQzv+vOeIw6Z2OIVkrb1Ax5G3lriI5AR
B4vHqoWzKVaA2p2BL+QsMVPbyp6yTLmtr6He6ok4bLpCtBmIGtz60Ganfl1hJnIyk7VCJ+5mWAPM
rwh2dHdM6ID0AaU6xwjgUKFZnffBpgWRUmqRe8RO9BnU6wkko6xdZGGTiNRQhtu758mvaLWAbJv8
8koiHI+CDb3IwG/2TkBiKTaHhTxld8JFHS59G8VwoHl+sHmeyYlypzBo6SVIA0UIheCaAnNILYtr
2U/3Td3PU3B12/T2aRcEMc+iWGtSGGs3cEP6YOPnUMytxQ0NKQf9aGro4j+hgcCQpXwea/C7/TU6
nhdm9nHfQg9L2O3BoZF2ZAz1maJIdiXxEXxoNn+4g5+KFzt93XfAR4jdno9h7Ln4FzKbwlv2YlJw
rDVjyVln/MES1s2R/s9dgP1uoe2ndXygrH3r3SoeMrD939qXM0k906+2Ovw//bFrUHs3fuCU2Jos
2pe9WUIAkZTbhnsWIGAjhxoEW3xQfK0ZBUbTJD4SN8C0QqvQhLE3EtR0BZbTwiHhLe9ydC5ZOogc
Ze3oKXmM6Tot9Zk6EsgUQSTxK7V/W9kOKoW9Iu/uWfxxtf9bJwq1FWe2Sqso5NnjXMm8qdCVwf1P
xceJG8ByrU/RwwFptYNLE99MUleKU8zr5D1KhlV+rUAlVzkjEfkckpXdjZm/0CpvN43NHPqLeV1x
pZEqdxR1wum7NfRre9JMoi0SQIatJqvbBkt0ab4Lm8pMoNwQMMcrvP4Urqk5fV3Dlo2qdk0xlPJv
gR+CB8qFQ5H2jPTeHiQ8aYo8lAi/sEP0nlZHR01hhdm+jWUEngd4S2dSj/7BlLnCBqNrJWe1Tm5j
Lah/xFQCqAghn5Nq/rtOxHc10gRg7gp8+TOpiIhUet28MnGO+hV1RviL16HBzwLirqwH7XHmbFKf
snwwmO1Af3RhbtqCkedy3Kx1Z9EKvV2iqe76dXe6+eOCeHCauJj7TfgLv9CfOjUo1iwMYrjaViWA
V2MPEVE7lLvDrXOufVgbb6hDq6U7FDHw9PCeJnHy6LnWsiL2ySdce1u6dgdMmtgkrjmwXlFRGqwQ
a3+MJvGSWJn3EJBNtGqqfxG9LPERCY/yaoSrAQI3KutA74/Vw3hneVXiUy6OFXwVe1Rn7i20PYOZ
uKkAFX+TW52dOqNLZIb4QypOV58mMkmFY1lpWBNub33DD3l6mM/fBnlsuGOZCsvhAwXHlnOiu89e
C7z2fKt5uvQ4SvSWlMh3twFLb4Lk9i+R+v3L95ZfiH3Yh65xSS15xc/vGSETfQy37cvd4uJ1pZFn
ZG6QUzEqKtntzoBaUPTmgqvHo5aaiJXtX/V/P9yD4zny3FYxM0iSUJGE3rthYyRC64sR4OdmHDcY
+keYP9zbWz0hdJE6DuOi9Ag/ncESPveE6o9PcHjwHR0rv/nBJkpmCvl0joyXX9sMak25p94QWQQQ
Dp+I7FNMvDE+93of6dhESiqqK4uN79eXlV6l6Y6u9GzdTi3mOA0bxQ2pnGIk/GRFv1x084ifBnJH
griXLdkXbCQsriP4zHASNWUL+NCEh2KcKHHcNqN85akTis6syQIlbg1xjfaoia0fBJQD7HJ9w4+D
2KbLHHWA3OfqVq9Lpt1UCnxj+pIuGAtT5UCPTHHQaCYOeMBpVnHPxaDBqRYYvtSuD3fXTepgygQU
tVHWaJE7p7EoOPZkQK4mHXZHweEATtTPxN9H3ALRCO7kdAJaY0fXu5jRzSZuKFJG83jhk3DvTO85
2qhh/Ru6vJWYgazJmXGl2LOkRgra9wWihDffM9HJI7PFFHs7omMc3uIYpO5GACxdXTohp2m/tjUr
tdS/s4ZGTUaikgfoJ9Acdl+77E3m8bhsoww8GiZ2rYERsbaN+TPvrEHDI8GLQVFbAIMV6EsSTWeV
3ZgO5aRt93zOlZIqHr2fjePgxacTzRA7/XMLihOVw6y99A/6IaO7uENkm3n8wKrLysPorWSnOQjg
pwgl5XtIK0egs0WxARq2inX+Cx2ha9wdC6ksczmWDQGlDIyi3OdaUKJ1NtnUHW1t0vvy5BkRglQF
w0ukWgm69nOZS3/dwefE08ypB+0TXrysZiqzZbhojJS1cmjpUwQNT0Ow1ATB8lGYXKiK0bG791EY
wPir9loEx67+F8470g2si/i1oNXxEv1yfbJjYWOYkuwDIidVlFad8qJQM6lKNnpjEjZwaYyFn285
rtAsbsNuJnWMbaYJNt5Ot9ihQWNmjp2HOxRJ1jIBvWG8aKy1J7oa1n1wzT74Sb990lx55uJZncYy
UelS2r+B+MUx9qK29x/1QgV737H1HMj4+UbA4LjS43cICKaasXOBdgSpoW6suTAKO/tSIDIea/mw
yTCbUyf+tbbU6WoAxqrwWOW6/UZJsh1HhuQP2sYr8cqEhI3DgD1xaTdFxw0pdM0HL5hu+V/vNgzW
IHc2u3xOc4hZEsE9s04qDNCP6dB8GZxWILXo1fNUwmNcLGhfKQ7A+8gRXW7CpS4uS7hBkF+8j/O2
EFoAcI+eTGxzCO9WL/k8qWeT9LP2G6WRY1KBmmZRhf+OFP/XWvCNbHuiacZ8VkSaralb3aAV/pIg
ukDrBgptnElqlgzFST8cPlvmgYP7lPDa2KHAVyzdtzgaXRSMIE/brs8149/ip4FknrOsBQ/JOYLU
xHlCJ6JDxBkTn736+wYwRM4WbfCRyynw5N6ou8Y282EmzxSjTENWJ5Bgt7EA1uAnyVj5bKPOMT7t
vhbgo/d8KajObylTisXW3lXgP8CXwhB2SHDL9dsI1zFaOYpr1lVZg0sZ6qrm9QnTjGNyZQoJx7jP
WA1zyA7lz7pvQ4CdIdDwr+U9mxmO7ZHJOFrAkWMQm9N1CzVW9hMof7MN2SQo35yg9+m69XZGoArY
WA9+PmzD0Xzu8TtNFRyw6Uwc5IxQHPSRGUXOQgHjSUKWQR1PGiTu9gplGyP06p7JmvBH+o6PYtCT
ppW+XUa/P/k8A46OgOoSNMtHjSNVCGXLxqZ8CJmcCeI5HXsTuKK5Ak60oISg/r6toEZR8++o7kbq
5SQQj7fvTsGXtz/bIhANycTXWAmdsiQPDDkKBL+xSF6O8KHTRItiFIVNA4c4vYtBFruWcQIrHigI
h0kn8IxQ0YqkMTwWxCWVaVrAnMZPNVS4iMHpalYCwCQlUPLushMsu6mYLmp4ab17o++TKQ1A9Lc/
m7rUc10WOKTePGLD4cEEbXF+3yhTpY01DqVbExB9QHp2fXYFMDHkX99yHzTgmNidH3lJFcp+eh6l
vFDrF78lszPziqhhh7/FXXxzmfpVD43xpf/KzSANUiMzQ7A/NJqoy24hff8u7ni7jAIBW16PBsxb
UGGehiVM3/YgFqVVTp2nuNIW6W56IMYlMLQpL0JQSZb/xc6sUU2JMIdkWrqXMc3pcckIRHl1Df4f
FpLBUj9AZz+RNP28/K2r18ahO7oBVyJNNLU9Iuqc5JdZARi/zjsR1Pm5nalhtNqQezGt6/lR+LSM
ouuwslUgUZyMBmP/U9C4I2OStQdlK8IHswbliXoR0Reme9rFXgYGoy+kC9dlcrUf72fh6T9MLgcZ
I23vhj/61GAgpcj7AUJ4npUzUVpGfrGmTU0FPrly5HwtggLhp7qvgSlWCkW7Gn1guKfxvWkvEDhs
lcEMPeQSk5qHy+wuFLsw5tJUbiIvcnYl3JOVADt1u/98BJr1DGX9ztmLQF+1n/lyh821oGU5VMcL
h2OmxNAFMHUXVgPwnFad4HRTgBjaRA231kXSCNIcvo9jdUoRsseIfjFjvMx7oFgZujkh3eYR8DHo
dG/G/OXxdMBfM48CpGNSuHfFHdfGNhLYsc7bRVKJPOCUe/rAnPK7MTspS23IZa1zDUzFtWvQPVPP
60S34rmkpr6QLBm+nxK5RI3CiAsbvsLsu5VIFLDLys60X0ao24gaAvm7bltDS4FtCLQVdTyjXNxP
luL6JQA7No4j5rKy0l4p63MxirZx3ZqEqVhdoaE6+h00Z5hmx7YyEWIHNeAC+jZmk8pY79TUytQX
fS6sjzbOTwjUeJTXi9D1W4kxMULiunlCbGF9KLzoEiLLl8/iOZYfthmrwlsLks5meVdhsBycRAmZ
QMAtH4aSg2fWLKnz61vHIN4WJLX4jPBeiSZvaNSY3tb6aLO2al7u5uGkzvkbypr+8Lx9oFlva+qi
0prAsr1jJLjvk3tixRXKelD+pFd8fcB4BsioSkcG32fj8DRNYRLm3qdstheYg6r9FR9+g+U2Nxu1
FAWGvOURyiRZC0NxHvDaaB1HO4ha6b/s2sqlwRSa1YmQJX3m3cGJxD9buLIusiz2SLz7EvnjOhSn
yz5w8YiXnvsdbvHBAxiTtHy9igPgsR8AzItwdbNjl21l7vOvlRqnbLpsSqGwqCN/DVlXp+nfKa+l
1sDO00a1/b+lSpiUqt+RhvsHEUy0dzHrCYN5wIXFjGvQe06DX03AEa8vp/POnc0FwvGw4YQ7zwua
2+RtCZJop5PfioxatmoKErIL2tutdIWdV4reETwEhUFftIazVSSU+6eutIPnQc+N2PDCSBhpIonS
Xy46LyRnwMGNKw9Ba4QV4GsXlVqrQn0yK9+Fxp3wfYwSe0IM01A3W6tDs2flxchHwr1a97KZoN9w
nMvXvgLeJtdC3EPYA4mkvBRMK+3xyjhs+33uR67d1cn2B4ecUvQ+1oy0x/+P9Al+6yfHBzGap5uV
w+8ckj36fceyFDwHGsl/eDHPWDoAkawX003r9cY+Z8Ec8BYWI0z4XiWnEQnu/isTWgRsM9IzIHHC
DDjMQImgTZAdcJ71EHwf3Y9m9huO7OWwqiP6Z0KPLz38H0N+DvGiVXkHQWSA+E+MjUDnMbFTGwFW
vRqzbwLjp78YibOAAAu2ffSOXoGqWmbbUGwl9JZOAR3RSa2u4DgcwaOST/q2GqZ+UIdwEIuA+nwk
1KwRNynWHhBmd+Fv5xtkeAo+2/zS66OH1T9apW6mIhGO0rQI1SVkVwg2IYP1g/kBS7FWnxp4way7
jNLLN7KveeVQitWJYpJSbJI3LDSmwtxAEV7Rw1tR+Am98b/hYcy3VDddpyFxvvMOc3iwAGBXSbAN
D/09LcsuKJ5jJLVhS7zN7AnBT/Ird6m0fVTRMJWVGDVOl3hIp2UgmYSwu4YNye7o4u/t7hIaWzuB
cOBk/en+EGmiCQ0SZPhDeZvQHCRKrKcll8r6aN690i9HjVDo+sWfFLoGSDQpsahBFUiEndTE1gT0
fuSLgtMdTYHNaGpeKWTwRc8Gb+hWiwFvUSs2Ysuzt1ORDFW2Pq6P/RASIVC8H/EwoP+3mEligWuA
SxOdmW2fJIbu+dHqPWdjflFkpcArc2Nse4kH0xAqsj+b2Z2WRxMSVU3aucatUHC1uju/mrDtgfyG
aCxwqoQPEu88TF79N8BPZXp4XC8ai9voVHWH7BGHqcLVNrvgTDbQxKU7kHgs/e/OfD0Z1Ni/oE3+
4eDfl21xgFJIyKV7e+OHfQXp9E0r7nKyMCAKxgTtUX55QtG181Vg0n4femOE1FflE7vma8Oik6Ng
e3buwxQ+4JAPN1M6kSzKh8hbMev8DT2FJ24p88SsGknt8EzB48USlMluWXekRRerAt3mCpEzWZ9M
A4qOLq4/mVnyIAuVQ6ejt6uVouaDj2cQ4PGCzShtu3BX/votl3m3SY/JZ2dBlc2s9/M/xQSeCaru
r1z/Ql2W0vdTdHHkmRjcC2KPtdDk4TcpEDezZlpIrRp7y9ySc9dzXDQg1gt3w+RoY3JnEpSA20t8
RFfPgCikHKWMNS4PAfpEliiLCE4Qr5BkPANZFYuBO79ls3mSUQTGSIfKhH47Xm2Ztpz+dVPS9YxA
5LfIJFZrABm6kaAXK0J4DFpp6M4k+jRPckPkX6JINfT1bHpj9bLDHEMlf0iLBPVsVDTu06ig2myU
Y0uEbW9gr/rS9kIGh9AHw3OZzMV1MK05GqvwkuKULE18PKtUV6uGyW9r9VJXram/OkFu93oh6cPG
Y9dU9zUe+mmgh20QmbeAt3Ain9Rhl9P9zQiYgBX8f76Z8IECrwIjhkNkOWgL858mlXHSO6zSDccR
Xfqq/a5Fp8sr4h53sRJ/ZHkjAqfn//lRvJkGwDQh0t5W1eSz3HAGvzwqOiJ4ROxUfgg50xJliTB7
nKPM/ImDfgX0T/StRZUJ4KsqytXR9japUp0gwegQ/7hGtU6sAtjCnYx4q+Ph7bRvgABtb6F+5DRE
gYg9PYXrZZJcbJ1nCjZhWq0NSeJ7sfkmlSOQJ2EFGnSF6lZ8jXcBrNMtnBMawfD1vcfGpNhd8ilN
GxmpFtV//xS1yoldxfdali1XLPIEsMTT1cnvmnD+JLRkd6iCyaPgpX3cNXLgFsYpW588XmD5UcR9
D+A0K/IircAFeqTnOkzkAKOzmEb0ZUZbaZIX9OUgsJzBM3Jbs4Yaj2k4oO0/G2A6teZZ+WspkwIT
dwo+MuMfZKXLKWiZV5KqBhmku3X4pnb8I0FBlxDbpS38Zr1V9UfGfWHu15nYPEkgUtr/Iq2DzlZF
3nvU+Ty1m4KRLZKrBvvkhwxVZfabQ5axuqea6BiLYsCpju+mWWNE7z9/o922L0VPSs39N7qG9ryA
Y4OU5WNLrYJx6VXSGFjybTt7Rp1wXpbS/MaTNs0EiR6Iz80hEe1K77HYUm4VNjw7HemxLnZjQ+GP
g/BlPoW9QsU68dw1YauO0vshUp+Wfr9rNEN+2hCmUs9yi+W6uM+ALX5hN2LBm+oJUeKB6wtleSCf
SginKeuekmjL4nWp3CGlPS/9MC3XlOsEOU2yVIX9UHeElNIRFYwjmq1wkEWowb9tcsRQJEbdaxGF
yKE6D2cwu7z52tIlBBcAgPtmVvGr0OIiK7GRGFkU9hIKDHcXwtejzw6Rtc+m1qgqqPvWKPWCEON7
myEWUEvXvyJOquXnVg5lI13ZiFDs4Vfc5F+ztoc3q0T/GO1LyVOMm7xHqgOxTeO/163mtaSJgdrb
v+yMg1Y2iDTqtmvE/JDqMSI2Sw2B673er9VPFT4TKzMOa7KF3YkivdVc7XaU+WylWl7iaU1mgFC0
tvlJ3OTy3JTtWQaapPLPyt+Uf/VmsHttN7QBgoF5otAfPfm5cqBSGgSdiDAMxYae29qlJffty8g6
FWe75fD6ljHZBcMQ1lf4WKmKuZxL7mWXyrG8inS6VRN9VN2iF/B+k9hN6q5EGcJt3yD/oc4B+rwG
b3ooxRlJkk7RwwMKX+D0D0glHRy0i0dBWQs3jUuZ/Sq4PyCUaE+H2efFDyhF+tBVVKcoJVFYLw8i
BGdNLgNNdPeeyZ/2UH8xyZwSkXR7ZZa47vafo0K+ktnZkr1YY8nVc9kJUzz5bi3waV+S3m6FpKKC
18l5iKuitNS9XO2+ZVDtNUoGDr1AB0kOaZ1H2KLz3ZJAWG7xf0csOZJXL/xOKXV/4UJqcFXcGMxh
k67kvY+cCeI78/CB0X6gVV/WzW5Dy81Jj7UHAi85TfnlTzFn3vAA13N5SJDT67JYgYsjnToapxgw
15Ur3uENFqEjLVm3QDznxc45/wwylPBMp7cUGIbF0XD/Bp0RzxRLmczo1rklthoD8fQ+aCWNd3Yw
cr8foXZXiiwXAxbUfJslN4JG33oFjcKFuSB6f0HBMNOGweuEkbQrCBxLFgAPyRN0AxzsP6LzItar
uGr1zhBRWPD9A/D6qiO681aHaR5eoEm6ZnpoQ+o2cZa69b0Xv0/So9MJ1rnTCYJDn/CM2Z4qokqs
5KjgUmAc7nQMakfvz3mpA7+q4kS2ELmhYsaGVAn7RyzYgVuFJ6i412llBYKTLQsxOMmCrwPCvn5/
iwY1Cgt7MPnpaYh0ppzFGJAtgiq3vcR8HE7by4dsQsXEgRsbUKG48fQ9zPBR2ascTihaWQoiDRkd
r1DGxy86SH1Ea09Rd0r81iRS3vK/MRBnk9M98Y/WYfJwIv0WJHSi98Z9bmfmPaHpf0TBLbG64KW9
H1XO3sYI+bhnJO9baQa1qZ/mQbnY3S7oll90K0ezuxrgs/0UIU9yG1IHRCphrg/XIGUvSvFyFo29
MDFWYCoj/pEoU3fU+1m57eD5hM855YwMo/jXPB2s1QMaYG90kwcdgSQRBQJQthbFveXOBg7yMmLx
V3BD1tQbhSl+NC2Rcck0nUc3viqrikIafumtaGrlD+yOR66t8R5cEHZvnRT077aRVa1Fje+bBsv0
MijzYz+WN7BJlGieqJAyg3Bgdpj4IOj1flIVz7KEe2aZk7zAlOX8H0xb1m92FNWH+Z/M2E0xkgR3
h2Wyf6YCLyjf+E+1rgt3NeCORmxmwfPQRSHRSJUcazZYKtklilLlA2NMaxZpkvRXKGGF49Jqyuzz
QfWL5ec63+UviDQ68v57xze8OSfm+qONEYRcDnU0BGs9PTfMaXzYBqtmfrmbns7oxl9pNhI5w70z
jyFjorAelWy5T+JDsLKH7Ind9pHtDiOOnD9+gcS8Wan8KDBc/SnLQqzy3sQ7xXTiSU80n3GU+aFS
8hYaZwpQpq53uQwmYlAT70Q29g9q5jH/IT4cjdtDfAJPK1ZQ6s1LV9r9RGdSWmJr2FanMmeVKwNM
qT+tFyX9xDnsZbDV5MruhoOM2FSEJ9ynWW+BMEQJgwdAjOrjxDIQM8tqO/SkQNy0QISLpakjzGF2
3W5DBq10kUPXFiGoaQLp/fLu72LNWe9ANvaFcelONf/HuIFwYyRhiarZNe/o+TuKPG3WVp7rSIHI
KhHvht1McNy2eck/RTdikZqbKQR1FWlVqDBRIMVz3Ui/qMT7qJeD6WQA1qJ4SONC1e6Ls6OfuR9Y
Hx06k2gQFjnwhpaHgtpePvatkndqC0z6/4p+cKz6JXX+r7+a7cLmJbORW86m5san6zOCu+yulOVJ
m9WrNZK6/vtDfk1Kx24MVT/WJgF6BxIuhUbb/z0GLAHRCHlUKTUoOk3PstKap2MI5A46X9yVAVVT
rbMqUOHr83V1dyJFGPOviKCEPZ6AtEylptl/fMiexE0VSBw3DFHy2e6THxaLYOLEYoqeTBquImTA
ID5XZSw+kF/LCFpwMaZ3DmjvJJ2RC0SAkmSrBAqcY892/maXBj7d0vTgcVGIslxXjfzSoGSkSVbZ
imz683ODdggvj1ApQcoYIywiYo+GgXFUFNC6rKstYsGE3IKDoHHhfV7uVqa4gcAuDpxe7jOqpFib
Jzb/BBiHG6AH09o5YlmH1/KhvvgaX7zJ7NJbSNru5QsRf49MaVhtkJC1/ZSoYzoDPSv7t9I9rJEu
DIivcocpCWy88+PqeVnerhQs5PUa4LSmHpHJy5TJPBc9BfJMiR71RVk5NcA3+Hs2Ohs9gLeBfaJg
ziY5Tx03oh9afqq2+KOwdwuxYH2ZtnuWzAu/A3XQXUHrr+3x5HyFX1A8ewFqPuLMTF36a5bUifPL
V6ivpaBG9We19ln8kGruLPZHdIRUY8VrxNvoze/dpi0DZl3PmQT5VEH4EHuyFZZ6jUpwWe0qW2fd
aBAtt/xcifFKls6Ec9sqeRc21dLM/wZXImKAe1mZbfvIMl5/bUxRGhZOzbaKA4A6IEGzhjs2AB3t
wBLOaAq753V+Zxm9gwKrFN0T3BcfBYII4SpPvHfzaYNPaZ1J5JqB3TLsvF3FLBdoW8OAdmv8UTN/
xBT8l5Dl7DI/+8Yx3wQ87pqTbR+bjy9gwrMnpyeDE5zvu/x/r3Pqw/GcbHbYQcz8u+fS5Saqz571
XGAy3AM8a7RgyfRGN6dkCs5CrCRWwVEwunFuemJExGrlszGxvdrAqJCZpQVcgjyDkO0URzQZmy3v
UVOTerYo4G5lqmvGb1cVIervCmRnudAGIbGR7InCOMFMs7ODcYxnPygvla//8wN1Mfn3B2WOL6eo
lYMZ9jVZb8zSF7jUKs03NJri1huB2I+TxK1PDmhA3d+kW/gO1EeE4iDeVJqpq5iHuL9g4z9zm+4C
T2KoXjbJGHwClPXvd+yBvm51U0hn+mGQTTkzh4l+0u/jiuFI2b1XNOX2wsynbfG9KYiME7Bc8xgI
/6pgMEUrwHJAKTKxFisjN4/+FaffIoECfVwjSzcgwIy7nDNCT18vsbJcv7929ATENTchPm2/xJvY
gR8lytkU4s5fPqARCYSc2UkjD0S780RaSwJJ2nNVxJDGo0uomFszDOvDP1PbOoHjx/y+Caxrr9+7
pGjxUBLSpy7Ig++I7zRCWKHZEhf3J5uwnf3lzJ0G46GaXMdenMtshLWDW3oBg48TXaMe7rvhSmk4
RYa+8BjHb00sv6eae3Z3CgmMr0AvVFSgD2v/ly/9qNQQk6eGATdrOI7GBckTmv7/rmeKwSWtzNQf
ar1HmfY1hMCCUc7NdJx87WOllg5aKHFYD8rHU9vXx0Kou19QqIHKx5/2r4RI9Xepchz5LQuUDhwe
91xpUPW7gkHPMBFUGK5jVhfGhokqXq/tgpq98QZFRDTKBWdfZFYh6xvzJRIXwcc3xHHFkBejY6BL
mI29w/ucbgT3p0ayX3E0OkcSqAW0Anb2wlnp+FlGm5Fsj9su4E0pWAOPwaFVrUJOEPGTg0fj/MN3
k1sezfPSO42rnMi+DpxrZkQEnAGwmmLNCe7uSiaLBzgquNlKhnCgEYMfk6yYJAqXtgPuml0rOVW0
ufXJ9nnt55MhP83IkimUcSAWtapxH1tdg0ZduQ9rYd3KT240ZKs9gVoROsLXdQvie0qfP2nOzMcV
3DCwHV9tLrywjxUfX072Xz6yMFMIs7ApKEaFYQC/xqb2+1HejTizdOqwwUpjQckrf65xxr0Gm8aH
jAOfpVAn1TZmxwC/p2DVcLgHEFyazbL+rN7LpVAwb5ueOq6BO0v0g+Y8DYLh/8czywA2qMzllFGY
aTU9mC3MOQsi2Z3qn8KeK12brviXfubW1rg9h99DXvzyLjXIXiaSiN+jeHdn2eG7KQOifGVu/ikJ
Y8YLxa474pjrf7FC9EVgyB3sdQwoWMrSZpg8q9e8rsTKT2ABQO4g9jfiIjR7itzQKnsje8ag5WLP
CumG2F8e3u6vl+PHlwRPRxhPocJ32HzyM8SVNV5ra+X0eV7Yx9ok9CggRdB5LcLSUsemUU1MOAP7
8Aj/GGt2Nt/AavM6049QU9Mr+0NVQJEX/XxrVLAM91e3H2zlkCuBc1yseVaPgX/Ar8nUMu2s/q0S
xenmUNtUbWiwNYDv2ZFdFqrL7Fnpn+0nLuhqE1j4KcnD6V7RLJqevjv6lpvvmLW20fZ8ZtAo8utH
WdpT2+5XxuDCVO/fdHvwiHNEkPTlzzsRT4a41nJRBkIhtSAa0omr9MIsyqBOangrrKFE0edZC8uT
dkCVHUY3VEsXj7YPBEHxH8g061rPc77Mm+Sjo4lKFWx+qMz5fDk994HLV+qwmJFeSDc0h+HBmAhk
hLBAMyHdg3O9i+bZHh5K6wKsCF4tH7kCBDEb/P0cHLtzbWY6u+GT8vrHxaQuv5WfpLwI7ELLNDjH
4XV5I33BHLzvYofyr5+63qbf9at0t3gz7COcWkL80yjTG9TdJkqIy6W5sjRXfbyTDWE+EtQuoPlB
rdrTgB5w9W/I7+KgOHVUjEeK5Tr6WJ5MATxtu4ij1U4MCQS+LVyLaicCANImoyb9PXKgzzUpEyp6
Ahdbq+/4rY+Acr5X67Npn7vIPrW60jZjOZ4Dbr4pnEfFyeJWps6d5FK0ekIDyLZm8e1PMXT39khn
b3ZOOEpqecTe6I8KIpVUyd5qy91vhsh3RLCWFb1U2QKmxKW32aPQ4UkrznFkMQCNrd/JLRfmuj5/
wuOg2ZCwYgQEn+fUr060obNHoeqnItuvbWFe+Q7EyUQs9FWniTsE/G27Mm10aBwD48LLz1DtJbJB
cpJ21jyp/j6gcOVPjRWTWHFSu6eH84hC+isAN8wVTT3e1pWLYNYH39IuuphINpsgcXP4mAMRLQoz
Arrr4hZLPfU9r/MoKbOefO6k7983OCCJGKwxccCqpHEulTk+N8B5e2PU+rX0O/puNpRmGp1WBJV7
kQ96ZGL8bnzGi5H0hwqJAxHj5NHBAZwmKivt8E7+YJRFFP4Hi+nD9aCbmQSnWbWcpkfrBzmNydEI
S0IJOl4LqVMUjKPIJlh+Gp9QhWt2LvYo0sWN3sDiSiU9p9E61qLk3f6zDw0DXtEwNQIK9S79XM8J
4b41eXPa7stZaYTAjilUeEUfphKbA0tXyMgLNYblZsCiOxU9UJdJLrDNB9g9zXldJagEiIUG9PtW
lskYUtsXBetq9+PY2jhHWP27KlUJnAGqroct2AYFD8fQnemeS0OTfXtMMK2am+JVEratbr2m4l9q
ufUdlcLRFayw710eJVR5Up9D+V3GM3/qUBMIpWpRMytVwX4IUexfrVvZQlKokgpDbXrX6+GIbu0M
bM9gkX+y2wJb8nIyuXTJ+5w+6MrUGraOympLKOSLDiWs5BoUItroo+aaKxGaOxIhgWngJc37/yKF
lmVSNrUNTpHx0nkS3hcIv8n3/jpspXMKC5nhZFSNbG9/w0fHQpCT4PxIY5w+14LBk+uIk3D6NBvc
KcM0Zeco10GWGzClf1g5+jYN4H9lBONxXtwvOnv4oPxsqxHbiMUdT6CHGYrdCxbCx8KOhZheyIbb
pdf8c2zJgRBROWdEqVzt0F8QMwz6lrtsfOTmGZb7uKX8owoR7y4GamSOQitG4X0t1hRgaGFa9rYz
d3ecn97Sbkbc1ZBthEljIhXAVDoI6eo8wWSk1dteCTDNyU5bC7io4k5VCJzOMrTYruTz8XURYk+b
XN9XngDFspaymrxy9Bd6jqaMCqBVFcIIr93o3Jj3+PD4X5iqxZwf02KE8mN4ZSS94uFPMVFyLicT
OtMrIiQcv+TkHCdT6nko1GWFTPX7N8dpFOZJuSyfwJbR6YpL7VUtYfRTIelVx7Eo/o5hThZPZTVt
NitD9bBMzVkKz47qIEflu5twY5O8V5eCxeCq72FGmmMEtiRlT7Z0jKybyQn/GUl18OF+6BLf0Evw
KZMKmyIUCN/oChIGVAeP4EOIKnhdczATSTgsXNa1tj3bp2AxDca3RhRJ9Ogq0saXCu2bsR0GyAY2
EZd9vJ1FM5+k3vXX62UcEmsQmTWmh1AK8/ZgvfPtWndxIcZB2IrRw++Z9WAFfXuDx08ro4WTPlcR
JMHD7pdgkx7/hMWkLrpx06xmidZhIcR1MSn2WSIiCY/Lk6LqAA9iHyT/G3BXhNprkbrpLoeZhH55
UMUw6a91e2r/y6JR7eQ2NfqtjgOl38z73g+Ya+9fJ2xcSM5DR57c/Emza1qWXC4NnWp/CNqSjB0K
xp8hoaX67JjAMermJiWnqfJsy0w2jGl9r+wLu95HdD135f+W1DwYEUNJ4LB6AFApHdYeN9CGqo8b
Dp763WP5OkOxLs3Bdr1HlED+lEhhavh8/XASCfBYXojYaRm+6c1dcyUGcSYU5kva3I49LZgoqkPc
ppVx38atyi1L+WXnpMmsykaYmxw8yWG/tUVMjkJRzliYT5vOCJzg6AoxMdcEmFM7SEdtRuRPZflZ
FY9TUaWWJC37pyqR0Jep+jWH/J9TgxBZ42RL5WMAbsBklKRlvVMHBxVimdu4idJEY7q+8S4BoIlQ
wHxKVXFaey3IqKMVElv2h8f1PVZ4eeJs2dy/vpuzq+jpq3UxJT3HRvZSOqazkJsO5PICezO417TD
YPesco6ZLyQdZJCdJ0ap6DOkvzPXwZhEu9TKf+57s778WS2Dk3r9Vh0g7siK5O43utDr5ItPDXJs
tKHLZWwJDecZZ3DQOuQuMtqmv5Nc4r01ihtrOfwwpUkc4Aq65/LqeT3gm6At+dHw95hz0+ub7yEY
CYSM1iV0eoabzJduVHBbzclUEty1GUULnCag3+Jq05UCm+Qncb0c/XZgkms+YgcCAP3eB8fg5LIc
acaMWBDNA3+4lgd0t12R3nyP6WO6qB73mbG05uOypuyiKhcy0pHx+TPdk8CJJh2N19rHOAdJj/PH
lkmhkmmrC6V18LcROUeF4vo9XN9xWmthabu9wjHD6mJgQM9BvGs+LtLqOu7pCwA2VKcGwf9P7Wpn
FKg88khRk5uX5GvC5GQeK/f7oiNZcUZae3MRsnfWI4JCnUAnJQ5sFt+MSbP5i7qBRytm1OS3bxty
l4xeFQZRcjNGGt9YaCDf9tULUSvtsEZlN16fiA09rEsqYTQW8KfLaCpo8NGSQjggzQbf7BIErNL1
thq/CFRzkNKTyc/zgl4B48khCysjGPkhUk5cBAd/CyhjJRtUFe15xFRWkw3hiRTIP/Q2/rMXRKAz
QOUGJfiUlsqeUwe3gigp/M2HnygcgW9jx8Ioj6Qw4VYrwmJ6xcE3Ujy3cbQFsnPQ3Fdu8LrlYMDs
b9KaoGJLrj2t4xeicAmSsiw0U9wWuXCbSsVLlqVXNdXAvQ93ojGagZYuiWyYk+5taTMqqTRhVmkE
ArW52kag8QF/RjEGJmBYSK5CkTSFc8YRsV6wF/RE8+C8kpdPCq7yndoviU1p9iTH+PG6O+l3kuwR
1iNCChA3FkSdc50Rqcneh+7GwaUS2FMIzdlGklQarVWzYwhwkHWXCNknoxXBU0RTO+njiDJOhxCn
e07TQiAjlhojmecnmJlqQZiTEcrhyRI4IOotcv4b4IfxIMORzZfPD+lIsmP8PoYAaVjV5zthzTK5
E6B+3GSPawJGFniIxZ6ARtiE9CSANbtH2Mf7NVOg29fcZJ28JaSKS4Z3sWzu/ibgGydZrh5F4kvO
50XxTLKvYniigY3Wzt9nlLEacneFGjK8t1yzuT4qtZ3xQWaTJ7eiHyvZvKbpEFybJRM6vg2WZNpp
z8VKDUDvIZJN0lCtK7uJuuzFf5RwDxjDunLWcaUk8LX+r7qc2FlbMv+u7J0/ajXlksC8FLZu0kGd
6h+l6kUmLPKdoRtZ9Tmlj1Sj8IBuhWnXClCDVlw3jKc/f8FAVvUW7o6xxmt4k8NVW7PqVmuRHmxi
EEv0AyZZi9xr22dl8reAYzYtJj3CvP9i4zRtTy3aXSeU16zmiCbhwIQw9uYBOdXSRTYlwMBkO600
tPCXZVOFGDwjTDMv73JMVSZsKwtzggQ+vPR5zS57C9ApHJjobxs2JBb+CgQC8/FDeG3X/m2OsDHq
5vENnYXr8nrWWrw9gxQnBLhbejxau3jTmyrAP9xH8XJZXMwBQho3gTFZ98DNDmI1svS7Oyl6BhDX
TGrrxi6fU8W6f9v1LFrOF6NLppcIpJ1nmkPpUcHeZDdycHBPb7s+4cg/oya5twvIH7ATddrSGGXi
iOzCCQbwiEiR+qHpEYDm4lW9uz9COiIIAbCMDjoSmLJHVWr/AlIgjk8BqGF+/75h2rR+iQ6V4mmR
MVBfysqdDefxsf/PvXf4JE6B5F6nxlWI5eEFcg+VvfIP6Boab8oJP+M/TeK5/dTyDzoOWlMLMNbW
PSFbPJWYE2IzeH+IT3eGXSzPdXXto/LUdGUpn4+bF53UmWFB4uS9sdKTVYD80GufvVIbgxEB9Ihl
WPfDO64ugJQqNVuvA4erriP4NvRpu+XKrIcs+hHffgN0QIW5qwWoeXMEaIHgr1ExktfjeJ97XbC4
zuj8leMXq70mFSADmfSX75XrmGkgmC9JsDoDUUHCDm/H4vJRrjyUrGIkLWwvVUYIemk5yYEKKdde
+6izDurC76sIAi89P4rRlWB0vX9L32QNhDZSzuiZvEUkLzFz3g9Xf/Dv4MC58J76PF+99zD26C54
xdtqKe0GGQ66CTj2POoGQ7g1keWBR440DpdCBPezntiG/TgfXk2O4LvJp4ZmCzzXp16aobhkdP3W
XLnuC/QDlfI10/v1p93X3HDxFDEsOsSBn6vQ67xwmehHKXouoyZ8OE6qCg5lTYAHwbBimdroeZyI
LYoHfnukQgJR10AhZ2Czk531PBhPU7osLHbaz/cllQePnajooP76MhUqdHY3Np5VV1AKjgdRrUGZ
wKBNrC0AaCs2N41jNt/D1OAE/03fvX2murdfvxe6NTjF8CzjT6rDQONS2VRi7PKvbCYF7D6BSA5u
nIdHacG3cK88hgQJfSArj8+EsFHkVQDQbphsuFSh8FoSp9iZgFUWyOxcZxJRm5QP3E7nLEh8CaZl
quY+i77nmFm+w8APp6Woz7TE2+RryCXzjWbiCrwfn4nuknKJzXYEPriyyR3i+IoM/GYnmjMlX/Mr
wzmEmLEkucWzRWiwSr2pWlQAqEGEBy3VtYK86pUsPv2a29Aq37WVX5VhmuMLCu1GNmpHBFIFIVZo
evmqdEszTA3PqPRNlLRTxH3krznFIIkMNjoAKLC4nDcsUYx9PJxoAaIfqU5KOxn4TdcLYOLi7NNA
0vphGK5TB/u6QKGrVIe/SCzWEePIY+qd1/xFxrxY2Px9Z1UEdGEJmDI2F0eeEi1ybxcLKFUmhUG5
v9iUTr0vU/zn289RPchGsLSr14AWYHyovmg2FA2vsnW45+0RwX1tV+CSqfvMGrJn3vtoBAG5ULAd
ltdVF3wt+iQL6WJV4NBQDUa5psZUI9yhKdI8lfw9/Wjegudx/mr8WNx0ilspVRVCgDsBNPbsoIq4
02RVXPf5U/eGjZcRuRgVQ4jfwv2hu/vUDUOMnUWzTfV6CDeORlID0BzPJPuQ66F8cVY69XPSGhXT
B6wHEBrMpL8ygy6uBCpzzbGz1GH38VMN0ewrANxvgHHQda6XXHZyoJHgPWeFWJdyu5NLVw8WDZEZ
RE+ir4Q6Zhofa668thU/zHfoYwjS7bAWmkG5YjE66Y8fJI6kWjgy/xOkVgERoky6wUHR7+bwFSd4
wB+Ke7DOu5C37BEA965AhnefGQ46zxAE3bb9z1A5gR6cj4kroQ9xbCDcPbjSpH4KAcJRlHX/U86d
gQPb5YRziuLQu+4WAOI6GjN+7LJVeq2J1qN08/oPf09fHEG2+bQ0Iiz3QJ/ZL0dCb1MqUcyvW9aY
P4lOihx/36GcroNxIbmHWHT8u3TpQ8lGlXw6da5l8Gmuc868BWnsg0a8TsAmz9RLNGl9Ee+a8Cdk
qFqYeOeA4fgwlSGT8PRRVHOGJI4/yyx1Us4It0ndcd1lebhLBIEZcLh6JyyP3pBy+rZi6KvLdCHo
wILrowD8UgElKNQlhlVYGwyXlc+nfVkkOGv/Bmvc0NqsDKWHtQfjEAwD55A86P/0VKZewzSewnma
Nbxi0w0gCerXRxYCt+Wa4pPHcOd7cF3j8gSNm6nDdZWToUHXxhDRKVXZ4l/lcxKlnwV07pb0/rhs
tWedwV+3RBYIRX9Sf/l9zBlqMHGx1wt5uSsS7DfK8Jy4FLjsz106tC/lLktsLcOAyHwfielpGVmw
rVbtKi4VtAtQiZxaRSPL1dVx6qRgNBqgWt5Ay61ZwXoiTzS8gTd3UYfvKY9di0MheUZsPxxHEhTj
SeebYKmnUMI6ceMqgXh4miGHyPWHDHbhfc/23qzN7lyaeibez6xZgDRNzg+AQwhRpkiSP/2rHF9V
A0L+uEY/3dIpBsPcke6vLNgLdNU55MmBkfFZC6KFD3kvg+mWHvKMhdUnNwyegIRfXWzU3bjJeH2U
y3LtqOSpuYn9wlXouSpt1Uxii375pgk706sSzf9OAlxioVcNwkqx/Y7JCl+EHxVGjWyJayx2nBFt
o79Q+LWptpVAPWfvTAzETOEfe3mQS8lsYENT1Fs2Qe4M+WxaUzbreK2lKUoD1cNTTDc8v4e2wZml
Vkqz99XpJFAsYo8H3svJPcer3rXECMrjZ1QyA9I7U5hjOgm8yCfqMUfjvgLelzo6NNxqnTHkvEzF
ZrN9dWSFxtOrUXd+SqGPl0Ypdt53sGxy6FAQJnQ0oODolC9KFZBKwqDiSxqtANSwjC0StVQxTKI1
VdhQQt4tZeds0rNkVX8LkysVXQajX7Pih4/bCujPpU1mAceK8BZ6wedafp+BHCJYU0anxji10sSk
cZw0R3oSYHNoLxzM1BhR0onNGbIAEvewOJ4dgS1iU7MWAo1/rtu7xwJQtryuXe0ungqxZszwqnXI
k2VGLY8Eme9PIsHSM+c3tkItE+jCI/RAbUqEyTOVckdef7Y0IjBZsHl3IhAWnBKEvy3UHkdEKp3y
wn69fGidUjVlf82pXMVS9vKcED/O7bIfksVIFJBLcxz60DAIsgOJAbnoHp2TidPk5jQGwALKlovu
edtXV2Ax2Rzivsr33Qa4ycn4zmBTxod2e3V0WyYhNjDmt3rYnxMPJYCuskDyVVEPLGLgQL+TRgAv
qus+JhY0V0yTDal//O0+dYMoP81H4dunQ0mfVXxTP8i2gMiC8en1Y4kaArNBlzvl4zbIhT2rHW0d
9yxhXxRXYoOXMhMbCMRNz4FluqDJJcLiCj7MZLBUKxSO/bXGPxkEA+1U820WZKaq4dei3eBTYWXq
SMPuXhsdGbEYU8DMl1a2xdBLCWTznnM/Tph0ed5s+m9WdoneVDzI9Uc/P/doI/U1krWA830TGFCT
NUwJoWXEXp+DWAeEROsuZMuT1YuGearpQYlDQEtmWYaH7SnlguMKEpdXrlO+XmN1fgOU9aPHBE4x
78K+0uOMhRu9bGG7uglRHFkVbPqRX+skgFa3q7WaZNaETAs/DfEEk/g9m5/gJPNP3d1FWL6xPxPd
3aDC/h2RUvrFQxAwq1pN1U1VtiYcmA9DhN6Zk9Hak9WUrvDG2kMZc7V2Fc5hEeqznmwcOgpVoRuz
69Y/bkEV2PnjPCzGJUuVkfD081WCS31uTWqZmR7Y6edIuEXhSuBW9T3Wi7AAMmJKfBbjrQZn9TFe
N/6UdqapQ6ogmqBrGPppyDhavrk9A0ipzrNOsqqeo2nPTsOoPFRvvw1XLR/ePBkixmBdjJ7bWNTU
Z3gml6Ngz0jDqMJuhadZQFSTw5XaogZ0O3/Ts/yWxpZaUddkU25fG6rV85jNn45H+IdmnA4mHVYT
6BfUQ/XF5eudLpt6R5Xp0JemAEQIQ+INMP1d5hO42qqF+85xp/bqLuExjb6sWPpo+0kAIDTfnhzy
ayrcrnQWU6Uk5JKV6j5rdDGRqciqAkB6h3Dy+ABlFDwhYJRzmIByRm+eHXq7lYJydri2nT34jLZr
p8twsoI9WcU15c5GHkUzUsX7AXx3MQzDyZbAx5ctZWx+CJKk2thKFsrTCSziRnNau7LJlmYXq+mD
MASQ18LaxZyAQ9Nfz8JE+wBJh7cBhO1ejYt//uln/GDQ8t2LDN+CG8rc1cADTgffPEqm50BlzyGx
JcqivforKrVJvb5w2q1qVqX2MC9DKkTIkMntfeGSAKuUxcveB6hPjDz2t0bwzw2kZ5T7ybUNJHib
BiLOqwYdtOphed2WpsyNixwukzWz8SdECVD79yYZZoKqmMroVQF0oXSqWKJQJBYbvdCatC0bdCsq
937xj6Fo+f66AV9X446DEkFzKWGFP8m0WhmCMk3/c1D5xnRsnXnZZ8FgyA+68UaYW9gIYVzfdkVE
1ldosnFKwLQniWPEtuvl/BBIDOBU05rAIUuCCvIwFYaTo5mEJAnLnOSHKb/97gr24iCRbRI8ti92
HGGI5IWEfmcfyPwtBHm+XfjiLxYRHZvjXPyjYV96vISgzmxj51bMJTxq6jQprpKw5vhY2GFE4VbB
rl6WbdsY9Lq17dbmINdp/SXfqYCtEHorKCtolpQrjoulBRv0O5uTGzykijCVLkMjUymaB4Duz/OB
rvNp0V8izDOHgRWkrPsOgdJMCsRaISKy7GfxK7z4thc8pPkcLqEMg3skQqAOrpVNKh88v+0j13Fz
sLozSiwxUXLOsio/wAiQq4Pk8MFVT1isP2LfeCYssq6JvtRAAhbbhjzwvh6pNev2ykD5b8pJSMQB
0A8q335VEtfDlVeUnpiQ57t9yWiKw3PWlLLv1WDTJnCz/BCGIBK7xr8m1buWwZBnvpRo+hqkzPjy
1uoobqTtDgq9M3+nOjrWtJ7vM8dtXUjAFkB2gWM43jmgGc2Au5dzaQBjouM7CkAE7SBTBPPK9ej6
DA9xlBYHfKmhtqw6cgIEMuzatTzUBF/aGDjeC7theDEuwLuheC592yYNOxiOOSyGMZS934c0Ibi5
m5gqQb/puHrm2LSyiUvY6pBcvNUibUECVs2usrIKzDjng/ac35qEuA4jVdhGaakBwh88pT3EEzgw
t+4HapnDH7oqlMDn2dNMGLUGZH7/V9YJkf/pr2nBVwgWi4ykjZRMdcJoD86NzYT85k9weaLybGPT
TpCbWJyeSiyf6hUtLRbTC9+24sv0MrSJ8VIJpx7zuTtRHzLkUQ8Q8BuoGngh7G8/C5c9zaa4U+VT
f5x3pows3/vMSIMLhulIWNw2mLDt+8LJ+rNsWFSBEEVV6W4LmW3hgzLw7OrehJo1gBYS/ffA2xjA
nU4dgu0I0GoJm1FkZye04OwJcAp15VRvwKiyDw9JVc6p7E93+Rly1XQp8beGkxj3bTH0SDJrVpis
FFKQBIPh/7TeeetCYtp4IFyR7X/lQ5ZCTeXTo6dahBHrFJTrQYzlAp0IGuXqROPvCWLAAEK0sA+B
oCm6FC4e/Hj5uM6N0fuy9j9U1uD7TjWVe13A+BwQ3/wQ8BtGEYcA+BL/CYVcU+zZfbO5TM3DfA/w
M0LJqzFFEVRZ9gOPHcYXrgKTViCJCO2N9+sMG45Se4uuB6aKehcZ+r3aP/HvsjwNdJQ4qmwRX7Ev
zN+Tvu++Xd3y6djYpvrn2hi59xAVAs/rYBMg5FigQuJpxtewqk+amTNAsisj5gGpA0lLzm6euLUS
6mqxa4fMXvrRT2yQn7HdgxC6LoB+0BWDLbg+LbaXyPUZQagOvOq53w0YtadYK0jDZF92mFFooJEO
XAm6oNuT+B0B0NNE/ajtoIpx/IMNEJEdFJ5ubQenzYsnXXAcSb8XA6WIIXZB/sybXas87gSX1DDp
4Tp4ZdTVbGxy04cSHA3N+nhQNK8LwZUqeV/b/oCIw37ujqomtrBThAdtLn9x+0I0AUvJ7FxPY0Yq
bQDUN64A1vfteizGLgjHadiNdxkwdrLGTTc12l3w74oDoNbiKhzQ9ts3ec98rUgiXFwEGXg88kmY
2rTmvhi8pR3XxEg/OOzedX2Y+p8U8zfTF4IveMuoiR3JrQrN0HGvMCTi978yhuL7HnwRNbfwiEyN
2pWp/Q69smHqG+YA6PeKbLq7Kx/wywK8nYig7ZqjNSRU7oWWxHlu/ZIh22d5SKl8277PBgPwOMbv
jxcMhPwWFzfttnxCFkv3r2+aA5zP+/8qj7kYkOz3h2fnz/3VP1GsuyI9kPWzLMDqoCL+WjdmQXN5
ntnzZ7MX9Xk0cxrCqu6Pm1rBplYEeG1oC5MMV8HZH/swMIbPfa02yAQCCU232wnuIiLnGTb9N7El
0i7sPpICsOGczpXNfRJWMVfef/6rtiHFbmUZXGSUyJPtRSY/m4EOrewS60WYqu8nEx3UtzoFM/j/
5GmWo6A1gWCnHHxzAF2+SR3EJ6NMnfgE9sGKy2huLr2tWLU9DD267qnOxAN8fGYTGmZIsy+4HERG
pLbSCElIFhto2wJx76486/JHwydobvKPPCx4tu1SqiKI//Bfib5vsNrURNXI14wS/A8aRGwWbjoh
ls7a/h0+fQOBFAoEl9Gnx7J1PKJR3uGK7zlJTfCVPrgEVXH+L0PKcDT3I9SoFXpc6tqrLK2tPtCf
GOZXW7F0uyoHknaPvxeuGOpJKJQ/tuVPzjRVlI4NseQK2lIu0ruLsZJKxaJkccnN0ULAM9BIs7Cg
bOAttdFrZ1wN99YafAly/SVLJU+jP+onPOhQfuLkkluj+Z14yPBvZa5Uiu4/1xJ3yK49fb9sCk6i
PDQsK5AcRgfnE2yaswMzm5LEEM930oqBUWZZMI1YQ4OW0DaVOsrhElLS5IIhe4fBt8v1/6BAeL1v
i2PZ54S/ieWQqFlzVA/HHLsNTV2pP+NBzDqwMHP75ijWssECgRbiU2YAZQJ3G/9gpuUZldDoEy1y
JASVtaTc27cczavHpKkZ/spNBqWuy28yIgjqO7GyBw/m2AJ6Uo3wbcMpMnA47y1D4hfm7T8n5Y+z
mKKz0DfbLhP1yq9eNNKObajT58pXVQY+5noxNqwDLzQ/yH5l0nVIUwgZ7zX7+sq1Je+16BHh7nqp
OLRNRQQnHggJr/CFqmdvmkZSSzS3j6Lb5KRtVvHl5u9ZVTDb+8kwiWk3DjHdtlx7ePVi7jooY0eZ
aglyDrUlpvtkTgaqCH6UGQYZsr1hfFJn5ZdoIk7JB6IUpbqJGCn0GehOekpUJHjH4yhdEEG/UHL2
SmYB/MyBgA3qENvcQCyboja1P9oua8SSiTnrl1CC+bgVmaEnwJ9Xg8odVtr+/6EPfgUh9fAyCFWo
HbLh8p6Ptrepy98dx+FNgHy8z9/ANnOv1WXFwBF5ij1AMiizmR3VxJORu+NJiaLXT6++WMRe4v8k
JmaTH1qrLk2+V9k9JJr7A7C7cV8wq/Jqd2HOW901iTTnYPvj44ZvAIKlzzxeYpRFN8cS1lkBD64t
ZU/M19XNnKNy37jdgF2EoHTWwmgmo+5OJeO4EJ2NuNAxs3k0qy1+ZB758iElrfb55O6AHrMiB0RI
dMboRxiWcS3q8r8yoJmeJ7Z6RDyVyC62uJ6YyMYq8nLrzzDVnABamewNwRbL9UfrsgdZ1dx8WMZq
rPBEHL3OA/AMebm22auOTFaix/mUuGgoEh1/SlzmYRwWWHPdCV3qGGxvmyz+rLUSe7SPEP4fM+Ng
PqeP9O2uMGjwP9Fp/GzWg/DXxUtE7kaaSoc/AVTgLpxWMWYmu+SiXeLMutMp4TiTLZrnAV+Lp5Yt
KPZowR25j1kiOHz9+AZlwPKtWO53LCSbrssxwelDDU8doc+KYwZNv6SP+QKvEnZyZLradFfvPJi7
ekaXDOcJWhHxk3EFn9sts+yS34H1HZKlsYHLZ1+5njruv+WK4yw+W0rr5kRmRSMObtDCThaPolOg
7Kg8yZTUtX9pxNTMMcK8DmR4quz0C1EnsFPWDzKQIciwbf8fQnSjLgcRgRwg7KsKYUsFX09Dey4S
Vvr7bSd1cIBqYrOBknuWyyp1uNeByk+dgFSBHqTBgiaoNqEFncNe3lfA52l9O1kCeHg3FcQIqNSb
istPrnMqq6epQFfLQqeFzXmitNBzMmbgY7cSM+N/C7zB3aq9aKxrx7ynJe7XTWQZcOlsKrcYCEXC
X9Gqqzz8o8PlQAq2ApFdFmaYGszNWS94iGCSKUaFHn0Zk8GWVvNvi7CY0PP8SdMQm/PFkhyKAaT6
1jgQ4uS/lHTDO1aIVchBUc25l8XVE+tqKoYQY+/BIvIzMsdEkOOkOanmxPBBeDTxZT6i9nQRdr8T
SVl1s+FksNhIzRRVSAm8CQtAq9HuCPZ/9w7iVM/MpEN4X9JL3HAQb4/+R5Ul75cXnz+l0+VKBVdi
yXnbtpxgSdiKrzZ8tDXWW56oeQ9pdRjRoI9tjwfCoSIRDv0s8ATj547eq/SkAo8VMOHSEoLxpy08
ZSM1TpuA7XmuZYOWpVNEcsPyXIcvY8TUqr4a0DvKU/gsLqZCmlqGJQItB06t2eOjhlQOJ8SC9MSD
AMlRZX027LJ3VW7C3kobOq9r8prkZ2jmVdP1kAqHc63TN6sohSYfRyhss3jWNAd1Wu/rlSSMx+HU
gSB8X0efv63Paox3q6LqPh7Y1Qr06p5sm5FJzKn59g2400jNQhJwhgQsrq/hcQFtSL/7LcUszaMN
LW9pavSFV1EP39fZg6hyPeBB9cjlEsKAGgea07GjwYn8omqGqxomOHMA9KC5uEdUQe/zD+VbNOe6
6znIgtontS0nLg7OxCDvXAq5mmaLJN65z47N02BjiLOFHtPxzyUVuHthgkGBy7xy8zfR0qb+sc29
U5D5/tZyCMiflQ7UtZAtRtVg2tcc3oZwTKYU53Skci0J3COPAJHFhm9wuaPfUpbqU3smB6cGUCvJ
9ETUf2YimTm4xJTUkzT6q9Unb2TikkywcS+iY827YjMB/ECdMD2Yzzjn/CzYPj0MoUah1wq7YkGe
kMTTL7goRYOMLiHRE9PXuL6CbkPaNwp+7S5Fv74R3cfeIQw9OpinFzqQAYEHzDxpH0AgpwFyrQDx
lo2OnUmGdS3c61ZgS8MaWoJaj79gUol3IAnHrzzF0naalVH/qrBdSZhcSMPdWIakBtmNfHlsbIii
UQuqHKC58X+mQgKP7Y1i09un5ow35N5Av8VZlyxz92Q8EPZYloF/WhkBBDH/xMu6QsNZ5OOLSE7O
oHbM+9T0/9QQ8+bME7na9PGguJX/gqFu8PH/Fgc1/w8tf6SpB7SsRjjvRyqjsDVQwuXcHH2yioDu
USLyXN9WiHGC5wlkNyl05l9s4NBoD14ZIoQi6ch+tJVRBC5OLOLlyqfsrsLcWXpegH7jBXKv8NVG
MpfXQS5e0AhUm6aRiodQwm8ByCzVMYekC+c5JxE2Vdiw1rXyqmcSCCGeU8AiKRnS5BKKdfL1guKJ
/UOrrHD+cd7wBv1brmvpLtckehL4hsDrhakWxvBtTYfXRnqfKQTdgwMiVlSHgY/PZG0XKviQ3cB/
3IimlsCoMzNOCnk7HclJq8LzdW3BgAS46pPJhAIO7pUqbA3Ng3/3K0GEd2pqYHfhK47iueKrlzgN
bq2VGu6e+Jh/wZhO/XEJwQ1/I+AiDwfaVRhUInxMt6PHTZWkilcz2jju0VMVI5PHzaTesev20SW7
OJpwWqE6y1CVym+W3KHJs3/gHyJR0ZtPgtPSCXndjmV3lboLu2FKBzS/NKsW01hGdNeTRpz5oYYc
MILDqFds7HSf1g08A/uLX6yHmUyyk5xOQDZcF5RQKlVqzc9LZp9rJFRhW4xYpvbbBLJaT45ZssCn
3nG7ZSFZyL/Qd+TpU0BwWC/4C4A6VKPfcJ7FOj+HZ7zYxEA5bjrt5Jg+8cqTpeZMYwDTshQp/PDn
1KbV9eH4zSjIFV0UXKd8rqxHZUPI8HtuuvapdmjcIWrGxGI4LtuCUaoLvV2AtHzdH6TguecsO4yf
jMxLp26UjZwSyuNAWEk/f0fwrxwUSfRTagGQzm6vAvWVeLtCjUuWnrlCcCMXNQ4TjCbCFTrOneL9
4nI3gwi49QITVq8VRLSsLF5klGd3YFCL+9b5B3ZFB+4EeZF+uiMlF5F7Mgc/Xa5UtLow6jf8hQSw
F53cPwam9hO1RiZVDBh7KfmriFfZv1j9Glkoedj011s4iOwTRbCsa62WvW9+AilqCkZHAevRLf+s
zk2pLDTF+8/SwN9fpKgPHVJ8H8rLp2xO1Xy++ar58l6KhPAibuPyIJBfZ5mAMoO4muKbFbmfnES7
tSasvdYWAhXI7qwzQlBowb5H4+mS7N6xPg/p49U2GE1+JPFod9VoWqQgJFrJgugnjrPYyU/xjGK7
1PHfUdUigHp+Z1IiOsE5LFV7lh3iSmkKrxbWT72ZlMbh7WWDBDSl53hWQdNa6GWfsWFZp6fUHHSN
VI4xEH6DOrhyYLg8arrQqtToB+WQiql7D/mtTeplZYjKQMKXkhWmrbpd6GoQSn2NgbcIr7IEk9Mk
OiZNQ+rEbtUmR1P0zUa1X4NjqSwvxC2D4z2I2R/Knfg9H3zD1my+euz+k8NSi4YpSxzrgMR9olpK
06lxV7XODqV2kQWMP0NWE1BW/+DXwbL8RcdG7TtwPn9KCxMA34H7v62Cc0QoYNAtE++YnqqKpzHd
J4jPANi9iiwvwCvLPBWNGBXQv+FQ4vEbzZVvEBErgUZ/Ju1RXMFkCPnxtwWqMz2K2K0pgfKrhBeW
cL6XKy1tROWVCrriFptgPnR7pvgyrfvCS4ARks/HCSIKPoMukG5cVDamu3A9af+Y/7bkma5k/NTe
8BSTu2Ajs6MnIh3tQwAjX+oQQ/j//3XTf9ZDEMg271La6+Vi99SeDwbnqZxrYoRNaUVH5S6el0RP
rQz02BsMKzVtwKAEtbTn3ZIQag2g3FVTcest6wZ4f5MBWwklmMhIlqXvEzaQgAaM4UK5IppY5ZJr
hWiABz/68tEv33th5j96ZZQtHb9YqectYxzsCHKXQ0DIuyc5ts7vCeZP5eV3j213rza6X53YsvoB
UZ2UHXFpFs3bX6sbxtyBArDFOvjdyA1XlPgjhVzsLn7k9a+4OVxz+NZwerpyIy7cC/E5MTP+3/+t
xcxHMTZ3P80ADVuhpjcN1+TDdzV2saEhSaO5D4P0yVq4dMZsOZ+tV88mtqg8NnzMOGylVKVzCcoQ
WuUrN91H1IVTc2SrM1JFlUd+bDubOVMgWRbC2qvfW7ub9POTAK/MB50ulXoxOpGccsPTk5e2TGEc
ULRNDKFvtdBWw85BFs9Eo/SXwrp0tW0H7OatkXgNpIRrzAuqBJhesguG3n7AQ3Oa8KQGtDLdQgnb
SIVEMIIOlAsIv1yfZZTojsMZpBtcbudI+puk+xF9wTSdTl6DVBVCF+ZEAxaOMFSv5YQO3a5tCOUe
hzhE9uYA7sJjg9NBc2chQvoKaOJAheBaNAsZouSYheIWC5rdbi0hSSXMHLiujUz8AOKgWXM9epD7
LbVyDtVMT5cWC/McpXxfBI3ULIOojiF6SGTD3UD/SVid93BI0iolGKwQfiI79jGeo5NkwmeoyVJ/
KhcmFokfJe2hslTd/n0wBh1iLpVCvGGkpvnGJADbF3C8IdRgbUSd7idis5BHalRPh/GVL8ZMWbkW
1Jan/5OmEy28+6hA+8VSF5t17a+7clD3Z8FW7gbW2JeHqKLAH4r+W9brKCGVIN6MdmQY3YB+2gV1
WamvbmJX6DvfsgRXVlv1YL/ARRD2j8Ej8eCb0m01wbIvc/HbFP7XtYPZlaAG8gn68Js3bbga6+Ru
HMU7ElHiuD1AjZ6dMMS1U15BHnSQYnAgAgEwytr8YBlangXhn9bkUvzcvmSpwssot1E8NG2gBh1S
QJtYvlqd3FTujPKu1u/Ytm7thA+9GcTeECZT1lB3P8+uLzGlqjXU8RlViQ998VvCJ+tVBmGBTuV2
fuk2l/jeT74p4j7UL+LujuMDMIdPxXCcYp9yiy2YqwNDjosbpiZ+HSWoqihkSH6uI+EO7RIcp6Sd
PrFWMv29wLwlYVH00LSX+adBxMZ/y1EY7N5pmIQAP3RIDBzHiXjZuHdy+xwW/JlFtfai0kfJr2FH
7PWi7XwuLUX4YiugCMlAWKa3yunE8JOJPYGcZZcb2CLz+mAJZGgenW3ZxUJdlHBWacDVx4MECesL
XhwZ5HkXC0b1tIGQPZExnuEP3Nx9tltEu2eA7pVtRc7i7etOx5ENtp/aupLPDQK7XucPWthI0MVq
tXVINKOq2wtrOZ+Qn3TIZ2ICZXEEbjwSneAw5tTPR41f0btn2DTyo/OGpfrnNrDAw7ywxO477rBc
Ev5TCVMDaDoISKaDejK9LlOk6Wp2ALrfCQo3K6md7S58pKBs5NDwMKZoqbQHn7pZi76lCatmZK9r
Ejwa3/uypkRtQG0PV3dNdRw/hsTFZq81i2bQl2hl2Kfcq6cg6DXr8O30trOXewUmUAx5HXFFy4us
uhlUzIv3VQ+AxsTTVxmy5hBVhsVwVFpVKCYT00+DzfpRNKQPtcd0YdzGTEIDVAAWPXJerYUGw/Kn
W4vrhnrrWjmhN0+V+EGKyHLnKUCX+hAnJ+XKOp5FN6gckjmkssUDv5OjHfn4LvusD50tnhQMVnD4
g7xmprsDlp/Qbtg1Q6bWERQ+DP8DUBOt5/2Iud9GXFTj1rYhh+JELlDwlmYnCu8INlk6URRFscNj
r7tsDp6KSANR2AV3LGEFc7RmWR+jaqmDSgQ6qokyyk8dfoOaKCqhI37PL3TlFWGgT14vcyYrtoBp
SNimWmNZP36dLnIf1JXuMNSF+5I4OB06TDS2/kNyDxos9dByJPwcpEy/ZS5U6mNzHg6vpeVCcqtx
o99UPAqjVknf5anF8qPtpyuwkgdkMFwKaUwZxrKlA21NrxnyvXqeHxsBNLoOVU8hbS7RHgBYxDm0
x/+4BDn7J9SHfYnUCPgHnpour34CUMxm7M9WvoIRdtgPwJo2IPQZPf13A+QBnLqZSjtOdjdkF6Eg
FggEMfi3yX946NcQw1757Y8a7tZhTBOfLVNO+fTLINdxunvv2/RHobadWppVjqSZXBd74EzaOWto
33Qst5/gBSv/YAde7VdnySutolvz4IaQPM4WMhywTlpI4i5iKeN0UhnonhykhdFJTpCY77OchvOm
dPmz64zBMPmbH3yMGG0tE6SyYaZeBmSTT4rssSTbFqQE2pCuW7EqiRDyVZ+CV1Pox9nVE6wRVuSW
HqoWhLTtpOg2ksGBG/cIUyhGblEjNiN4hZGL5fa6Mi2kJeZLtbbc04sbX0Z/iubAx6ks8ImUL8OV
k4QmA0rQzJC1ArMOu3eR48YMG2v4FWbCwKn0oqQQ6Ql1tcwC7Ths0T6pg+fHZXMBk4dBE00EkZXc
xzYg/yDE6MWJLWYZHoWx4HqJ1iuNcI7cbRy34gVKJ+iH9DQQN3UZYcCvPcnkRnNgpM83sorB+NDI
/8YSo7B5na+X1NSGKJrYcUFGxd/pjfc7fk4F9rUVja3RsGiY12Tjlrd+0GAGoRLIQXIebhN3zOIZ
VnMBcxEkvQzvhqIuTdkOZcejYsqCHe9j5iWvEk1/W7JPnFkAWPBFSVY2M0GPdIqW6HtTiJC5ake3
H766B8AHV7rx+JMzJ64BhCxn3YGMes6IL+9hpLLPq1GkaiZjqT/3Tj9SJ8iHzs5nf/pIfgHkHSyr
MtP1qSZgpnLpdKH8ABO63R+8PD86+GmMEMUFe44l3oUvStehq01S2ikCHb3t4BsHVNoY2Z4+6p99
tQFqG3XCe8rytkmG01yDvFnxzU+cZ9sttEJ2VqAjBiKsdnd8MY7qqx6E4SbbGXm7VIjz7zlQyrXF
CU1jW96/NOYCKsufU6BT2XRa+zd+0IxsMQZrEJoJ+l8TFc+pMKBBZ3QYMC+zVyQPDXjfItbAwy8L
vjuSU2tFHqmqk7x2EFjnWXEecNRec/sp3zZEdPugy7yDEnpMHJ312BqZv4m9HLoHI234UARFoc6K
qSkZ/aZg8DH+Z+ieOUMVHo+JJq2FdKZ3OWaRSRJr6I8TAA6lDhKO1VZ/cDLKA/bSyQLSAJ9pW/jb
hTFJBZmVDCtNNRlg8BAE8Y9MKW9e6iX7wPJg/KuhyXVy/K3SPojKvULPcGY7bd3FqJzRbhNpINAr
R4XrgkXdbxSlBKK1c+GReWbXb30jpuOoYJPTohpH/xOs30Ycl2opDOS2x1QOlLh9G+AiZf6muSVj
RYaWqLu8ETqGxaN0onACPKxNsLQU+Y7A9Kg8q04TZN2kEHRlxdpGO/bqKV00JlcseQ3AiTAt7jye
z+jyZWhXipS+Gc0shibw1EimGkxa/JPQjDKT5nks/UYGXR9souPJJTD0Mql5LKg7YNsee2A50mp3
5W6ZW+xCq5iyrd1YuxnoY9Wl7Ho3Yaen2C8zLTgcq34cOT5mQTZ3XJyn7i6LVt4bHlXB5fecFlbb
3uHcSSeIKfxb4PGiswILPQe4ajsQn3Jc02G4WSze75nEoxZR3xP/pkkcZHofh1F/xLBEQijd6659
Ebal1PjSpR/1rXUhBYJQHDz3wLRn+LaYXmZbDzXKfS46yWnoif0CvI9iCn7i1zEPTLXL2yx9Zb1Q
Z6YoJ72LwpeO32jJGSDqH2jAOkYVaqHn5M+FjqcxBxwEJxkF054dYj7S/jGPMo6l5D/LG5JSJ9R3
YsyL3JIhnSj7JIfNaCPSoO8axHipUR3rsP/FBxrGBEsijkHkCBsGx+n38fMpZ93Ii8k96UZedcrI
P5qRP94O/sWBrldWlw2D+rbJsWcnxQvztw3u7kxoKaKICkaB9BR2fiOkctiTJaYmC71Wq+Ao94ut
yODSVme7SeABV94Qun11BEbTTPqVE2KGhsPYimKh9oMXCuq/7JRNcb3bt1MairUPP+caS9bCR4y4
YKmlUqXWKBG4QJ9dCCV9v+7zVDuZMXQ3asWBEhi9kBJiWS0fMlM4XxwFQi0fozCIn7SW2BLIuLah
Wqx55IHR5GJouciJ245rtoj39KCGU71sK4CqHg39ZMG0a2lSCU7KPnpfB09C7hIeiNuG7UGzJ8bN
Sc9AgxvhhWboYwtHSphs8qTagx0TNHwMjUI/YsFs24k/jJ7ckeZLRjNZyCTA+vbH9/edg44mX3qJ
33w2JYOEecgzphqjKmVyYIzMX8NzCo57GSIrA/NCYR/Ih3/e89gjlFNro+yKTlT9Ei0D/mH/rLCF
3S1HRFClxFE0e8f6SB+dpVutGfDqUwsjz71croszGWompeejZjdQ/C8icCnMG7mxFcHps/9lSNyy
6HmuVp4apeYeV/uJ2Gwk9VuZfadZiPLNE5YiqUJjtlf4OVY/JPv2LntvYEKwaSDVSQs+q4pYwXPD
+htdLgZrIjmQ1Oe7shf9CBR+na6hCLyo4BC15VUX4iqgi6oD7B9jxS+LNxLmGvFc3qSTieV9jbDm
Ze1B8fe0Ff0HF3sLgugSUWQfqpVJPhLnPdwkSB9msF+RikAuswZoPPK0Xe3ncnvOERur4B8IvxDL
AcrycRRG7ZuL07Gw4neNSwFaxPS0HaJ1B5aqDLgzjNudRffczg59M6s6xk9xRvzYJ7uJ4w+G5pkB
At28FC1EdXXV4uZOq1v5BmQu/o3m5f8LrelCdtbbe0KgpUuMH9bWz2yvGCpXGveAjvAvo/rwbKnS
Nj0+u3vX+pnsdZoz9+FoUr/htGrJ19COKu5C+4oGIl1ltg11txoIBzvdLFQHEuUq2MFAxD7xe14F
hsRm3clWAGgyeXSh5eE43VOECkp8eAIdQduRR5y3X+Pn+qQmj1lVCohHkyI8KTf7bVSCdD3Xqk3q
oMdIlhVKVlFZL5ddMKGiU/bhYqREoUmkrFLDN3wlB3pJRJp1hQMshbteIs9VhnLUM58essnHtkyd
bikt3EbAVrF/5a8ZNsqhsRw3Fn/9h7Ogmvb/r/A64UNHzos5JL8s49Z7trzR0Tt6ac3bcnUxeMlr
1NPhEe+ZfX6+79clfZ2o+0MPCSpF6/15KzeaUDbA74j7co34btIAmbhubumh4B9q1/7218FTkMZE
4+tpfju7ODe/N0TxCo9uOmx+DY0AkmTHhhzz6c740twZjlssX7eFQyVD/Ca0hi2KrZ973t+l2jOI
2Q0k1zC2kBV+xmmUxr+F+S2U+YqZn6k50lq8InV03sjb19g5JQPTqT+IEK2sbva4OxhzB73esNJW
1/t4gGWjlC3CFNzAIQGavDMSez3GZBbSnHFR3TQWnXR0UWNaVrVj+Dz4e+ssWKPFwlGPxsBZjs8S
VUtu6wt6WCFEsnCWRw+IfMBfFVGWHc02H1Thvltm6DC4fhoMRN+OaCa7IyIBdTGXjFC17igim/hq
tsih0LU+Y3CfrSJ4JfZmSb7uinq+x50VOxVI65scZhINgKVDuVtaltPrvjhy2R5dfbfLF7vClxHr
WlL1fiCYXesu83SLKRYFNudGntMY2kLXHSlMtuovvfg3rIn62oAjC4ITlAg6edRNLyxMRml/cPm/
s1sY45i3Kd5iKlWtsoFcXlI6PST6kfyn6mTSPATlC4ZmfCX2GXimJiWz3c1r/Jde9p+nAsZIAIt7
EZPRwz0MKMQOR3IcUQxr/6sHzWIlHMnz+l5Boa+KfAQZ5kFKY3bwo6QU4YnzeKbALNPd0ChGM2zt
hvyqwMgYtWvbcdlIxvycfVpGZwn5/wY+9vCN/84A+FkC0f2Bt5yHnIl/WM2PBEND3jlUMUbf8buf
AWO7rbnF7RuM8w4aIlCaQIBJiwwLknsgk6KSMfZ3v5eITSZyOuzS8WMmYog7F6/7aerlTUmIhKAp
LzYR2cck2M91hr6xoTRlF2CjdJwGIiO5UMjSZ2kd7NdCeUfp+KMgw655i7D/IDM0tFOLS+YhsIfz
ZnoR6ykKToBynHy5Djcj5ImSOOUxEi7Ulbn6tH041P9MINGCPLQ/zHteOrppH+EpgNyu3j3ZP9IG
5LvoxTb89IyQ4M2DtmkSwuiQh/BYs/UAWORMg3eA1XSQv+zhhiredR+fv5zr0DeGtp/BGWQivBnI
wuzUXODgkMggQIY0B9HH2YPWi1xIAAPpPZAEDSq1nMlivAljeqpsCiAyde64/fOMd+8Oqy7T4DC9
Myt8rWJ9+O3Cl4kAg5r62rXTM/9G+R9STg4pbdWGgma62azQhMBumjBEhA3nucKPk+5tohxa5orW
d/1+VuhOemPC3WhF6D7nZrVh00++BILU9ijk/HhjvP1Z5qyNJbI69pGIUVDMAvo3Pmv99+ZWYztJ
QWGdqh9+FhbEm5qWR5VrYewkJShdwKh78n+s4j1NgMtxNmoacwjqo05ihmRuf0nzkDF3+he887ym
H6p2syMwKrSgvoFqbDwMqcAKueUiX+c450QWuvAFqp5LTN1Q5xH6XZAcqqsymImLmWPPx0yAuEUQ
VbR0842ADqK7hKxCV7rwXvCS5kh2sJvr2d5M4UMz+m1LhiaeI12wqMMN5x2sE1lAJgQbu0ozK1Dw
/ygjYTCcc54Jun/JYa+4LmG9273UvvF8hMV+bF1nl3v/sZHiJTM4XYf0cSM4JKt6eo81Fa6/boZE
W/wah3Luj6/gqrRlnJ/9DQMJN2a2mHqTXL6NmxyYT9OdUWu4piMqnRMYtbLF/FP6I1URZy1a2Glq
qUEPx6+pmcljNP2XKtrVcQ13qkjU4W7rm0CNTeq8wSJSPD4O6bAeSNjtnAptqdCh6iOVGH3qyM5J
WrkVP8YH8GL8RGyl5Was2xo31lCEZv8XK7dv4rJUbj4+nHZNRVEBsSEImZ1VDTmqHvZIIq7sbYB8
lAOfcB9Qsxs8pvBTqx4/NtmL6mt5IWNbxZpfgdTdVlNw0fWm1Sk90th689dY9x/Ku13bo+Fe8DvW
H78MCluxf6ehHrTqX/BtnwBz7N+MOe2TpDDp0H7c/UyV4Z3AZujew9rCPF0a+QqVNxruvv19PsJ8
JX/Y37t3V9Az1gfOSOD0+QUO7KKoIoQNxzqcMuEiC3tgwPqxzTBnnA5ez7cfeKOstB+NF9O0JQ6n
RLgPYemtgGDlyI37Qb5R0mxppSakstVjFBU2VGTHmAVJZoi/zcMbSLOq6kb1XZYo2kpE0xlGVdVA
U0NwQuRlDiU0th0fIPg158hTJbWH0PruB1s3JzYJB49YXIXUyxChnXto4eCGy9YZ6Btzg/2PhSY0
or23peXly0bdE56PS8DfU/zf6PRk9rqG2qoHNXYLe4WR/7UVxgR5sjnYjr5s8miQMc85A22P0fyY
4OSQ5zX89/AbANle4iKlAHzaVt0wJ/BW/tO7pVjx1JYd73+MQH6G6+pyAf0itE1+NDZSxlhCcgUI
1OOIEbnoFgrG8QI/Qhb+R+gIsuSx2AY7AWwWByU3xtopmXQgOF67Z33d32FIJk9ZiaiP6EtKRh9K
gepZZFELEMZ+orizbKypiDYnsFlT9uIQgoM/F4PYmbY+PQa6qWyP8osn57NssvheRHgYrQs3HOPU
y+AMRS4UJNWBW9TlZ+CxnRJ6vnMvMoww/ePXbpGRXBWW7r1WFwKykSty8W99AvNUjlHBXc317sdo
dgEgGY1du7+fz5axGLTpOyH/btvGvEs7HpBoFLulEZ/4tNsVflRDmWVFhJxqPd6VZ7wajrRdbKyx
gdBEitO7r6zlvVAahVKD8M/w8u2afduadeT0GKKg/0Lq6sl/709eq3vqdVpS/JX9WuF6bIFYibHT
ADeN8tMJhr05lMf5YyI2YAlK7+3N5L/vUS3Eq4rZ1z0tklJP9R2oNwpwwAmiqPtCacWviKuYqhmp
Z5glz4lwLLi5G0CdIMM40wYDadqMx/75t56O7Fw1c+eaL0louR03J+6Lbxr8v8Lh0gsKZ9azKDfV
2cBp4pihLiouDgd9Oe53jrysQE5Ec9k5bsz2yoL+6RN2l5KIv3yucPOKisWYvZhD3PwiyUMvxWry
of22N6MjQrKUjWM6udxBSIiNYZklECk3Qh5KF5NZE1tJw1n8TcaWhX1zpUNu+002JaXmjBXXbcey
lqO78QR4fpfPmYN2OAtHQ41EOvLbu8PWf+uWs9e4LSehJA0FNnv303Tbc7yVi21OuuS7ysihEFuh
DjBZ7MA4eTZp6Q6XlWol9APGfcPppg+gmypcAwd01ROTnV/LQY06bo6T1AETjiGp8+7CfuCCHnLK
j3X21skvgeRgAw2eoA61ZwfjfLut1V7Nwy5O+4QPkvs8MLn4l7FE9ZChCLME4+iSi/Dlt8e18xir
yHQUDfOJDZsiKUvA7uZy91s+KyFcfU6OJISjWD4qhBxpw3lYxk02I1TKfl97zOr6kFRinrSASGgb
lLG3w8BQqJOOWHqzSt6NwdYoAExm0wN9B4Egf5zsdaHQ5rm02xrWO5T2t25r4i6jvVBWbugwHkCu
X9nyANO6H0jGgB50iNqixRA8IpEVpdy1DAeM3CUJw4gXvM+a9FC2JsEB7KnPaGvzcjcGYIOeg4sH
aX9gpYTBe/FmyoYh5A88y6IQ6C1p1AFU82qWgp9Rmq8w7rSZfUQDnHDcnzkvjOz7DJ1WaS5ciC7f
68x2vV6Lv3D6vX5m1U/wWhY1cz2MT9JFWY+bo6IKc9cLYj/FANNJ35Y3yokcxZrlDCdh8ryMnjqP
yxV7D1MBiHXVj1y4wwjY7GTVlxDxlehshgjJJs2XqQIr62SbzvL3me8+lRdn1R3chsGsQ3G6giDp
14GOSho2UUSZkhkGfDnepnnhgpu8x2jxQmeoddMaIh0pKkkMt4yTNnbabGbNDvi/qk5ZiQJsUazP
/MuQsd5Rq1IxntTuKZ81VRGi5ueZt595sxcPPiZwqaStcLSBHck8K4ZWT5pRaCQA5dt3edqXD+8j
ETcRK+EqagkJLfhWjLaeRqJ8HofBi2BlpgRw6Uf03UCAv5ftuajZcWdlrxXZy/+9bbGP686346cY
wY1p/b3sYH5qgadH54zxDFx3YRB5iSZXDz4TRIx/9MD7VnA5TJ5qh5YllRZNKbLoV9o2teE7l7o0
EonpmCPcFNrHMKg85n8b2uPBaDmGOvXfAHRutEqnj/KkNuLnOptPP5sIRv2xxacUPfYBRBT9YIWF
y33wjACCQeDbv/EijtcAvlijpwXGAxzmkSrKkZ9l1k28aQOI7M5r6V5nPz8hD4p17MEGwEqpuuMZ
8xzPLoGI868Ueoycisc0PJysCv3wqF1R7CMx9l4SQv6YBqemTlca2DIdbKj819B72G383bzbu+wg
zwo6HoYtMNwd8ndV6GHgD0VUBFlYqm+1PWrnAgJ1aw1GP/FoqfN1SkgxqjEWwBgLmGJVgj5vxnas
+g1Phn/wf/UbDTloi++MRO1H7p9UUa/l89r9+kWwMGdQ3+2y/LIQy8Ch9R76Zfu/VcJ3f6VEURz9
UD6wF5GY/hcq5W53bNFC6aofbfNpNR2yZjaPcZuT5gz9OoaN/VhSgDTrRmcZ6ONuUjO6aPsJK/dA
nEbY1hCz8hAfM/on48oq5AdAkAGi7QXIblj9V5gEpaaYjADm/MU/3vPamhkYL2rT41upmevO7wv5
PZkZ7uDkQnTV0zeQSJxbar8BcPuuMmKUX3RXDB1lo9OAH/CcPuw3cSfGHkT+VcfD3XbuFg/iP6Nz
AtT7q8w4u1OcKi928Gu2b2pEwG6zIYK8E2377EvUC9blXI6sWEBZcjixz+oab32g+RIBuukx77l3
OrRlPiTM1UhTGejoUrw4f1nlk+LaMHXSnwAgLh4PVkLmNxx2Gd0ewNccg3WS3BFIBCvsdJS93Fpo
VA8/z8vLopsdif9XTQbf933G+MBSYI9IiazGDsW6PPZWYG8NzFr/X5Cu+jWLDv8bnth23AAx/pLU
PNXs7QLnGUB9FHtYOmA4X4BLxHlG3dYq21EOX2qeDthm432PJ/HuYDjM/HnGK5YDKrY07SPyK1GY
h2Du5tuB2jAZlQ5r0awlaGBQZTuvHx3B5RfGtNO9tN/siHOdDX2Sz80KZoS839cwhmvBoC1Thb5i
/TLm4iUj2JLFQrAqy9cuvxVp4Vac3CJ3KDo9HBsUgIEyiBZIuCScHTBf54bEFCtjBTh+WVXEwQmb
beTBI5iFlfSrXsbRNgHSV6hQrHpSM1EzQH+sypfHIdh4pkntZO+hVRVO+8yL4EVNfiSQnsP4B/2G
Rr52J+SbSGAEOreRtaOcMYrXE92n8o9hGWJ2si8OQyu/IVPBOvwGoRJ71smsMJUigDo5RuFy1WSQ
kd9lYzjR8W6mfZkHx+8dLSy66UOYhW5pC01Dvqvm0nr0vZSjdEtgPzLOjARiKqFUebz3yVi/HIgR
EU8xkMdvrlvZVc9woZivH8H23ea5y8vn4DTZlBhHrO8sjTcLQmwZ3BPxHKzy/9MI2hXE20y5+7Zx
HgWP/srbLeZq/xQXJ3aNp3Iu9nqaeyaKf9bPK4DTTNEI8hIbFikhOqhr+60wkm6MUiN5fDxPCQj6
4W7s6cwg+zX/6SIG3Ew6z7+SJ7BAe5UigeYuauB1My8wDPpZzVUqThRW58Tp9Jsi29u5vbq35GRQ
vYzfXe4l+U28px8EGrMTQGkGnBdp5YqAAu6FxZSKMCdAjSXtJWh/69HU7Qw99mnUbwCXQs0tg7fz
FOeVriK0YZfOS+t94uCAsknXbHmzYzijhpg7sZO/MbSVh/h0HRI0ZW7qdDCwcUBajV1BRtKNjKqS
4d9sEm4FfGC/qaKwF+x2+91Iz6J8dbwqLC9MmEuS0jKIxmiDENkQYME+nevSgKewNcNBRnYlYrBi
KwULG7B71Bdtw8rFrJ7aPwP6zuY8AgNixhDsX8bNaIXW+L1NTk0ky7cmpJiQb5aHsC7yFqmc2rAz
PDsQ9gWSgWxG65uw+bPKda9GfOAK9WN8fgSsH1K5BoLnt0ZUJQgY7ExLiF+7KjSJ4dAor7Ha68A8
kle2legXdbOeh3mmRhr3JCAXaTASTCuHRItUBECNZaZJWFIgkiOPeJo8q2+A3v0bXE/qMevRoH/4
9u2b+lRxuOOkHTT746mYhpGuRIlASeJXRZ7bGBuiioce1TlAvdZMzWOjjgz9tSYBHB0nSZ6QV/3y
5A38RodGVGDwQEuVDr3KETRGb6a8e+mOSIy6quluxXlqctx31eXvz0IFNyDVvw88RzemBASUdhTa
pOoYY9gxz3UcX+qfMQDPqMZpdZD6t/UlRluanF5dr9oIpJNYOjRJj4JdzCATTmsRWBRPsNgitbsW
qw0X3WXWKf4ExzvXwIJzYrK6VHkm0Ii6ZxTbrEFPcz+kFjmv+CVrHEpZvMrDjarZHEbb10L6aruA
B4vGbY8XyYiNbZ96CcHhiul8pGHoAlNGPZgNbZnh4Nsubhu4/p8u5MrkLMAHPgGWL4QlzVfH99X1
rtEcK68H0Ov0441zgp1tP/27zPlJknpVDs+CvLjGCN+TcC2dgq2slNuJA79h8astC85sDWxBoPYy
insLdYxkDLlgG16CkkXyJ50ew5SYyHPe9Xel3h8LlK0rGBLtRuFCWDR3ZsHTyzmp8BGfXZvmX2o7
sNBp+P3+ZX7rcd0qvtw0aE0ShYMnfIW/q2FPiC7enDqUeE+88ZxYPG6/Q8jDSarqTXLmQZ8i55xw
BkZSgtZ2dQnZfaegmsCwh5eRFHy/0A5cus75h5f8hCS5ceIDErJkakHWIyHSIoF6K8UAy/1s/6T6
3tvCEypzBxcrybENW14QYIOe4TyXZJrCQ3clBjuEtsL2/m67pZjoi0RNixGpLzXxBM5u5kWbdXS+
tISUupznZtZr191RiPTvZ9w5xevHqkmzWN6c0wuo+uhA356s5X9fiYrJCRwdI6k7YP97z/Upv/7P
jRHiFVyrs+MIVX44akqI9xfiN2qh5BR4YNPaxG7xQbBTbhUu+XvjZi9Ryw7IQBKFvmxm7OIbV9kI
kZDX3MqG2ecK+TfR0/9KqPXVQDWjiYiJu3u714lLofcRBxcKyUqzSacXgc1Sl98kHYulkdiZq+TN
YZZx4OkQH0hwhVL+Dt00Xv0iyQz+8/ZHn1IwbeCoWZG5bYzPsvaWh67NHdZ8bwrlNeA6n9iFSM/a
QD9X/r3GcD4qAz5omQX8NX5wJt3Hyk0+QuSlsynt/UCoeFWNwap3gfXesswO4eB9mgPBzi8I75LD
R8+ug30FiH41wvR84CrnIS//e5Pwusnf+5TZoAxuASIvnYNKtegRLGL2hf57w1JMldMO+H8iP+W0
J66TYN6YP1BpMc7Zq6vunhxa2qqNvckkZm0ag9V2s3uieqq9TI11LgfQJdQ6Sceq6oX0mzMa7q5E
EFpc+p6jRdTIJfy6tE0PAEF4xFgnfLCC+3s7aB26IfJzlooi7vjf2vRVmoKOJFGBrAwuIJEVzVYF
0mRQWROB1ESfvZkd+8FKThoUHhl8D6fefhlKeVfuzme7dNV8Wahc7xF17+Wu3rqdkEG1G8Cn9OKR
zp2zG2liT5nBwk9HQY4iQ9qUbk2LTFmZp3Jdtr3OXI9gTCUk5RxI0+0m6YSDaGZt0O5urBloVVxc
bjbPWpEH9/t0lSlTvMa+ehTDgYZa4lUOoLlEcOHIN4YS4EePx6DcUrKtPy69QXXLwPLeFqU30ECY
AFNZEJoQI1XJQzHwhD8A8TYlsD7lcovAXkzDC1tGSDhJkdlCwFbLXwIVdFeuZfcMqlMWIps2n9xi
TpyUGN8BmZ0JMFFU+CW4vmKjD30byzfLRN/oClDm9tK4zTFeNQNseDZTpWZNzzf0GYc49r+KOThn
EWfD/snmJj5k5qRUBVdY6wmKJ/SL8fapKCS1zwEDXyxj+tHrRIv43kmgCBIUU5fo8Knva2acT4zO
ShKb5iex1M0iM+iCiekUgIL1+LqRclIyHBVLnYtEBsLvTRxbDdPj2OiicMs5Ek23/MdKRoookjd0
QZlMIBmGiXkZX1sUdBRH2fTThUZkuAX2dcUUFDoFKy/FlS/6fTs6HHF8B65HaKuQsF8dd1a7Z9XR
AEviAj31yJQb10eG8epN9Dq1jAm5MKSPn8xdhdh+qLG5bV5K0N/++AKli7oW4//GAVZIQKxjcX0u
XTalrUTm3wi3+buqlOCNVtpjWpNuxn/fVhptqpH/lPf7ljEnuKjFS5I5M0e5gBNUU4AQFA+fZi7U
SQtQV2r3onqlgc1lQgqccffeoImwH0bvYTIXHEj+JZMcGPyBUpAnR0v/dJRfqWuj8FCt0Dcs25bK
DDzCLaSn/r2l10DbM36fdD6d1ZK6JVPlSH4w4I8PFq9miojnbABJceTQ8pHtqbKzpE1fpMemfV6f
zkiH4h57d8VxAZtEjmf66aJsa0wS+bkz3IIwQ6jm3l04+W3eNBD4a/XkMcrvktxKs7P3dsAaqYKS
XPFdZwyFAu/e3hyHV0LJAptQzaDj6nbTbI+CbW19+3ut/4PtpNwHixVAstLU22ESWXiZ+RdQjPPR
q1N8BSTWvMK83REhkBQqDTJzjTwFScG4nNBZJcE1cMuFh+rsAtsZuWYIajX1MlbseZ+j92KHKAJp
LTc+ZMsRiDIDlNXTvqZEgEx5aBDARp+1FLM6Fx3Qsccaa3CTSRJnxupYEBsZYoKueg9+XkTU3MxZ
a/n55FnJyG9mSZTCe8zufOWTZA+vMzOiwxpgO/Lee0T0fWcigk4GerLo+J5oP6EE2/a8U9bIqn6H
G9aop41rvoiGL4qhMuIwKY7AZ7m6lV2VA2fYR+Mb7QN7H98FWHtbJxAtX2hYGM7Gj6LFJ0oHRlxc
dY3sCTwjXlHj9F6nk0LSahrVPpxkJs818cbMAMPSNfUhf8y+DvJVCeeCeEmpfjyLV6ccGWqf5T3V
ShqDhVEQP71V3SklPvhA/m0y1EZ0ujcYkj8wHF4KEpve6j0w+/dnGMgX6Rwt9Qp+pcIbBMqcMEi0
L3kg3jjajjXsSDtpe5ooujRXHBGt8qsGt3N1pyw/NPwps4cNdC4fZrQJR+D/oC0vRmo5cMLRF34I
2pQvU5bUdCBA/GFIyzmNbC4yvg3yWqG1riBPMs9rRwoswP1Xyg4FdTF/R/ZW+w93KvwscXxilCOi
VyIyzuUrli/QwQZOl+ByEe9Qf/jiBqNE3Felf0m2xnfhFsejr4idylHHhHGnDHz5vdPJm0ynnoYb
+VX5F/2nJRgUBNoc37wA6+sUkDma8lNHYeJX2gkwaNryaTuxHbqbkrXdskH+Y2pNlYJmxG063WT6
f/OyOs33lHln03W0wN/ImvL+vCUyWce+BiKYprqZu8Zn4iJ0WNr6qnxZ3kH2BxbuQz7kyxPAZqQp
wGc43yI99S7R2mGd+xuABas4ssTdAJSkboXCfVGL6lSuRJTVMMQpypnm3tvdTQ60bXsEqfwQ+sz2
zG1JhMLwMh/0tlkmdcMwbIfeTERlN/vHgeh1QNNC42zM6TMJJRO3tg/lMAkxpQgmAFOoSKemCfaM
Po+5B7alfcPhcg8YuvnypBnv8LF2DJEHdSOkBaMVyu2N8zLaxmcPm5ingXBJHvKRyI3y/Xczayj5
pp7PdP1BFSGhZyRmFuOKSO7g5nA4p6Z/NTAGZWzFLHQdJyVxe5FvNy2xsotgBVvrx0Z1xkwq0FyH
5Upopd+5mOe8Za6F8+LDxLgJv5mqv52Yh144hJ8ghghsqpL6/a8QLqwK71o3Wutag8mLxpXN9kEx
2RWR7z5/eypPYtfpHTwkdkuRt63V2hqBRXABK7qjF6g5ujb6w58xkxW3bkQfwEZLFfMLCI0h8TkW
8VRBvUAYWBP6noCkjqx4QGCUKQtImWoG1zN5H0s5MYEcwr+S1nQLUI6JMq7OvrUsqEJLfjK7RL+w
gZ2G0Hr6OiVd7UuQSt0fEOi6MhXdDoezb+fqWr68mr6ytFFZrsqA1zwqQfQwqEzTrpzdM1crqA2m
5zcT5GX0VJhEl8DrhYY6clfNO1mECgxN0xyevb6Uci48BoGgZMDMuF1DmhfGlYp3trQLdotG/A33
wgGRT/siZpm9HYhZQ6/2CbjrvrGasZyB0T7oGiI8P0FcPewZo0NT1M5PFdzWG5FVGFgn7X7ufUwg
5fZ9rR4ZiFIKqKHL/vlH0B0GJfGwumiZR+5x9U4xiaoVUgn/tLtyTLkq5KZYWCXvFxNDiLRVLBe6
LzBQgmwRdJ7d7f3M+PZCng/RjTS61LVGjN61L81vruV0fY3r8L5IvEbC7yFrvodZGFBN9g14u1P5
BKafuLFEsXd9PV/wLjvHU1Je2SGmHb+EeXEWMv2FjyN4FVfh1Mltu4UJAdPZre4DOZPRQcsI78c7
Dz0Q/xi8KilElMObwZZHX4U2UGLEPqq1PpkYQUrE0+aCfsus8lNwKsqvBR6lnj9PE1VYlmsP/+eI
i0mA8Nng2DGnLTatFQrmlb/JHJnbwf1EJOmDFAGgXFIXsynnQHbjJLJW1Y4LlCI4rxbMaSL2FXnA
j+zW/qx/j0nzcl7RvEDYl+lKx3qvE8FBoWP8pjypD29Wz93HsJz+6QxYBD+21FeBnh/kPIVNfgqX
ZKMs1yPrCDofI85OgauT31zPvpULu2smTxjxeW+LvjS7hjoKROKEHbRf6/d/bnJTTwyIHYXKpMKk
1ntliJjo2+JFZ673+uAICe7fwqe9viJTjgpuDZmvNib2vAxaJPxLZV1M8HjQjSgK0UMQ+44CY+aU
8oNPWwOEzaqt3wwE4tOszW8PDj9G/FZ0bpAbmXnB2uB7IB3CIcE20ym0XcfsSTwgwrUCiCR68FxA
I9Yn2sEuD9zo5bVI+3Pk6YOP7iyPKqyyqnqTSlKDCu10dR1pE2fIGaQfN/7OaLqsJH61WjJqkiwb
Y/1yXqq7xJksNKQ8n7IUyuqRq+7qmR2oYDDaflXjB+ClAve04IMXlHdfe/05R8vxit5ttMEZWlMv
+4uLRqedINKyGUUzZu18GXLgk2v/wm66WGNvRQgFxnRc+DDY1M2FEzfAKDUF0Kcu03HvYkaJezSs
zax0pjA9zzkUxEV3NUpbmXIEnP/ZXv23nwCg9kCJfFa++4Q/zjqsB8kaR+Q4j+UtZqvw2scxtVSr
aq7e9D8tyIHjTvRpsda1IIQ1Y/UVr7IiEskez0XRHsNNEREtjrcADwXtAan5BStJmLHeJubyDyEl
aQw0mfp4kIhM3LOxSV0PEKKPf9VvF/hlIRoB4ovMsUpNALzVrnOn2L5ca+Skpr8dL/DqkCHRvGtj
42bDsU2IpKE20bZPI+qrpgYHJleQiY/JvdmdPLf1UBInA+YZbJGClcBQjPlHL2ICCZntkhMvZbQk
qVDcXZqopjgvsRyUy+WWrFDed89OLJLvC2XOQ0Cc2sNd2e1IfLw2F5ikZoNpYGxZHogEbplKsU2T
1LIrtBvhhTe6X6XRn8SNePgksKE8neEnD61ork1k4eG38T7uuexr4vD0RfzmbOkauy1Zyfo0OUjS
RKfvRpl/VjZTHcUPkEZyJDu8zEbRWohefLgISkQ095E+9AIu39besl6PBvuK5PJMhPLrQJSxFEfC
2LQEmjnzh9G/Cfvq2cLbViCKewcRmzRQa6UDrpvt1E63j9+l3rfWdresfKRgFcvGJ34nlpzqmXPq
cG1vqJq/DvkF8YP105R6sxZP6BZQJODr45fd5dW+aBm8WEWAheGdTjukziLO2yUOCgpD9wvRfFBF
uz9wn57c03Fqkajrspxb43rJ0nn0tIO3OOKcTUitU0LP+a+Am2ig43XXt+jq+aM0ZxLqdTso7B2Z
ZMeBdokxQ2U8a/TTPhYfKqd671ihbH5U30z8WOkf/jmvip4Bas5vX9X2KTdiD1g52qrt6GqpqImY
R5rw2skEPQS+t9AfNGqYLfYfnLrPZuWAMxDLQ4eopQ4xFnwroO05Q1348G/CKMvc9Wdp5NWvzNli
DO1mhY9iUwm2pU3m2Sd3Izdd8FbMIQLfjked8EveWcwubVseXrjgoXvpS/igRgh79sH1heWZiwbo
yQf83eO+nrc3QT82CqbJ27cQ0sxT3W4XZSzTAariaak7EihUh2/ipCYQdTcnZIcOr6lioS+s5a4k
iakcIbPmudumgkjlUA9Z2Jg5Qv2y3utgf8fLodzOWXTz/DnLYUAszmjb9PAFB6rvEr4GMT/5LMEl
952wxLAVG0uwo2VdWtaIz5ylq7g6UEZutk8LCdd0Y10RvXW03Q/JpSaQZHv1GZTqseQuuqPaP3ZU
iT7WI8hmWKhHlTPYnINdJ4eo2BKiPnPK5vSL6d9sTnBYVqxtBqWlmaKT4m3pZvqxk6wW7G2AOhva
8ZYOsW07X9g180xSqssp3pqOS3QaheL7P83p52QbdLWRdL9KicKAbxeLHJgjlgk/hYFniOzO5qgT
37mOcBzXRS7OD6WvhKXm8ZEs+mmo2TZL7vKhX8NyauPCLT8d2+cBpKV4pvIpvz3dJ1ZPaMUj0SLS
sc6y9SGpuGQLM9hLFLptZoaWQyN1b6Cps9IH7S4wmRdIsI8+fdRtBlbNrd1TiiHrNnitsd9kZ6ON
mYnin6sZdJhAV394z5ELgERh2EP2exGhp7/IDwXm5bMaG8Mz5rhZRa/TGobBKzKqESv46hXrOz41
LrPmsCDkckxWavM3eoykooTu4CvCxU7pbDYMAXWSyx8qkRyBCFLQuP3Hs/YUtLu2zWoEm690Lw4g
HjpAWjXhQXfSYg/k8P07oscLoPwCtf603k3Mx0IdMPCaMppKTkTRUX5Eb4Aa9xgacqvOuORNXp1b
yFnVifA/wJ5uuZK7QU+BH1Rp8xFeJVtVNcvi+UsLQQjQDGJYEpoul9WPitC4i1h1JRN38w2z3Mlu
JL7EF2YKrn49Cfq76NMvCsHG9b56CEER2OvcldG6/szhMj/QfAn2hoINKlhpE+0WnWj5Mhd/heIM
evVBL8FEsSYZUO8YzIyFd34p/xKyhTqxVzRsQdSzxs0tRZW9YIc5Y34K1LL6IdBSUndfrDPLr8Eb
5bbOQHuV26WIaVdQz8jEV35gBzYFD+mQcLfxDBkZ17H3FpCCfTTJydmsjuYWwDAFKm3pNKbmFa6R
OmrokErFZRW5Dbl54xz6SKsetYEdAavFKAlHEXNWAPvTPO7nDCv2bGQ6f2OAT2PNyS/YUcb5c07D
Wi0NRIGNirIdlkOyJvHOaKyfDCTl0zlhheyDdU0cvJpEljBQ5ExZYtbIQZybP/gBLf1k8tx/7tsC
yVbWjpYbO1TzM5bUtv3ac69aWBm3JmmW0aGAUOgeQMYHzXB/sUxAmF9ecDiwRsmWDCiwBMUpYdPz
DE1k52F6TmpfOK3kTzg7FKjV2pXreU6vvzajCvHd+E3hnhVXt+mBYxVDgngka6eUcIS+L4i04Z3k
Zra3l0x3l7zsJJvuV3y+517v8M11uXUA0i7nj4S/4FVS22b7NWi9uKZyc5l52KL6CD5x415ZN9ux
jCjtZFAaSrWab2QO6YxmPWHWOIzPeyaXscTn104hfT+Zanhwvo58XdbNSPFx2Sk9wk9wwV0ICxGq
BeJgNrJ3xTRKthh2RASXh3pK6Cvl8ztghy2JKpDH9Zp/1qWyrIbJr6dJLtK9/AqFbuFKSoJcBPSL
5Si8YyDrVTsYs0WFF/baxeAVhbij0RPOeudJd85D1+uwOikkxu6dzIRcT3eA7ITZJTS+41g5ln9s
X96TATAH95J8qOcFuDJ9mavRYAfTCP6YG68kC48FiFev/i+DyeHUecbyStDU2XRgL4fEEY6xvsdp
Bg8HqwidpYIDXcufiPEFCklOOaT7+M8toMOAGGwn3GFqip0ryXFG+J3f/l4nynl9eyLJrnOoppb0
hPnFYRrNamuYFNEpTjcJdFTbcpznwJGjP5jzleQXP3uhg7VOQ1UDY1e2VHjo3eLir0Ouf3XTrQLi
28aMWhqcIOVESlZHWSWvA/ZUmODtN7lGsfLT+6p04a4+E4l+q4EbhkGcr10vzWUIvI3E9tmAVJ6B
aQwomriQMah+KnVQgtVE4UppqzWV9czI5WkZKM94enkDbfaidbBDsK7O2bFEhUC1j9vu4zL9BIXy
3U51CyR1glgOMYjl0XiW15+v2C7nnmSE5C0RCCmY5NPd9qH9W1da/yKZNJSznXxqKOEZWunCMplM
BrPLTeQJVdbEUuwGRQPJyyLykLvr3TNc7m7YWMa+Sd14q1GOn0c8btpmM0ws+GB1rIXOoqv9LbFi
56iG/VKdnbjOdBCtsDaxn8xpBT+CGce4fAK9RLk+mrbR6hiXrhFAjtv9LUQEGsCu04N4kE0gjEmi
Sn2hU5JtStXNYsEUOYQ+IPaG5M8YPlzxAzpxG4qEpXPibKVRq2Ro09Ynt15DF/4FYKYHAryI0tvg
JkGRnpuLHRYpmY3kCas0+lmlqqOGS5sugbuk8J162Og81AaiwjzAxhXjrJ1AnooUEwan474MxZL5
xwSRfJ4btEKy0WdWIey5ilWbOiSuiyGTEWBnoJZnLCbQJsJ9SUq/jE9hB7DVCS81mKZTvMqLPyhZ
iAIRChDbTiUQJw9qKw/FkDd6PeWIwMJGJIaEMIA8VrDEbAApLkuBmARqaCS2WTTSYPa1U8/9+0xX
36KX5iFwCmNZP4S+1qxob2bNa+IGzqnpYPmgGTmT6BeZ2oCLpurhuJQ0NauNvYYxQ0IsSoiiuMp2
JmvMFM5s2DCdzMoS/HVmJVubIOzIK1cpQ/xGDmVHx+yhW3ssMcPU5fktM/SZ9Xy7i4ncL4lNrqcj
ByumnCnTtlsSsvA7b3mpZ3yDJ4l2o/Xka/dHGNxn4+y2kQFUO5z4AVPEDPGE/Br/5UP7eMhrbY4u
3Uxz3z8NFNbSNtZFayyyMoM20BF+TBUt8DUgbTfG2Z7CGEeVHXbEW26iAEV4RZgB2dmY8PcBHk62
06NSat628Om11SsLicpdCRVmBpPtQQvaW5msJDiyOLMX8Y0Yr53PLXgq0z1lUjWbaT2xNGcvrsqa
5qCHScppMF+X5NLXKXfqeQAEBmp7Yo+98IBpx9ia6dXBNs3e85oZN8r7NYCHRH/ypeJEN3OIpcEl
kH4dNWJqERfMroHJVu8Kl9NPOEjuMbSroj/a++xqhEeHNR38iYAynbjDTg7Y8aK5SUf6oYTuRync
QA6lxp0M4qAvUneYHDVp9NJvl/ZEODbTA6JMY4RKIwds8PfZzo3XVtdbDhB18ShIC9M8W6JQ4AUc
7Gdey/cArygcIoIftvPQ9FRizvvpWYiyg/RapAXK3U+jN+nQAQsTe5zDhQOJ5zIuKdGzh+nP4bo1
89pcPvNdge5EwW5JArVZlFvb28HAfxRiG3Ws0QY8j1xr2iE5q8OfWxCJk/+1aagL6TgNYVzIVCko
JjBOl7fR9MFvO00c+a8R6RXsKTpxNI+dAc/d1pm0yiS9BL6WivVDRqMGN+e9/uIlH8vrLAiU2CL6
SswQEDS0lVZtrqK/6z5E5Rc2uyInAfVDFIpYrWALRV2caCQ5fJ9D0UC3wO5UhKD92BPTOiX+96vZ
lJnUWdBs0z/bA+V95oMcZ4SJwt1ixwrKt5exDVOF3Ivi0Fq9eh2DnVbMo4B8t4o8xY86nlN9g4cf
OtGtOXYPTEad7DfuIEsQ9rzy/PFQf3sKfgeC6QFZArx2w47ucQnHp8mWEBb6hPv1/OpjGbPeXfsa
waDy8Y5CPnfF7Sl0zb9uzHdIck2t+MZ61+wvRlsYo3eiAhF7N+gOaYsZZ8Tkpr3MkGy0wbEyXZO8
WiR3kgw74UhX4Q0W338kxQj1onu5AFHDIyIeI92goQO/98hkiteK6/BoSjE5vjroXQLrODbPfnGw
aXAKxfwhRo1nzgT9M3T3ZQAAWlEkefIT6Zxc7JQ896rxc39kmd3Qs4AhO20e++bRMLxI596XwzB0
1FHnEaPDhyBd0cULqkUHyI+tK0mWXfnCWXWGOc2RNumtUPRVU/pesCHBQzot0V6kgIB0b8Zej9LE
CXUQuvdeEEQxzLRJ89VQ2dKyEHZod8c0HvMagjzc7zIXjzJXziaAZ10bUONKYRnaziqGqQ2q51vL
nDuwKCl428xT4hNViHvOveKXQ9LZKuK2QtmyQj9hhCKsLHgvyrYF0vXhe/37YyMprVM+yuuMzl6g
TNhC8uykpmzmvh9bsjyP+sLB5CTJCik8gLet5ZkZj7GKxsmL4RnNqOgmrSNYorP4N5kU6lmtP0LZ
JaHzo4Hr4bagnEfEtFqCMB/MThGTVSmiRuEWeaqr4aZSYhCsZTcMDTLAHFWFMIHXGexzzjeFoPNA
XtpiLBZyZ3B7Ie2tLWG9F9Ha0AEO3KwASpCi3xXB9s5EHXDweAmcWPGNpCyMKGNO+XfGkaA+3Hg7
mFmDmgWmYeipkmt3VzRwjvFV38MvRd6fUahkOigfRucUOriuIgsiBGaNMDO4jlCugunnaJtElPRl
U13K91/U8eGZc0Lvbsvc0wcn9HBNMX9r1xTgC+gfVUEF7yKHcTfp0A05aHg12Tx2/6XReLC+yGMK
kyFd2nFR98eyLkf9JsPVp8jM9iJDDPU3OWJEZJtrp61cuq6pLPdDcUGScnQJ+w7yD95T20GOy5B2
8a7pPDGroTollRlvANQ9vxMpi+O/SBDPS1K7TotgGt1QSlDim9U/vvGmNQ3I6cO5e0Qa9j8oW40x
Sp/HI83ZNU/CGl+VYBF5LfRJBTnl0EjUYmGkTq4nDEMmfkS4nvFFDiTMITTNoh1J04zDZTs4kEUf
k6i3qVKIMuKa4d6xWC6W8F7iV4f1bbU3+oKL2hq1H18Nhw32+Ma+7QpwmUn++7aSQiHHmUpBXu5T
xunctLZHfEmFi9KsS1Q2QWiuoGDqxIaj0IKlNV6JxpgQfiCMSRQiWz0qTn0dFz3Vj+CqX+mTSzT7
oZIbOqkrLcbMxfFtqQ8tmpvDD7DRVOhFRlUjqCIpyA01FL/dcfzu/8dWa8MwodnA5UnblWWtFvVl
kcmSmAeOtPGkzVX+09WitsUfSbJQ3//d4UzeHf0+uNceiogl91DYtCPK32Q6F1hqwdv6vdemfPbU
oY0Ju/+GygVmx8kHnJxmpoN/QXfIpouFjAtx8si/bv+oc5QPYmllksMg3FpyavQUM7L7K7GlYX0s
HmcgkZazw0pq0w44STo5qMjZHIrak7QoY3zNFHAjcKawKSb4LqHTfBZB2TzeE6JHUo7Zta02zup3
PKbpNALIJBswNFwWm+7CxvtMaEmRMCK2OaaAsDS4qnZwTg71IImAHk5JO1cWI0hBJuyJYuMVvA/S
KN+nbKKyALBdGyGJPEDWOZ/JPr5lWQSIScf+SfrKYtNssITH2vWe/Ub1HMst0hd3x5Vy8FDkOTEC
DjAS5aKHseBiT1jXKjoIPB8iPyYI6bVJo3IZar2DZHbJePXb8SnuBMkIuYWH+gw1kgbR2clOXe4l
4qBPsKd1NpmxnaXnODqq+hV/XdfnYM7aLbBdpAIvZy4QIbtAGAcLrXC7420tNBMlyWCYuVO93IhU
SBCfMMLapZ/ww/tTpbFh4Htjg/tnOc6jj6NKu8jEKCDlx/1Ly8lyq+FFhpRbz11XEeXKiYdtZrQz
ve3fZGEwnFYKt15TaX7rK2wFg37JfVJLKwsiNJWfq6yGW/hD7GXiRnl6zk1OhGTn6YBeEp5M/DRo
Jex9mJppjWo9P04cP/hRiuSBESgdcD2GKILQu3vsviaqXxHULn+1KZXRqSUPT1dEyffugTriH5Qs
Tz3OzkNeaG10dCQ25BJABpZo7isUYL+/hyQ2RIlgo4zXeZSSzP5WOoaJEmv251xIh+F7M9PMOKcZ
aO7oUmNufxrk6Q7AXKvRSPHi99ArbXHN/b7BY7z8m4JOFIZ7GacsvuBunyz0/hCbEY4FXQrRt/rq
Xf2IRlOqpJ2+sIpi3b8pmzDd+byfCXZ5uix9tVIknISzscj1ysSsyCmtyrmrgXvJbQbQxiF3u+q6
upCXEH5URovmk4xRfLj9mx2w4Ljzrg558dWNOHQZXMgTz9xPfBhZRK9X76WueIQbPlWwrYsizQ8w
mgv2xgWbOAKmWM47NezP/JK7TgMZUmvozGNqrvPZGhR8v+O5HqB5rDI93L4TX7nnQlI4WHyAk+fv
J7/l1h0nqg2MstLP3AQsd39kBtGEKN/Wodbji6N2tqQKOHBgzaRWWQk3MmTbGJquViM8jtRo6q80
n22j8AsBCPqhleZrkcJl3+GLVWwsb9OUXmlBWrRY8P+iKCJweMay9akudNmkonm/MbB2pp7GiaMR
ze0ACr2xTGaiU48gwE4kYa86nQ9uL9vVgNWY5Ew8qAC96kLUn3vIikX5q2SLsw5Fx43NjqL0zfV5
LC/mPxo3yGX//GCroo661G/eOCdY6bzkOJLtB8w6Z/vpynfoNjGltNwxabBygGR1SUq7XzlYG0Zb
dyqPfXE3PatWh65cdKWeLgWPIbvHWGVI+Gu22+TB2mGt/TCu/ASYNHC6hPGlJPqDaDs/a3qdEnpg
78DUTc8eWwekOkzE8iB7LqgFx4f2Gkq/9z4ZC7KZsHv0jXydqhQeFKlGOnd3ig8fVvs79dVE76Pf
/0LP56g6NRLe1n3fYvjqCReku7icELmjQPXVf1HFyd9Q36mJ+whtRG5srwMAEfOHtjcjIXL0DpsZ
wv3WjUw9R5/GKnkOwk4jIVr9Tog+k9NSKuL8x2BN5grtPomexKI3QWRtKt1PrZMu6UVwY364nZAd
mW3Lif1iSlbpJy8Kw+kx/bzwYlfuMUxrN912Naw6k1XTafQems79Yb497WdOUr4bRn6yAzUFwDMH
HWPaw/wKP9nh6VwvNgzeazfQ28slk8vYoFbAj0nBUNoGBd+6e/ZbgzeYABTMfxOA+aHbE6BYaL94
W4YrsTiuVDiEgUI2jRRFprHU98Bni3zgbZ/ZbntE3VoUXKOBN7SxKCMxv/6zloYGiL07i3Tqh4sl
vXFDwq3zP85AkrJP+iY7AtoxQ719er3VgdXfhYzLSQ75oelHIp3yFAjE++00ih+C2sZjAeGAn7UV
POCx3HVcenlOOORR9HZkUkw21BkwmJ2YCmkRhGip/+yBXmBFeS+i36ayAfcG/PAtdvr6Kj/pnt6+
VnQt8E3e4kFEh4I5wUzE1+PSemd2wLfDLLhlNf+Hgu1Ya+6nP1ldLfdnlE5sQRaYjpLgXyDkYjfP
Dwj9D0cLgUauHuUEEot7Pu8cxyqaIufg28RmHhremp+G0Lsr0ghKBPM4A9438jkKEaa4PfAM/m4B
xCd1KahfD5I0/4Do/nuKhHwPmxXL713lTeKVEEqYCEOm3VK4poPv75kmdqVHATBk/vpSUbbeYg8P
3WF+UTjzkHpVrk4XMvPLlOkbe6n7XaqtYaD2OumxrT0nWItV8oZXf/XVubb6UwMNC4gnKIPhytoB
UFUS4Aij/879i3arUdATNacD+vaRcDgFZRDnqy58wR84Rht546jWF4i0x0+1pRDcb1IVaIFe07ru
v+gXGVYUXAbtzInU0OGHKrz0tl6t0j6roU+pKb8QsGKuCv8e60IRw3pj+1avrmxLXBA9M8nUM05l
4+BTg2qD3QsprvG81FFQI1LCrZzBh/FMt1nxNno8MJ/2+Sva43KEgJfd8B+7W4l3SCIq9SvnIxu4
1rYbQe5reNlidBDAE+ErxEm84s8SfzLZMSY/4A0/inYVzLDg1EVaI/JoruhpytCB1xSKMc45bXTM
Jlnv9gA18zLJCouV5InBMvOwKgWdVlvVy9a69WYQVI/Pr3b3gz5z/hLDvFUkToMunkf5Aj2AMEcO
RbFlpiSgj86nYJPTFs1KN0Svk9gq7Wx58tltavLTekRRXxkn492IvWnNFlBIf1pa0ZbbnaS6GqNr
mJSiPrG2xe6vj9/Pc66mNsPGJ1jgnM7qAS3BmG9iuOEDaOlnfEm4B2f6xhDEQY2UgreRa+pMARbH
ifBDVmZAYj+mrCobthb02eQPQxaqQFa2BGpLlCsE1U0FmsxSF8U6Lcy9iUB1uAGqM0fpw06QxcSS
N7SONfmBtSXUYXHw1FRLTJIjTPM3hv20c5wLVvMDd8vONSArN93NsZfpXVlWBZ6YiPw0lEEiWyXK
smrhyJUor/kWTP8gYbDFb72a+NFTg9VxPCEi73JZqvIRGRim85eIU2GVF53o/Ax0WFjeUwqtnmqJ
qPnvuOv/6zo/9mB+Dib8libbmun72eLw6syzDI8PqQyO507s5cGN5kDlJGsMHKMK/3rpxnjUzEkP
l2ego/brHoWuf9jYFZRd+944IV3slSHFilFPqjNZvSjOyiYfawi41mVhYJPeGc8msvigC4yVsaNQ
BlprLxWjMRi3xpM5QYI2rmCIFNuB2G4rDbUdUMf8Tz/RuktTACSjsAYB5mb06W7BXT5Ar+6I8UjA
jW48UdXJfAqqOuKHW/snVr+xQbbUiHTkFD77Fcslh7EA/Dc/fOuRyFOAJF6MyZaHr4SyZThA1rdy
IIOWabdoLol15Xg7cxN7TfN92h8BG1nbC1I51qmCaxW6yVaaMPdRDDGLqeICmOmDp3YEBQlylEnr
S1+IVhxS0ieOaiWgSjfVkkzAZIRz+C2EbDgX75livuACmNLkja6pOKwSbb3s86Hltz3aQCGWLFCd
0TQgJg3bUwbw4qscKgfy9aMSLvezvHlm0ASB2WteBDVYjArnMBIq6+4aFdD1Eo9KgP7avPadKfVB
kB9cww/JC9f8NNkdGo8z+oRXpe6GJGdxlPca6xamR/MKDxZv08Ihc+v5ZEvj7bd40VFtliyCuF4r
M5kuhWS7Uj2PSKSH8jykNWTnom50z8AI8IFcu4VlBIGkU0p7sTeYHuVOtUIv04bKdC86Y7+qQ5Ru
iCJ0Znfe30jo7Adfzc0lFShYXQPyn5lELtXUAze1n/hbDxocwHxQnoDOkNmLFwARB/uG2B1zcTiy
p0qfpklIm+8yz/nPXgzcm4U6yMNRo3hlhWfperK0ui4Pd9aiJyJfhOe0iF3nZ9eQW9/s+Hr3K/E0
lxnMhpKQjK/lHclNDcaOhhQfYxuiCD/ftExlDyHVb9cSTLHn2Okoimzfj/V9/cKuF5XR4Lq0B9tj
4fAFFs/PU6ENy0rBM0dUutIdDHxzta1Kx0/jwuK7+whCFhdLhbHfR7SmIClAxwC/WTlnBEp97PEE
9ePKLD5HG59rlHtMNzrgs6bGN0XhJVeKjSv3GkkYmlNs4p+FYcSmwwM/UhHBvHFAYazyHw5h1xs0
mEfVjK8PwJxBgr0DQ63yR5/XQ+M9UwsBFf+ZHD0TOenk8j3yri/1mielYfrLt8/OiO9vMTQNjnuu
FhaiTB/jxtTvOAsdOoB5EJwoi88KBcklRAoHC5wTNOE+7z2mGdekXIufqnLS3EPnU+d1PROxrgqm
wD8zLBbjSqKGSqLYZHvI7TuLH6Qi5ZzMlkItCBDFbBj2wxS1siGEzDwgi95SOpvHo1COhM/Pwkjj
cznQ4bzzVxyYMKcQBwkJbhTd/ek8XDYWdKRWnMaf7vg6pVENbaaJH9GT9N3B2xbkT+/+Hxmv/sGt
RdpHml5SiTFr+LB3djnG9Su7zALiVyQM28JufR/0B67KFk60XXjcefBZmjnQDR05xkdGKnm8r4Zh
pXJMR5D3pgl+aeSLbgMQxGuajZHygFTQWNLvz5AKZuiVpv7HAhI1zvX41/qr8JNlzHHcPZwWui0o
NR5BhqGHuvmLUnkNS7tzYMaD9U9Fvss4RSeailrLny+dxb4emYAEDLFeqH9h3gEdgt7EZOO18lFi
0TFgr7ZhXFO46du9+nmCq4JFNpyueOiOXA1qfUPicMPhnD/opDIGLoCJQHgsVLZHg8qwckrzFHTG
+mkBIuYF9hehAmg74N1LzEqFHzv63R1nqhIb59+EWUPfvUoOSn8l484IyAa4Rg/tTMNTl5MSk/Fa
2OOuyYiXdSCVcw5PPhXPf4JM3pDqrS5dLISag5/4fOiRl9K1+HfPRlxI/4T1IbrgB0yg1EJnhg1i
glF+V18FzpouoPv9kBS+g9BIC4ffRNBQPSgjxkxIdSPwTrmj4wXHksM0dEMqgYSsVTZeXcACgAmR
o/78Vxaej6l/gJNApB5+NmHKHCmb548OXCgvBlwFRw8dac3YBVktIDduWG5srCJgxRXGvNOEEppP
Sy7FRc/oYkWwVjzV6BSjx8bsz8vc8miScA8ZvO85H7XFqd+MunvBUNZ0YEcZ61InwsHmDm51Yymo
kk086tALnIFn0ncKswQ3++J1ZOiS75YfeYb84Ob1wmESAFj7QfWv4/i1E2+/5dacOO4G8mNfg4X0
5Ja8ZWsfrcok5vOVmJcHd0FhxLbXiPKyrM18YOlLYoYFdENi4bLU4VcogTTo/q/0l3U3KkCMqIWT
CtrXPFYJhfzTY66kltIQHRplmroHlAKF0vlNYfheuYrsNkj1buFdVvwa2DGffQFfX3Sgawj9FIer
KoojlqnI3cScgS1L1gAnV39xrfQwtTvQxYVspzLzn4Jb8sWjTJ0Iy6grmUrnmmNk+IsGJ/hKc5xM
S5dhOY1g+8CQ3/OXQgcs/UL4O5znAknOq7HR9uSP7nGV783BUEmsULLT7fKqENAITPuecqKautUA
8VHWxGt09dyPHdSz4DnsdWZWzCbxBaZnMOpvgmupW4PHvgaR/07yib0ZL4ZIgnmagDXcSwlkb3FM
nA7Xg0TPviaajjhCW/n0rTPzoi7glTnGnklUxi7k1gjszJrJGL8gSZtYwnQOy8pgpU9HzocjbpXm
qAcbGJD7UkL5Tv1syru8iwjK8OxwJmvy4ipyTfC5t00DxiIvcLzWMDHga8KUViarq/TPabRaDchK
0bAUevgL8yfVwi3WcjjAMiT6SH11DycaKMV3nmyxINknBec/yMFVPdTSYeMGbfvP8mG0pBOoIDpH
kc1S0HeLu+rXUCX88cM3m4g0pZhGyhJMs0/bBeYbexZYpJrSKOJJyV2KC/NEXoaMYXGCt8HBDkQM
dRvQRUCFZjoq7QcG1PANWDH74QEtXZ/RscmCZoOhr90ENT0hV4tieVaQgDtiNuPAGYooCHZDVm4H
S1EtQvQwqvIPdrkdf+xofQ/LoY07IePTZtPw+GjyHMRci91OvC0uSeLNjyBxxYByUrQnJHp6L8C9
13/SnU2CA+NDcrqoaf1haL3ibQ3Zx1+JTsee7bUuHeUkstqTTT0yhwfW/BhNXNCGNQldlOfibECe
xKxU+9SkxBl1b1ae6/gksC0wzpIGRQ5XkJFBIAK0ih9nuht9vAyHHWqImcFr9pEOAI0owRxsRVq0
pw/tPjpSLil4zVU/uFdsoM18JGVBNHYnzSxA0BQDJGF57UAYxtxhexEWLFBOaceiggG9AtFuaWot
6ys5Qf9ZNDlH+xmRYsySu0DD9R4Uj0KFP8B95VhjfH3Gt8rvxzRllH8HFUKLXQMl2teYlxFOxpEY
7im34MWNKZyaoKIawwndsE6oslSsQIQbq+xizMOt0qGjJwrgzfyvX7lsXom6Qkv4k4v0pm9RJudr
xwp9nBohuoeVf8IoIrkU6tJ/1CipxZ6v0lrvHdGqq4fBSr6Bb8UD+S9LRpK6BsrdN3vWmwBs/8CE
UOufpj5DFjjnuCtKxrd8y9nvftGWB18q8nadx0tjKDmPCd4GpLGD8SydjN8r/iyJOdrJAOmj9jyX
/tdZzhtmM1lktoLCEGEww0U6xg0R04h/wjl0j9HlIsX0d+aqRipvSlr6hcrsY/AgAwxEoYVJ9+82
uQvaE+4evQmomE26DYlbZ0rLzBGxqMNmDR/SmT8Ph346GXVai2Cb4wuaa7+Dv3YVoa5qrS4RwX93
Q5LGiujl7PNbJpmX8+i8UcyMvIeUHTkcaQPaxyXQdYVJSWYtU4cEB2ZuH5EsoUK+DwIbLb2A5Gb2
OqAfebm/dwloBFxV/A7B2Qgs3xJ7E+FCvMaJneNZE3CJJvSqjZxGuFO9z6lmkzyx8226EoYZdy1o
qgFk0WKd2NhHXuPY8O11tLvW4XfH0yGatmIbQP54HTljoAwISGRGFfzr5tEHGzJtgpgBMMZhCYPm
oxhzlGOnRcK0ydtkIfnzv+r0MMV7ow1qIGcPbNj+egZ7hJhMLf2JjpeziLMeV4fRPoKqYwIDNzCr
3UkUgk1ET9WovN2TmVdeSSLuyR+flMebVpojBnZp+i7/jGFwDp4kbBewsh+YArGjAA/LqK/iYaOe
oNly7fwecHeFVvBlrwqdZDFTluPqwXLSh2kLSBl5iCYVaRo7k1XDR7YQoNkNOTwhfkwW5g/tSQBG
oTuih45BBgUqy1ED04iO5Hht+vFlWPnnNrxZfKH9Fj7RJVi40DIGbOCNE9TnhlCtz7qeC9xZcMOH
N9BdY9wxEOszJC9ga63YM4msqEW+ZdPS/w18p7kR63H9CULl4dbJt/9Mo3jBSo27XD1q8uxfyW/r
GPlZJLCSCrfRSB2Mwia+8vBORUT4t4Sr6Kr+vq/vYnilKb6ZdKYWZ412FXgFzmtIgB2D3b3yU5WO
PshZD9262X1fbxzUQKVKCgP5Oxzy0vjWIAvgrgEmA1c0V03GwI866nPc06RObBpkL6lZCt0roCbU
LHrRWThLQw23eEynSfcRdcwvezKW9JQp5K0KKxR5aw/Q6zjDQvrv/2zcltqvXq//H7UPxbsyt1xO
Gg9O14pnps3XbY9bUoi5BpzbcOKNp6ipafKHpPkSkRPcUQkOTcLrBY263k2sM2d4EV6Sjdwp3vFE
cRtK9zhRYtkneBhVLggcNP69MUfx4XVVBcfQUgFB12aVhysFuOFiPGzJ3SQ+bZzimwPvCt7liBTs
mg/z2psNU+AnAxlDNlISK7Z1QupYn/PLT/JWhtBJJFCjbxaslh+H83X0mLoOGzgz4j4UNtf7zmXK
ATHLyeEyti/xoaEchJDzl8vqQmsKsJNQDyplEmnqc+AjjjlQSonZVDmdQx0bUZAVgWITLHy6x5zy
PjFY7073fQ6WPXDPiLk0iX3zAo2O879+EXppe1rYJzUif/Ma9Ien+ms2J8sy9T1ZGSIYXbXYk2os
7eNWmW+CdUzx2KpcC/36HxipnFa1EEWo3UrZbFqkG+IsiXlPnp1rzAUMI7gBBMw1OF/CRzr6dw3g
nhxhgQtq0HxpxrWbdYBvGnuv9P0N8/YLGUcOpIpJlEdpp5PbFIhB7nsoq5QxQJVJu+EA8ba6xAm9
svCvR3MIv407zBYJYf/Kiw3E98+QMJjrk0gTihFhvPxz/Z9350jJr6sPSD9QjLuRc7GpY9NnpmkG
jZxs5PqGe0YQBFu8670nigOpNuEq+RUdrpbj5bx3GBEtc3w6Aw29OWY4QLiIFqBzikRQyfZ1bs8x
Kl5O14y5PdnOHZoBwb2UllmgWSMZnbrxl/YdnPTwekmIai57rnCS1iHRYQPtSrXfGudu1WpmrQem
I8kiFKhEZq4OJenGpQk6tIRjHz3qqV1gqZTJNwd95YrcdnZsC+KXODx9MhSxiYSow9szwyRyLXJu
ah1/nr6JAiFle3b7l/7g1DIuy7FrXKr1cqoivEgq1Z6kDElFwTKL9DSn73RRmU2RxlSx91jK45vH
7vv6x9vZDx/YNPXNB5BvCD4d/gVUE/9XYi2eS6ngAS2DmX2yu7KhJXe8/Vogq7tz+8lVpxH5pgwn
UW3tshXDbchDLXq/WvBFU5f/83YmbKK+huz/aHa3FKimnl9XRsUYGdMZ+kI9lzoxVhd209iDej9Q
1wgFrl8igHhyz0YBLHUYhAQ2+ldyunPizvedCkP8P1RR9rMssnSXe/s+p+xCouLcaJZSSNL5yKd/
97xwiCgtAtyn9Z2whgYIDbrwf50sD1RykoZDwZ1FMzrQ3pY600rvhp7EFPkAbySixxVKxasPBe0s
Q4OrcILlg1StQsstx0E46/bVZJZGZ4fWxS1DhxDlYiVnHLtxJ48gQMBtdOEH4bkeB7jpt8ZiMdmK
xfPd8p/MtyVCJh+uvYW4MlUoPdvgaoDaSJve5hs6NNKCcwRORr+3NiBlcV+2B7OyTDillQDu46Gr
LVLeLT9BMmF/8d+LNAqvPokrYzdgNefaqZ2IYzawIK3uC+fuN5GHZQ6WwMlK/zub1d8SDBt12rax
KqSELWB6PZUVHt8oQduykpKqUMwGYhwyOStLlSze44ycnBhQuynevNtTBw5BDNV6xI3yw7YC1iF7
KKC3juSe3Y2aF54RIyzEa5DmkUk4wYxeNVhBzvpihrOvR04p0YtN54BWGgvh/xYP+ZGYgRm0f3uV
7Xv0VHRplpr/mehvGXjKrLk/+/gk11uQbyfhu+KkVgTL+y/9yMIS8gIB36L7/mLoyrl9OlFMTbH7
j+Nzq5wmdKM9Y7qmMkYKTmi+ZG9+lK++PMVvcs5Ymxr8o29dTt2Bo2Ia9MBUzDHofvK9bBFfb6MS
hoVDpnjkBOiuA/XLr+IsvCKEIBJEUVSSKNVh1u7bGD5f/6jU4TtFBI+spiyAmPKkVYI4A7Le7Rpf
BDx4cJvMce7ixp4LS1BZ06jQyshn2OVLW4tp5PhzAQdUP2vAm8Wca/M8XYr6PST5V437PgbIYRYf
Ajil/6lg+wikEYcv7jl30LWAqe6c9lG980ZFHYHfUZT4W+yBpytAzL4i/J9MU8U3ElXffaxauG40
gCcxT21oQtlDAaD/Dsvvyv59+8ZYkdbRZtjzvZ6jYmVcrUBLxlph1qjWMm1IR1LJxRdzBipE02js
VyCoPi4PlFsj9GCIP2OnFRzwPhWyzScvayzT2oUniGrYl72GWo3kCB/6IVoVUohjndLk3w6rgiSB
0pZgmGY+xHse4cd+4F3f35D3GsmXULEZngUucfzLDClXjU4QN3HNLFQc4BCOXkVftt0ayqzAmkfR
z5RRp00ohoQnXQRXf5q1BIXfmzef/TyGERrSDKeexnKtJYggTjrPAyAXgeQsTKhr8ak7wDeEbmpm
kGYYXVPdxQnurp2MKRUy7QRUp3Ws5dzj/JAuCNVv/AwBvA0zxn8TYsRXyt/ImRvUQkid8jzYwTcG
PFYdgBAb8HG+BAcedzIVxO+lxSpQfDdUg8gRA1Vo0elKoLE+BTmD1HzDIwRoGq2GVneDQjj4AMZV
KwtNSP7p6B8U0TtVDBf+TR23mQ+Lj69W5eryiztRq3W2F2K2f9E4NbxQtQkjSBgwVVselNCGxGB5
zp5DDgxVUX5hwo94d9onZyLPV85wlaBrjU38J4CFHrOfYf+aWTJTnY91bPMEyAo0rojB8CEgEtIT
eb7YcujT4Gm+1UJ/nYYE91Q9szV84gGwek8cQ9k9AEnRhIGTgMstJJqCsij7YELGPJJoKosu66MG
9ArCEpSYG9Z0Xxi7EtANs5vMr37TPTPQbRqzK/z92gEPdTM7bMrWnMDWqGktSZq+zP+hfj3ZzZqN
8UmJoY7gL1Zpf5BxX5LNPwhQ84sNoXXPOGipcizHykchFbYl3erKyAq26pE7Edek3KgQRLKtTgYQ
aEAGK/ZNT7tkb1XXhq+MIW/wVWeXTT2ZWTxQoVjR1VV5/45ur88Cbc6WveZ8pCcjK0HnAZzLiT5i
3lpkuhdADXXoHMBLbWKMNa+NG/hmHAG1T+ocAta5N0PCikjUUqSZA3QDVXMBT+v42C79BdL6MaBi
Qgb0+YH0iqj3lQ0yZkEVXLhXOvs9B4LgUqYpczzBfizrnI7xGWxVpYkBlFD5r8TGN3a2dmOH4Xss
0NV2RuZQVDTqvCvv0k51mManuDTtMZj5V3AtGhB97UZDBQ30yNUjNZM3TiXC/WegUJgsBrKf/CSm
Nd4T8keM9VFNrknRHIDZW7vNO9JwTQkz9MypaJD9XPfDKK4yW3o2PEGg1tJAXN/LSntzOmFYdAYA
sTj0UhKl77qGA2skFIsgD2KQIc3wPK6Sv+hR1q2k2OpVXThF9cQ2PaGGUP5C0FzIdrbbsyGdSvU3
BaU2+9kUBDdZAD99WFi7TNALnFAICph6nLw2n9nfand5D/yC4aZOjuoE1buOdT2ikCOwvKC2Beot
TIFaPn7REOb5KJgbaLh+FfNwlwmcunvb5jmyiUfjZuCBqPmsawOl4sUsTPZRAlzzI8s55kynIzNN
qQ92ML9YatKq6JBSVQOipUsJHqG/J1U/FttFJ86xVBLq994qmtWgxND1A02odMQNtDA69XUP621I
rNqpxOtAJ8SZ8V5m1NmMPMX/NlJTfCSQYWgTfwfVIB7sxBdxc0MgBMbQ16kl/YtfKUOktCw4ux1R
b8CFlwEAP6OqKZb/2tBoKBbIMee8wG3Xoj1plJja4MQW0aSBwpSGGTvBQqZdjA2tKnj44DAEU+v8
nDtZnY2/w1NAJa6UatoPFg+ViZcgFEGQuY8K1pKaI5qi9IvRLsJHj91r2AV8h2bi5YhqeMa7D8K2
RPQxKJsQTpHJYrrpd3QzhDliXs6S4oj9LO9ApUAFdw+Q5C7atfHclenGPk3d6hQc/3EoXJQDhkO3
weSt7VZh48SUXoBebtc3KmJUQw+DMSTr4ZpnIzXXCUtFr8gq9nEujZTy7v1BkY6wfl1W7DxefY43
+5hLQfkfystVB0HrETT9vQzUN/a2NX/v6iaRINjvwiIXPJkgMzJcoDUR9Io6vq6XSsIuZ07+74PG
XRcOu2GiKDDXZ2JRAubwQQkuS/wNxdqyVzg8UHX4hHGZUmkj171ivhOXl/TH1jTfBJ2O3VcHBTbP
qsyUOUS5mHTueDq7BVi5G3sT2fAGwUDKlNjsg8DZ8r9IIfhTeAMZO+SBY3NNtkTcojksg9eUUDp4
EY0509xTXy+59bixhpWttDTpB8nEZQU3HNj78cKh6gbRHqeBQMpJTLStAp6rdjw19UjrP/vjeIV1
Mstbepadlusea7E84gZE5D8oGRtihvAJhCC+HC/KfiRgkXcyE10miGCgj2901QjINljm/N6JYaz+
4ZD72thHrrdXy8BHYkEQrm69NL4ARqOuEJtA0wGV+Ij40KywwziXo10ySlonVRhUuB7BFmfMkhY1
BHdla2+let1uv0m5cNfvJnF6LavTzhABVIGJNZH42zTrL2hgaWY8uVjo/N2oTIkY1pCv6J4nWlJn
9fpRT/tIGtGFIb2E3OAg/RROMDX+JjQnoOIhgQZNnsJ94VYeosH2+q6PeSt5/FKxo9z9WfotaC83
vA9nLjDxzxVWDtu2duK7tSKoGDAgJYxSpKkyWDqhcfeTma3BpVVKbptyyIii4b/33Z33JeV4mZVZ
jDpTcITtWfm6NoURUWNVgG6Cgc4l9Js37tUErMKwfriD0t1t6rRNeoVt8cVbahCM4E/drJGWAQLf
d1SJLaGJQL+v9pkSvKS4rD7hueWaS1KDErE2frsvbVQcnadQqEQMTjRz8L7YupTbNaATROgjZBS1
ce+hBlcl6wB39/DKLBeEyfx08TUm5JSf201eaLe0CKsFYUWsqmGHkwOiPhBDRlDbIgxuLAK8iLk2
WjL+zxLlHdwDVPgCUzmhM8pTKHzrBu9od8fqWKyFrZhnlu2PJUM6fzboj/WGJzjhyghUzh/Z++y0
8eofEYNj6hao/YBNXot60EOElZZ7BYc42P9pOGc35/QF4iyUqgjkMflqgnW8wdtRSttAOvk1kyPC
YgfPC6hIZ2jqZ3CxmAij7LoLsZiScXjn6hNk6E9AzYg+mmlZ2sNhyxU2g/SFGbhdqI2qMB+Fk5Rq
prCZbNrqteRQOd+/YqcP93rxqxGgQ7kyFmPq/vjINKo/a5jpFdt00pLLFqmXleDHXjoq+c5UKa87
/XUJAT0rYO7d+Ot/Neq5i3mr4Ljp72R9EVvL64+98vDcJyiQD0uRcO0+3eCSUxtdtYh8AWvp5/Nr
gNi2yke6Exx2DNEOjuAnevScNi2h15g1tC+VO+iNr5gzni1Caj5aOiy1YFPx99z/H4EdTgzbNhlF
jPM0Wp/Oy4WMOlQ0ydZbUHmyL+4lkm7Lm2+/lUikVTX335K5ZsEY7Xc5SLxdkZhxblUlAi2fhwiY
kIxiH2uP6HnRd9vMvFc66OXsS/2CnpVQdj8zd7QXlTNAofXhnfTyo2rwZ/5pYolPPdK0fgDEfSn8
BQQytu+pK4rmsO6VyGE5y5xAuqedXt8MBX0uwihnxXBp675KAqkKkvMl1Yht8Fh13qo+A3Lt0Si2
nE5uPdtrDQHSDdkhxAltbihiugeRFmNtroZkdBNeqbOjU++ebt1VX/r2MeIUC30tYVBJZerIhNeZ
YYqHjc090cT/8jaQ2B+ofRbp4R+9CocuxVwayVpbvILqjdE5AJcNHGB53tfbAROnJ2AnQQbsoeDc
zwJl/Z55qPrxoAsrephDJ8VpCp0Cz4nBjVfNX+XuFrxnZLYemxUSnpbVu0irYRAPm8RY4jE6Rd2S
NBAooji9MbIDyosU4IEPNqmdld3oQeAMukD+bzeO3auhZePRulthjs39wgoSipTQZhLJJn8vMxBE
09k9Ntx2VGDD1Nh2nwPtWi8h3eE+1b8dj25WiJ9sPvMNbZYo88UdPN681uhkQUe0guWlTCPfKIpr
tHtl9HgGxbgvghaPGk/RpgWCEsH6OTntztToZOF+SZFfHHK7EMY2rwBXTRrBlTkh8I7zCQNRGTuH
aim3pePC2LJIoOBXBGadTywriREFaHv+MTq/wmCvSAUkOYBXIyJFySO7fOtJ/iau5O3LUH3eqWu2
GmZw6gaRmfir79hv1AjyK1+FGo4kKNriyM2mlO8+IZp3eev9RcHc4/K5n8pdb4eyQh6GGq5er98F
eUgH8F3S9XZ58CwyY4FowrLk5JR5tSU+QuBKVelIct7fusD+bchOwDHyuHhYgyV62OHKokdroKgT
vg5OVRceX784BMmuJ2Y0nvOXULCKhn4UdgEVrei9bRmGFc3wRvDiXR62AsgOIUQUdHarH7H8R0fk
EmnN4mbYyEKBRJA14aDket59LkT7pp7m804YPWqpIPpTfiS11LcLqGIkqntziqs5n/e1huDSXaYp
jcGz1Jci7SZW8Q7W9KbZ9GlUi3O1MAKulJleVmqzUus9BdXdK47h6dGkzpcf3tBXjDkWcTe7VAkp
qx6Jog2bpvx/2UwZZtFsEZj7Wuk1Ip2H4Cy5ArwMAQDH8tXvKiBY1AWwpzvzaJ5mJ/GOVa47yMIu
u0BaiSowYQvkZGmfjb/QE4EVEwwnOHQq9MUJJttKb22GyA0yFKpRlVTHrddwWP9vpasjIpQzKOpV
5KNkHQic5Pfwy8+xDjlZUtDwr3vOBLdKEys5uQSKfbW5POU2LVVqMSKVZlqU/BNDvJF+Kq6Vjq3t
Rue/1NCaUS9TYU256o+QUOhVQrdD/IomqSG/Vf4GoKaZazMxcZE5JWlNgsQXfIBPPmqBvCFuwDNK
wo+gclHeQ+4vo4R4sfM/x3cp44us/5MZQMQirX6Vgv4cpUDMfAIN0fs225ZwbQj1NRaT7wEQJcpP
AlK9Eo4CdZD5NUPYR7WV05EdEjhUgAW7MsGzmEPwrDpuZXoun08K5zoP/NiOAj+7g90Oyo2bEx0Q
Q9sGuGXlPcE8rx+fFuDuEJ3t3F4XCYIrpxdw0rPREnZ74L2LbtqUAM654eozrwfSZeVIlLW8zPvS
s2mA4SnQx6tMJWyAAT/diBZIFgyAzk4ZE+XnQOnPpaRwejP7Q7lizLJVWudzltP1w9pUK8g6QNx7
KrGc21iAg7f8WE+MU50k9NzCPYinNkHdGMCRaBzlPLcbYulv5IqZefE7PLM56RPlViaYZ0FDqeS0
ysGXRG1Kmc9YyGv6t+ToU9C7pPad+cYKj2/qba+pzm2Z+MRnNJ8fEBlsV5j4gw7+z0LL0t9f9JOH
yOD8hu3ZdOeKQm11uzyWK/pIDaY2AQ5k6JhTIzwU4CDx9VTqedLPDmhwR+ZU/tEMSTEBpTPyW8lJ
X0uk7UqgduyBJ07DLeqhmhDbU+TuWftpo2HEEjMjFQd2LRudd3lOj8g1FkH29Hwatm716qvNZix4
kU2X+HmcwaHIptTTT7Nd94Dw7bYn8goDmUSmiud01nsrJnc4dfKMgh5FxuzB1FAbl+rVda7OJjpB
SDWu+BwbTS6zxcSCyH/zgsO3EUrwD/9SaNjGpTWaNWHIinnLLJRQmfNjwdDQZML0QtLJJlurO9ds
ccgpS/GnLRVwiSJBdymtaH81LwlNfE4py0S3xYGeXhiAdi+pQ255HiIeuQtFdIHNB8MAOPAi1Z4m
ZUXf198cTv5uQlKPV9+FhLKTxm8o+tD72kUCraReDr2JcdHOuGaQUOBR4odwwHsoYvXO3Dryf0vQ
fc165NhSLPrLiklMrPt8Z5sduYqTp8nR7qnhjLMB1QpXaMMuaKcCTfK57XkL2VkZmA1Nw7UZgXKW
gbBF3KvVon/IHDKhRtK8MsV3RgN1apLOFzmqfLujlPVv9uJLMfLQDHlekUTuSPoYe8VO8+sShFIu
o+jHOOwsn4Hw4sF6nh94kojYlYUpe+s3kUG4BCI+wXrAlVHjZrM/XNqEiEK3r6Ul6RPBKkQ2NfM5
JXJXFq4XxQLrju/4rzTidEZtNai61+KiH7jffAQCYzHBuWRXv+oYw0jP94TC+tTZHV92L5DSYDq2
omuTsh2QBPG4h/gAA7akEi35a8GvlDutMXWC6MdB9gOb9UCaPcgdMbu+wz/1aK4SMlV22VXtd7k/
1I/braBBbVQhwgyr6WvuMuGgsGa7qpnfd0tpIdDklKrcgssvgFxRHHKWss/n9Q/agg4lV2pzR9Iw
e2hP/Bbgb0uFuwESemg9EH7/FUIdRXBU5c2YPJIKOn2evp2DA+vrubViH/Ein2IDJ3cyNDHE2CIn
HQRsrbdk4xXz6myCYXSNXxL4utYCxoRlFy8pYNVsw3X8w17zC7EAoQvndDONzQb7IuFtHewoIGmq
4ZG+y776Al2UJeGvEZZIrAWXIvfHn/yu9TBqk/Nx5mowoovEShjl7NPAKiPbjnAsPXkSnqr/VhJN
LUJkQhd4hUWkPuwTg0ZXpuYOUiVWq2ujwZ2+3E9kTRTnMxSnLNnz7wvXQN1yyDOQCoMLDi5SQvmO
hWL6RR/FEzR6uJlN4CzDhx4ayaByCFsYkMGJgqCQ7dF2tODObaPWTh+cmawwyLHhOn5FUU6u31bo
L8Su+/PsPecV41FLqT13p7UZ1hFPkImRHyAOwJ1I5rNQ5Ykqqz4EMTuOekMuR/MsZX+XJ04CCmcV
dPM+/7UQ35Ua/bEQ480Vdbxk/yPbUIduLNhfjYL/ph1UhbJaauytVEG+KwUjslujJ2LOcVmhZEmV
jBtWjP55VQs8mp6qTxOajAtdhWGA2tXsjID9ytoT1lnoQ7T+VR8asSKksuiTLaJMw5+bhEH6fYPY
Gs4AUvPQG1hDoFCoLR4ErevHkoz8VxQ+KltOMz0BQE30xfso9UCJUuKERdTTExm1QK7p1UHMwBJg
tKWeMxaTkA0Wh6gYBt+SErtAg5ZvGPu7xSZaUgS7E3J5GlhnMT/I/6hMG1gaBvL3HZFSJc8hh76Q
Htw3/FicsWUqlJ/hdsGb318bPt40e5CR24agtIDtvGDp5YIMcohZzG2dFvdS6QNdDMVgo6poY1Ki
zDreh/RoQyqiYxpepfsX6yDmekJ5Xjef+M7ZkVC7uvxGzg8KX2Q7pPA3UBmLQyoGMNYYFJJXnzeO
NXNIFT9C3XQGQSgHAUQGDQEXxXrBnY/PloZzPOEXZ35SGRxdtjo0yAk1Ay41Sh3OKg/DJyrv8tOP
a/wnp7ymvMvZqfuqikNEhciSlHcGUhdK/4NuhKGHAiIhONu80VORFWHjAnY/7+iNr9IZfVplBicK
pAavRDqzkicovOj2MkZz9tCbIVDwa/SvkCLIHo+VOxl5zs+IDFpPxH0gfjIjM9axY8SU9E9EmOAR
t1uCJu1k/OT4tRfCUIm4r4Y6ljqlp1/1OfP8x6aJdd+LoPdhcem3Y5rUOo/GEwJpsff5t4tFMpKq
Pb418ZnWlP6AzmAReUIuVaIDpwMg1j/dhguEQRKH/ngApukF7FNOKwmeWGxCcVCbNcLGBVvh1fZs
DYbqdaSY79g6JwJvNng2RdW8Il9cxOWiF3JD3uF1l9dLZrkOzQnbd2S8m/ngEknkCAx+gDlCNFcl
k5XTPJNgM0Do1uaWD1WC6ew7E9FRmd1bjMXL24/fbrn8b1XJZf/Wj5nrOEdY8fjxUAiwXW0QcKoV
NpYFeGPYOtcn5ljZa5ZzyO3+MB2h9aOcgh1Ag5K7d8IMKarD9y5a0viZvgrDoEP/sSwym2GCTIg/
AQW6UD+uwVnnEyzPvjPWwK70iJZV26utvbVgjnX1/XeXZMhrIPpxeltpcLe1Pzgt7fUO8xeh5i7/
ILiwR1NrWTdyy9833cw4QSPpDGfd1v/7YLevd6nRZzmaJ2HvcnD80tBz1+a9jdfpXqYw8j4VSkvM
dV1inuYK63hhjFycLTMstVDajkdixsSbqyNHIyVYLipqqatHTx9WyswUuG1Ia6MQJtbN1jsIxuFu
pYo7pSzdB1XKa7Avu6+Pi+Ns+lNJyKKt5Bf1LvwgXZk5O8zL7qMFBvYoxr7p3S9lUF7AkvoevjIZ
vg4xRU8v2wtbczm6EjL+0Et5Q4P6i5nhwwNFM2s3UsG5qTxWPCeSiTpPMZIT2E52whGavxEjiN0Z
J20BoBNSEMmxIF94YGnZb1toSga5s6TK2ix7Grnbn2dompg6yI4+OFVTKQalJ9cjIba2jVAWTS3f
uASoaEGdb9qDbVFSmyWBXOtQeHoE1Diycccr/BLfqo7Kfx58i/85qlAo/CXb6dk1x+OXcrGJ3oAU
QY5ScG/3X9uFOmsKDDki51NdKDsnCgPx0r2PElRYF10pAVLC9Wuo4mJyPqFI5c2JTSjA1bKdBgaW
M04CKAp97wxGNEcp4EHaSYKJs2JoueK9zcGHMZQs61S+CYR0P+Yjir3+EG8NGPlDcuZUkVzpVEUx
0qSoy3JtJ2BW/RTkGoSrb/AHx3B+6kgo+D6Ipdzwe4cyGpGhQmGRJ9THCmD3l81dJ9hK3VAgQD3c
xbgChyBfKAfCq7bFLzCfc+B96jVmj85RMusLlyXcguUS/HBhNYBpvcFY4N4Ytf8VzqM3qLa0nqkI
h56fw4hVFqrkZoz6SLbA93xAu/2gvjxz3RPfm6sm/3AxEzubFmy/RF4KhNoLJ+2Bx2WH4UjiZOdv
R1AdlQsxLD597sk9w9ZcNczqLPIzi+MUvoAyc4QClxr/tQBhy22NzMevdkg/YhRXdC5qTVjNDYNA
jAN8ymkOJ/37/rMmxsh9SqdJncOWP2RBCtBok4JeLhFY0C6xlnygewyinM3uA0odFjMGrZ/+ngp3
ScXbZGmtJzZ0KW5vDnJkGQsuZ7yjE2abzwoAhOz2D9hA0QbDBHnNn7sMKIB4/krag3sk4RoywsMS
QByoMr5aAIiRmni10xIFeGrCFR8pXQHlyggOza0nP9HSE37ALvf9NXzd1eSsh+6mQEzHZqtVM5zB
EkQ1prmoTNrGYCXG2s00m9NNuu1JNbXFjPSClohkaT9KmZK+yt/K0VM/hrPsfZfF0vwasUi1CboY
UmJEPZBNY37dzEdy0UYFGWZWfheZ9AbkfPg5bfAHFHq6jaRPIanqExKPuv6D5oFmUElm1Fevjgah
SbZVglA1WFGYfF/4DeF5y4Y+RYkw4m+CoZQuhIUDX/10VYZNz77bAhn/V9jY03wQ4YZ5TZQGb007
uEbnvK04TJqmGp3mxnEP7CnXB+RASY3EcTzECsHdnEtfobJPC6kopzrD4mZja07+AmLMuPHbBRVg
DN1eHKalEY86kg39WZLV/3ZZNbig6b4ZwlpGDVqqJoFiIz1fEdiKC7xGKzxirAT8U+Wfz6zDq7Bu
qZ9IlYdmtWQ9U1D+FZWAFA4H7WGpPp2+EsbM21ThlSYKxo6aW4H+OztkeL5pXC8vCu4N8rFy8JTw
M+8kYYuSLeJ2nNQA+RXg4WrTVEbEWMpP0CHfOmSRsI1mBnISWu73aTvtOb/fYLky87+M+F5mh6pc
5OR7wqOGKcFetP40m30BHK0iNtsO4AIfiGdnFK00V0TGLP4OND+fqUc3W8IInbvLSe/wjToThXLH
+joHpNB1K5rbkMUjIaOteqKVLdu18z2Pr61zOxtPB8yyg51J2HdTYlouSwrv3LhJ8zRybgb8c3UK
JxMingi84W/PLIVkbe8Z9PVvyGZjZ8HOXYbvHm2pyrWwr4NGpcluDFlxIX2FoOwfojUSQDVn77ST
pHaMReBruGYmB8gWsTpb6H0k3qYZv8joOxaj6Xjsbw9/l+Ggx0pRRAAYZ8h7w3FS6e67GE8l2gy0
WFBJUlvM3vQ9yKbwG5XfLSdS/3uRXxIY3FgbAEebOnN4HTU2HJY1LQcB3BqAtBfFGo1O7nUghLsx
8zH1GcfNt9i1xnyOzTcpfnbH8BwthpmR7MDNDLb2qEcWaVLP4hraW+Card1YqOmup/HhcFe1dH9E
GUBjXHqUyfs/UUlUfscKvLDgD4aZTlTD7D5sRQCVxYs3Ldts6Sw6ULTwAMBIB9NEv97K9DvDl5K7
eKKmng4s57kF0rfT9eZRU1xiSZ15tfrgeoJu66b+sf+rCpV2Q7IBdAPMublJ3H2E25s7vgSHjiHU
dfquHIxHgnDIqJFo9eIm6fX0k5iF0CuQvS82PlACDtTPtXFn9cUK83+ck7Zhc/jQgoUTO9zZwoPf
VQ5p1R7Yh0+wW+ZwaObOuTvOJbIOINTjmf5Mz/0Epnztc4zhGNCqNthJwZlNY97tYNXlY4Em4En2
aQzuyh/HKmUWPIAlk32x7j5/AkSNvCm+npLhEboTKLkXT/okZ19y5HAeHiwXQ2R3FwbcLCGDJqSB
ahXWaeAoFcw9oCbSKNIp9JZ0VVHDaWs12q9DbYibZCxb/HLdMJ+nT09PS2qKagykp+fuH0YsJEP4
prQFq9qH45fr3P3Durc9EdRWdHgzoulGQ5A1v13X2QY5BPADJ/xKi32lvpSFf+pPPv2rTxkGGxSp
fw5xYIgOLEzHKCoEeX/PfKgHUoPnh9BrMAkLTF5Eco/TWxgsJCV274NwwnmH4mNuQ2RnPNuCmUT3
y4xs+hMyEl0JThNVfyoOtE146QTBalAI+jnD64n0i7CaYqDIT25AmnE2RJPUSphb4hQ/rzQHU4fY
YJny7fk0JYxt+FvGpbYAeahQLXWXL5hIO9BLgIKhRoHzNNeWCb2/vKYw3HxMNlqaL537z9JWQgT0
opqcHrB68wKL43ywfGkhXG7iGGjjS01S5PRBYwNPoWASU/m4K/a1if2f7fi26d8PddXvNd2kZiCK
dJnSQ4EZrhRt8rrtX7ZfT1y1iWwTQcjQ5uQQcFsiWzqS9Fj929fvhinqd9GuX9HG1uUidsClS/oq
GVzXYr8WzWTFLeTO284PHV75GymOS2811bjFXVkF9j3sTmjhogIm/y9MTTw4LgGy1wbtpZIv9Fv7
piNDj27sjMhnsAyqlv3LTlzfJa6kDxn8U99Z0rnawP7MKXgFUBaHtmDkX6r62/tiQW8Hu/uXMB4R
p/SStQ/gOZuh+oXd44u2T3X/C187xfKrerFY8Q0v+dW2Gvfm9w9l97KCiDrvPTrN/1gvu/13DmIa
ebsUtkJhO5gJyOg7KAQGPn184ZrZvFPFkbHaGzc1SqA2q+nJUPj+5YcfRqvDTPG+RXzexh3Bk9z9
e0by2Nlg4dKcu/v1Bk8d3qzLu6nJO9MMs77D/d0Y4/IOUGZDIvJ0hjS1UBs2n/L098sJuerowAAO
anVgYmlt/SseIjSTIYy6xFfc8whSjENV8ggI36ZO75KBXPC0UhMamE6MMKnWY1YwUyJ7P5zpXImP
XPFGevoKMUw8V8Le4LVudipxinm5ciEgXxqAeHel5oIuWSM7nZ8fGdcaOEhJlTnxF5oTW2Tr5EAz
MSm13Nj3d4VVZnGidm/HnawQs6a4hsH4Bz0gv1f1a+dKFsnC/LDMHLfWOiVEjlPaUA5/jEdHBusD
oJwYN7lCCzj93NyclCc8Sz7fmOiYRy1JT7i3Q8eB+bsp1xFJIz6G89kVBTQt+xxFFMIqRjXdByrR
Z8wyn14fma9vjpTgS0OiwBOzYCuqNXPqMVYtI4Hy1FgZ4xEoKuOm9gyVR7l2JtatKoVirZbU9yt2
0rXBacqxtJ0HfXLtR6AiWA2cuY6V9oAXInxqpC0nAGQ5S4tZtfz6rQH9iuXiJdxI8+wJlR5hcEAf
4tqYMG6htH4dyoQ1R5sPPv3+lGOsnVVMerd2mdgPlgyECs0B/a5DC9k6ug+wGlXEXXnxCTj7MR7Z
Kx7Aca3CVbMsr04+02fYJ7Y1su4jyUdpE43HRiAFnq+ufWfU0KC3E6XHlF0TA9/5uHeg2SlhuFm8
QGv7G8hpQHiAWOM3sEUzcGKXBTCvJcQgwRz/iT1kptAEPooHF07w65aM7e+9BAUcuZavMqEJkZIi
T7R/c9IiNR2pU2flHdx1AYxclNXWjKkXugbyFO2xaHtyd5O9MpzkHlQnal8rvJLuAa/5nghBqSJ3
XeM+0CBZrksg4w5bZfVmd3iKrNxo9z9XyogoUpZ/YkZ8gMyE4KSlqJSF8oncyyUC5FnZwizTRngX
w+qYpX+qAN8ed1gwHcusINq1NwYEYmsd5ENLw3tGlk2jHXBlqEYsWpY93Yiei75cwMVAryYyZDOC
ICMD0s/z2KT2acIYhzk5uE5PU4CH0LNkQ3w6PbZUVHItJAIE6ZpT2w895LH1etqVITO5AapTjdM+
dPWsSqFBl2p9QzTsxe+Cp9MPbiBDYIf+1agSVrdsym5chpxYosa25jez0D6VRTAg5YglDWnvv+Vo
IbHdch67XZ42MoJnQMk4zs9KfXdMKM26KzedViwHoo9PFZP7ai1z0o4eJ9YOkT+w6WCIIt+IaicA
0H7Vz8gEg6iVLdQUv/oLL/dLQHvjApENV4Pua1GF9dsR4+rOV9P/PHA0/BktTJaxRI1S3W6q0Crn
/T42Jv66GUVchSLn/OSECXwxTwLI5n/84z5daYupojnaoqa6ndZUkYHM6zPZl2sJJIm11EU5RIcI
m07r3QPkzW7bHaPid58kpGGCAPaS3JCWvVtXPRfCd31eaHUa0wzhGMZNBNS2iGSTmFofyM7h4yPe
sXg/brz/cFxQt/YXRLhnNspafyz+wJA1yLtG7bAK0E3jS8+6zIoxdZYq8UVmCPB6kQLuvJMQnkf5
DrIJfzZw/IFxB08P1aeWFalU+2TqwXZo9ZK+i2G4bWuYg+lgyacMY7ZwB6hxc+FLH4C2pnc4ffBp
zUe3t8v8T0yacJajyMXy49btXyLeE5BAy5QgaXjSojMKCkrXP+wZEk0r3Ga73tgxxpx7BDE4HxSS
SeklT0EmM7B/2Bh3geBq92NBLEQZZkox+9wa9BCEmwlQLgndUo8kQGZHnDuSxonCtoFIzn8A9l7/
tXxTR1GCxmwoCD23Vh7oUApKZi6NBt/UF+gPHtsxRZdTfzPQfLAltdymLQuGAczukad3OHpGhaTZ
zdTTjKiH4mwt4Gd+aJEsqHr9NPYitmo7UImxMcQY+xfBp8UXFEDMu7cbDM8ChnLqn5DvrmIJVTlg
sxDwNyFugFvSFqOCEiOfZT2Ub4ONI4nP/NxSqpAAdWFpTLLuyDVgBkEGEI4S1JBNWSQdW0b98U7F
wT0Upgfd6FXGi2ajYN3cRiofHdbWB1N8OLA0jv5tNyzOSDLoKIF5JWMDU8S7dWxt3lGCvUPpfLU7
nNGKbYx0tWXPMDKYkX7u/9sgnBzF60ObqP4DaUe0WCUE+bMWVuUhjlJ1ayPXZvjTpXkI7rLE8s6v
GVTQ2HFMN/JSRomn881u96FNn6UqydlH2r1laILa77XpFWdlpViWLIYiM5NHNjS/yn9rept/3V3N
IPC/S2zNw1eKHaN8FzdSIzz3ctE5KF9P45xx3mAzmO83ABLMv9uNudYFqAD7IBBxAiJzMO6z6gfY
eqUdsYVq4LDzyKLjhJZVS9M91CG+leZwW3BexvtrZsAi90fyze4ETKD9ZDg9qHIEKMu1jhIC9orE
+obx/Losff5dXNLtu+H6LVsY9tNvjdUCJUhmHfkaNxYDlNyABhjIIOpnJmYF1NDdhUAssxHOP6Ec
4rBy9PO5CDhKBHox8mbxFFxibnk2KVzhwwJeZ5xPFPDq3flpl1hceOWgKleOredTbWjT5+FxzPBJ
uh5PxNu0/Azo5ilzkaziSyN3jW4bI5XQ9THkbH2OuqBTD4RlOXb9+paaZAWl5Ok5Oe7ee36igOVD
eQhnXh9tZeaVECTRtlxeRHpXxWnUTbzSngqj78py5xFzhwBnFc/GqKCCQkbRDqOexYYxUE+/poJu
F8yFH+O+VE5K0kt+CkLXbxnP038q4IL66q81Y57vwU+c3bM9GvYW1IylMjXT3qrV6URPk7SGF4B1
NuF7MSTuFuv8HCiget5wEJ97fnv7+1fEIIRUmoO8abP2kG7GZ2DDlhulOlIPVhipg0YOhJrd9OhM
cMb56OPuxmXXxxydjZcjPC64k/zzAr2eX+SyvaYZshWFgNeR2mzQOmflS3q8noXVlSruwoYlGs0g
5Y98ALIfCBir8XG5Ozk2JR4wpwUwcvPHTGZkl9Du9cjlcuXTwzoPmFk4M0QhGxohXj4w1jM7bgsY
WDtMOsudblCloec6s7QfHIDbVWKRjqbN/GlhamxtDsu3NaI/GA6IFS5hadMh45/XQvGz0wUcha9Q
RphgTQDNb75l2UscC8LvEUlSq8pOqkaCSWyojyOJVuFrX6K9QAY1WHrX673sinC6QRY+u8z+yP5y
JxW9qdj33gaiIDtHvOfaDWx9eFr5i9JY8nxjgQmdxUeUfsqp2B/v8YyZRvAFpLUgKp72kj7zG1yt
fik9llfWZbHKRdLYG+/44jznc6X3kRfFumC6/o89oD1BUOF52ve94khfFyh+lPwbM5qdeFfBmN1Z
JGzUjgq+Ziw6B6kjrcsD0Jn2AnRjQ3L07lw152Pn+VvAwJbsX662p1UmLFhmfxdk5AnvZTKTQKIo
Rh2SMGP2FEQSYUBz78nWnPRVZB5MmQKMaKdDhekQenMR2RctZhNHU7Y3bXJPkqGu+aLXvg2p/1vM
yAmUp6D806fzaTSGALCDRlwwVah0O7eA95FEzGVFj0TD+Tkgu9ciAsmDYAbh5yxbqT4tJKSwVnbr
Ppm3Wa0tFxzHs0fNcSVM362oWy7YVA7q5oOWyQ1Lf1J9Zgwybx1zz+d3olhfmI18/FUhyhpRZd7a
MlqEain6H/OHRGJKu9w8j3kBZF3oPFnRml8JjAthDlBuA+QP0fPU6Wpf67g6bVFJGFLIi293cjqZ
I4etXSjGYfdavs+dmVf/JcmbutLr306c297/gEHThbVVNMh8XwBhDVS7+J9QJ1E8NVT96NVcgaKH
obCSJYeuy9sP6llRTHqnGIGLkT2JKuNmsyVfyzfxzuNRDZQB60EmKRTgcURngzte0roarHbeQPas
akg3EAzBjh6DSgRR2dgfHraaTI7UBx3lqCcSPyAoVwQ3kYCGNAfxnnIfqrATO4Z18kMCzRXdkC4r
pYC2hmhJcuZ14hp+p3h7k9Ra6Q++FurYCCXDC7BQ2OG3WuFmfXgpyLjpvTeGIUShL83BOfeI6G2O
k4YRyHzDUaESyxJb12J8gs0YeGG4ca68T/T+BiaMrvpkdE/J4frKBjR9Gzn0BC3RsTSqCLkfBQU2
fnx8Pa/wW7jEKJoRFrr88cnCNf7mXB8FmP51GtB1e1tE/Id02hdDA8pBwAWv8fsU5KnV7gbPxv7S
Ba7CNM88PTcdp1S/aAUzy+hlvO5qvSxj8FMoNJGjY+5/e4QtCQY1aRQina7cODQDbrBj+3mcX4nm
jONo7+8gFdW9x8B/Wi+7HYY2/y2QkPJ9G3wT+qvXv5FygJcXBx2dNueWRNXjhw7DDiB9BW0/OAHz
FJRRd/Lr0nj4u+tWxNHczuRtzbnk9JVJkQarGXzrRoqMDfNCl2suQWjrgx8/o3+ItiW871Q57L72
pKGqSfuZUJsfxVTZvFseXP9akbuxF5T6g+7MZzk7GpZtmIKHwvZZ7jrbpT5R5NbxJvnrKnv3C9PT
oNgbNUgWiKAO75mTTcNplEmHeTOZdjn+oXIv9it0aiPmB0bUxUxvhYKLmr0EiKBO8u/0hcWYsFh7
8H1GQnTbpZ8B5etyhJbKIIM8R1bhdscMDl4e8UJVW2UxR8X9Yqa9aEbl+d5I5CroS9+XbWOQ0idf
yPtbGTAbiTgZdwyrVzDtqNCMTI0MfE5rt3nhe5qATMbvPAYAa8JDgZEUykn3A3pWTyGM+/zZjVo+
M31kiIE6xLW92X5BCftpzlf3HqMQnl8aw8TaXpKo4HmfTO2CrUUY+BYp6AYpH0tlYaVYOyWn+6vZ
mzhvQI3OfT2wb3i8EG/+0FPu4fDuZSI3EqA71e9MhdaugUAVKA1eK5M0naZzaQsDi2RB2ihWlKa/
bV7/tds1gh/b9g0B46/rxaq75r/ipTaK4BXFRo2nhwFedEd/UtroXjBG/M0uEZ9INsR9hxpbcD6x
7GtdUPtWBZbBW1JDGdY1rqprDyCs/nnOM2Bnk153wh5BvAfAI6mB08KiNWgsoMybPoMaHrXiQ12S
wHuh+A2nq41G8jRH8WjkHo1B+MdpsPS/k+h9pIEu8xLLPjVjXw5t2T77N3Z9mGtNBM4VyLoChd7h
9i9PTffcbs8VMImhLE0KWzLDzioW349Sgg0zOfrzoqII2m60PSW8Kw5h7Q/zPJLea4Y77Y13YwQc
TrGhRo2XLY4k/uFJ/2gYk1oPGthjTPtwgO31QaEWRiitZRKDxzWbFlTc5jt8lKK38nmx/onI2CLW
rmDZ9Td/jgq5P8PZC7aSCPNOIPO7iau7///qEbrc9GyN6BCndnTaP2UYJGXT2LpEXdyL8m+KasIp
h5WCYPg9mBkocdxBw8wkajuQLcYP0vo6aH4ze1w8+MtHg21rgasu6RDAyfiGppZZl1cr06kowPSl
abxp1rXMpqYZHYo8Scft2yfpaOvJY8oIYGC77BJFUj46eVnaAodVey8O1YNhrCsxeVrhz6mw7cWG
7ZmexYkIpJ8Btd0dv8vm/6rCgzzOVPZAfG8K1xaCjoZkAkAK1el1xDlv6pcFLwXNBMl3hGE2zXB5
LF8HW+4VCqEAQoIy806Vonlzf5LBhHDaiEFm2Xj3F3gWeI7w2bzoZquYn1j86FTeQw3UORQkScVE
Sg4jTHIaahTiNeOA+/fAOGSJVdIZUzCTmTCsPWVxhwA4x9k+zQDzxvQjV8hoh3aNIlMZYghl2/xH
GsT8r9tLtu9MGQBy5IggZ5/zrNYEVgpOZbLTzvZSKvMeP7ikgZNSL3lzRaTOOmXxZNmdk4UgW2vZ
/yR3oRaATW6726BHScEDkvx5NbNGnFbcZPQHeMwDjrsuAgD5AOJrlsRCjnhNiUQO5bkr37nxUGZi
s2tymG0b56yXVn9dvDTZ+kHej1BKo7CnkxBfsIc8WbWI/QKiTA8dotuQqUlWIiopAtqtfDt5XqJM
Ns+k3jPSk4Rf5NpJwRaAys2lIbh5H5vUI+PqHyASowu11JJJrfeXg7xG6206/xmXiDTFvzR92JgV
Jn+uU833TWopz8uVATvgk5S7jAG/W/nB4+naY59CnoSvgns1e0RJ3lZ2Vzn/LOpOpduiBgG7osQ7
LnDUcFSqYljhkddN8U+tImQ7tBA6w4cH4WUx+EsOLnAdKHfW9VKnmR5uos0IEu8NFazb0D23BL/8
S9zSo05UAGiU0LCfzXuwLM4pGzO75DL4+NZyunGqfQdMmpCT5A4oYu6YU2s683avE/BhzSGnpOct
Cy838XIUJVfI6P8TXunyn7ISzCvzp96aqIutt5oTS+3Cz3YWPO98sK3TYUAReVkfnqCWAuC65+Uk
zAedA4aosYxtdWsp1XNxc2JeJhPWhCQiX4g7K8p6S30fMZUv51blbJrcHEBOcUkahaOxYpeEEapM
VltsDi36krEVrrPIV3nzBRcfEyPapK7UTiPAprhVVAbAcnftNOWWOuR95L4EvQf/kTu8LSIBTIIj
eKYvQtSxRD51COLOOHCoT3l/ixkJRuqWAHiYbA08Bl9gz0WsFWu+pwMtti5OaTcTOA6YEHspbU6A
qlOMSCrEju1TNqEmzBqBuHGW4TX/1smydgtCRDrxfMup1MABbAbzXhJZSr3sskF8zd/tfKd18tby
1LNr0e1AvOgs+WKUUWHTLZ8UF0oZ8eGJ78oR0xnnGBXvoGV7RdeKy9pDJM53AVUO6ArAYFve1f3o
tHt0RPMD9w6DyYcJP7XdMObHlMyMGdIQAYWy3Ziwkysa362UuDIu1np0CpZcLL28hU6aTU9azWUX
gfcYO4VWGXuTJaYRMQK/Z2E52cDd0E3A5Y61g7rFDE2yF6lbAkCzNQ1uflqR+w2iqUJ22nibUtYJ
M0ac9td7t5Xm5pPxTnCeiUuhnKRvsGQ4qZb07WuIfY1v7/vGjzax5fyyCtZDQDW1ZItK5KWRkETE
3HEMptSdxs/GV5B/CvxfvkQmCZ5yzTOervGTQVvKzEf+eXOZv5XZ1FDIekiMLA7FwsjhL3VniGnh
PWSqXSsjam4iXZAN+xBCZgm+kxuctvUdjKFIpF9U4iFFhHNSkUs8LeMCSqh3pdHk5A0d0/BZmVjA
tCi5nqMNOpVUQZVZn50yJ5rpQHuZkgGZZJs9LgO6UcivhBo2gC296ftX0bnQdMIHo13DktiE/JJF
fNgdSsn8CpQvhd/15Uwez1vA3t2dDRzAXLF9G4kfSNe7t2HwhqGfvQcwGzorvUkCq0ll+qHm/5Z0
XQDe6m5L04gazItX149tDb2/HIDMtbXRPDTcCAdqHFbhaK0TAFqCl2Cql5j7/j67Lj53Hd2Mu4G3
jyM2TgxKoZGMh+4vtMPWjOlanVoitZBGeGmhA2GWQIbx0yQu44ZWOBUWxv2iUFi0KzVf8t3H7JyH
FEN2fs9EU4nSEnPBgQr23UbYQWYvZUzyQRRE/YTXgUGubeQNy1xSgClJuQ+9OR3UsXppDXeWdDLW
u6t8k4YsAZtl4N1ZiAapLD99oHMCXFGFkEULLpaqSpqG543w/fVkcNY1Cg2zkeKiMCuMGev+a1Cu
3ckJX8488/N+UYXfLKluzX+hDJOGF5s3jCpBHYgrpB71oiAOJqAl5CBZh5hZ2owi3D2yHcGujJ2O
cTvnE2QjqX5jgGFTnO7jUY3jG8WN+8toH6tsorIU8uPQD07yq0O9emEfRFpQ84/aEMmC+7+wbRkW
i+8gW51+iA4Sbzqjx5Opsv0NjwvvwT8oD3xlqPlCFNnIiYiTTGsSHvYhIXiV+amLYAlLS5ZXP+aU
rCvIDRwzAHC50urC21VytDguZ+Bflv3RrAb0vEdRBs23jY1yjufqLaF+LaRht10te4ho3qEMz/nk
Y9CN0I0/MqaxSFeJ8o6ENyTyA3CNVl2qZ3J8ZIBzw88BOxcuRIdbiIPA3j5gVQMJJq1d84R+o0A3
SDQ96IaPdToV8WsGBEQV8M2RftjIhtxsdCfWkPNbhvySS7D5pErS+fcWji8j1xw2Ofrt2VpX2eoB
ez6dLIq4W9X7H7rcWYOq25vw7fj0IpjfLuccGONA8EdF6Z7PLqUGMU+KTsZQFCjYCu2NCstWMLDO
xL1xRLj7y4t5Z1o3fAejHzfIwditC5pL3pZnir/K9CLBB0yn7xm0H+uxoSGic6L34aXg4YQKhdiE
DjBLdrLBafQ4FchmlMhLuUJKYwg2ZOnaGjjgp4Lr/KWxBsZEwAwIGdvMnP2CR6O+Uby+PvoyyoZz
0G13e9ClkDp/p+8i+K58erYfjwKypY/E+wePvtmjzJR3XCNtyMvZSbvXmQtrxBJD973tjsc8Qi1j
cp5uRIEbrlV2e7Nf7uPwccz3dDSWxAe0qiKwrMOsiWhPO8DNA4ps0lrpQNYc4BrdyvOXUeXgcq3C
YbdQGyciYzo7pRC1u58NSS3+RYRdvKZMDJt2tbcWfTYKRYuP69OHSGapKAXuDNJ7wvRBXSpH1dmD
QgoPI8DBZs+ECFWlTsjmS1rTE9qhvyT4ptXV2DN6MPAYkvWFrcHP5WIisISxZiCM4KpS4ItqCNjr
ufl/qwf+9f3dB4YPflfXWSQoqtYihIIswqNVRO6a6jtdsux8oKafgeYZFKBRAJYpmk7aR8MZVqk3
0Uavtqq5N8QUuNaxLTxkYqD5C/rCAH8ZYMIUnmz/9BdqC8CXWobLaYm7vvnz6NnOHBtzOUcEul34
vAYlKxUasVEu5LqZmsAzR2NVGWRe54Ep/FFCGDSJN+nLKT3ayMn3OnO2byD84ww2yxAnAWquv+CP
2ZmnCo5w+ZVdwhpe0cXliVzPFW0u5eLHa9cjxibk7EzB+U7j381IlUCOBtWRYtA35ntstdRd+K/z
zbWKRnFn9jw1Fd44vFrVmJ4r00TQm6Gqb91jGeibio1f+RVL8JbOwi83DyhEIk+eOGKhyCcyLMS1
564HQc1HOqpVREWxd+e1P17bJ9kFoK0YT1SfRnH6eVR7FtQ2E6N2fN0Ld1ytS0j7VHd5+wD82T1D
/hzWIKhdXbRxhuEJpvnPPI8c5q0fk9JIHWs5ruNklvlIaiY/BpCPZuy3hYUfb1b/xzXbM9FW4O9f
pBDhrSuLt0t+LQG9gdHrnOUtxvWngitwIprb0AGqzaxICpzRSw3xZV53FRWEZ4IRJcQoXeaJSUrj
+RaEtBJyzyvR/OZOpJkCMiAlhBMiBAmh00icsreiBrtq/uYO/UNvf6E5u01/XMlM3jZk0DeAJB9A
sAQSy9T0R74DE8irHvbAzY8QaLlOUqmjI/zUYtPmxWCHe0bPoMn7S6S0XS1/uvXpYsplCJ2j5oRx
1q32Dg6/A/x3EbCon5D4cXCuw8c/kxdMCGrxIcuOrdIHCnbeA1WxjZF74Ivw3tYOc/kR/+Rh1Xij
4At1NTty+xXfn2Uq7kgCjgdqqyx4iesOQ8HK41wKyU8sBLHEHfDATlY7Z0KUKFoKMin2BAsa2MaV
go7TiPLVazIB1hVXuAzPyypQ3WXNUu+8m1jz/agt2Ozr2Fyy/kM952bvWqmmTEAse/EYnbmUiqwe
IByU5XbFDf2FegFCi/tzR2858LEDyWlWbRbyIWtgZsbw5P38wpIM440xmGaGSmqbQRXJPy0Xg9XS
szBrWrKp8FPLHkmdWJm5FjhE3pdmjrQBNwovrU6v+nXmPx7FpmZcM2U5Ip5Xptk+MpVErI8wtK2d
GP0Bad9jQ8WqNGKzvW7T9zXP74JgY2GcJv41nh8HOTdN7WjI1R3aqIt6Z45DCnbr85TwAkqR10vC
QARTPecBEBGGoakD0vDYu6eoa4GOQE788osmxMrOD4YEaWOHLBu0uizboKeJroK2OUjfgSDa+ni1
uUNtnUGWWN0lhaZEVre+dFRZfIiJcBX/IMYPrCZ8QNEk/z5kyxSygUyrq+sewJrgFpqgeeA16d27
6Kh0/YQyimcWCDUDDOpMRnqu96oWINMFSWQYlRo5Y/8hrKj1mwVutE0ixmz+jjcvIVW658E/6SbJ
nxTB7YEmH/iQY2U79F/RHO2MH886vNyBlNXUp/dCn4WW8Pi4O6eJmulaZF6EFrU801kv+WYNOnTB
8CuWPX0RZbUdOw7mMFwVHwBt5mCC5XEnc4qQtT5PNGgZ/dKDg84g3x1rr3ARRP9XiaNVs3YKmyhP
UgJrZzK/9H58+TMVCeNLGeLQyOl/+/+mLCk8uYpur8dN40SyXtEovwCsIX7+UxWRTGz1ZUSENxCZ
drMfGpUMjCn/zVReEn0oOj7cvmhg/2OmH2rjkD7eM71UlaBUq/GP9b3WX3F26Uk1+koL20KQVFMN
Km2665ks5Ce5qVk3NZLd15ftdq2rt9qScYwQIqj1MCuXgKoPadNMmSgzPFPQAkEDUiVx0SixIcNP
mgC4LZesCAuzff2j1nGtp8jxhOk3FKaPDi7f8ThAHt0LZhoxfNQkZrAjuToSf4VQK9mrYkFOwlUp
W01nSL2p7EKpw06WbpVf4vJDORX7lBYUA9bDRPrp8J8VFnXvQsENWwVCxNUkusBp4vQsCJleaRX+
WcKumkCTYEve7ZTTt9mDKKj/z9VfDOx+rHpYHQDuYb77EaJR3qnHl/hREaUDpOiySIOZwOgROQci
VpUsqq56tpsWFnhjqDCy2kfNGP48mLqt9L6AC9aJHiBKp48Z4sO39YrTa6GNnfDYIZwWwWTetQ4p
BqryPdxq/lj0EJPLl/3mS3mgFXPr+jruFFslTS9yU0NpSvWmQCNxecLUtDS10IxxrmTvKmML6PlX
1RBZm9yxoRa6JtN7gk/a0w5oOeAoRYa4xrmXOHrDvOWFQPg1yyoURLpKYOwEoqNsPN1XrkZSXWHn
kNyzcBYwHzKdmPTiIqETi1A8qkkis7W3zaldPE9yNd7oveAnbJkeECCY4pJVwAyiHM1fC0ePEm2o
umaJqJepgdu9VOZnX3bOHQO30X68OtbYr6rIXfw++vXiX3eLnCvzB84n3/fYGUNfyYVbPL7HWXjt
5xi7A1th9e2t+sYthLRLY/htp1BJ5rJUWhc8fYBNO+1dkU5WAz9EuRfOnGZmGrkHv61xtmtYjad1
Y64tVnFjUZSKasWeb9pqa+dnv3lKGaw9jMRuQABtgIvcEj4ve0VC7GPjo16z36cjjTDlH++77xmB
Pfg6z9bIxgMVgKccWDu+h21ignZkxcgs2Nht/ZMyyvhFEebj66HJs17bjHgwm2oGSq+b1/Z3puV0
DbAuSwig4ujoYcWGP17peIugb9YffsEhdxP7ibqEzaMJ2BPgjDERm0hOophiVUAmrXSzibLK97w5
6Z4UPuKdikiJmXxpJq+yL6oZPDer4z4ZLvWhqKF5HZqT5wcOyA0ew+Rbpt1pCIr0IcNOauSDAXAp
x7fjA1qL1QYdN6IuwCZ1PmkMhmxF+pBV6fxRbSgIWxQ2v8aXnorw4DbFyzw/zJEtepkwTVcMaQHi
ByWvnz3QI75CKDIFRcdqr3RtKmFYz+8BE3Ltv63RVrkWfKYXas4vpxiII0ukclJBoGtWZAoHb3Jy
9wD0eZpaXK/mmoWOCL7NxTvjw05iFWZ0EVhMXhkSmxoN4WWVCDYbji88BzkIKXG6hLVFcrgbfOqv
1t12CpBhOix7D8lltdCfDOMnUiX/Gk7e15K1N7hdDdOfbImShMP17FJ8PKhVK63Cvhw2ifHByXv9
E9ZrgT8vaoLLcARIjzxB8yzgU8YD1VpOWscVGce1aqTLl6xZAj053GN2OlXSKiPCGOyfHPapOagv
hq2ZDR43E7bAQFYENDvA11Qlm3N0JMTn6fpc7PuhtByJTsOlnAw+QL1PdniAr3ABeuoSw/3YDupU
H5FBIYHasSzm/Anr4MUtm+qheyL3DeIOU6MqvbowPKL3H22bvJoeKYjbw1l9rsW5i17FDytHeb0/
BQyQLd7ua6OZL3aiylnrNnoW36CCMKifFfYkUS15LbaRAP1HwPZggv2BswfL2wXU4DAljlNNc962
SGkfuGBWaG31iJaGc3VrDHVdW7IlIgU20meAPteN2pDnQziNzOJjuHRVgpZ8d4rT6aHXRd6C80ni
LYHl/qJDWNjobExHaWYNE2A7o/nDiH1pjVw85mPnNoJaXpsuI2hXIF+1Gn0vF/43JS8Src4BJQKv
3MqiZzaGk+cumFaOi50KfhgvsaQ1L4r7Lp6YY/0tDEdTNIHRaejlJVVJB4DHno8awv3vH71l0GLe
Rd1rW5pFXwZwh8soGdHnnGHMJfPJ7FMdFA4BkdcXeYwrq624gw40QxgEOkRGW3migNWqciGf6z3M
QPHL8mXqMd0MALqUagDhbRkM64XehNOsqTPXgq1nx/W+nf6YlI/0+xb7UIzKUPm9rUjfowjX1SXs
snMjvMOODSXq5fJLja0I/u12lg6ljUw1eW8CKpUzghicpS3fZg7Kbl/e2HCg88R8gBrLZJfebWHF
Py+Xft6qy292i4NBTCkhfvl+dXWcw0Dga8IN65s1/a6WnR0UNxfFtuib2PbR1xTe1bCidQ3Yeurq
AdqwkKvScvLraB3lsgaAPOptO3t9P7KtAdEyBvbb08ud3P7TMssBSAXwB5x4yCuNb9OxOQohxN5d
Iehdaz49wAziiTiXyb9/7L4N7St6MRrul0eQSzAWTWBDW/nQLfvqDr8KiLc0LVW8yC8k1SWWzI32
kbs6rGqWm0msqBUhLSe/qsHqGq8c8Uy0O8k8K3YUYcejBO4i8fMJLxp6qx3gJCfLHE7QXuUUW/t9
slcoIYoJrdCIZ6YYtxrf8vFTmfpmfxA/WcypCtlLSE5pVKgp4bYWGXnCZC6Zxvqc2v4RFBR3XADP
97/bw8a4VEeC5h8RTZ/M6qgaut/NvFk6B5/EXFlMi8VZOnf5bp+TNPRmpmk7VPrQK0t5/k5Dh3RF
d2TZrMLS8x1l+bI1zkTcGxanaa7A36q5rw4QNJzKnruutaVsZjvoWhpSKJkUVETDFcPcF4J7hjFu
GCak7urGSOS9q+h1tOgJGb9YP+xnfTr0xy8hvz6S3zgWConHu+UUUYypN7bqhRJFKARJ40L5+4H0
LZjBP5/DVW1r/AnwHxMd24yaWFg5/q2T0BP9G/9kLpMCEesLm/62/SKMjIFNGkgTlDtbpIFEbqsq
bTIi7Lc1FIy0myVwA1/efo3Nlkq6iOmcBk4/9Tw9ILJ5fUWttrv6+L8B2ZmQbMME0/h3bX074tQ3
EObK6tppdL+NX/1U0ma38GfU2n9zNb0nSOMYXdB3zwpA3alzZX099bGU8tpMNGXgBkXrwgBj0SjU
WDrMz8+Fag1rAxwS7jmkQ2eC9i5Mu4pVWGM0jHGWOZ8dQhCwuztw8UsppFggHXJiywEB/uVgZZXg
ClE9hQq/pZGnax16IsCizR4LGI8W8O07YzXyGaRdpTkdmtenk0wmQmM4yRle5dpgWa2YnjEleoYL
fgv9Vi4IIgI/E1tS4W8/y2wt95FRCk5mE/c83Wdv/F40KUZWN2JqFb1UEmCLdiMDJuoRC0kFYx8e
vC0daD4mZYWo51HDJYL2Y2ckKRkCSZV2k3p60n8n0va+mEp2LPisjFT+tDnUW0abNKW2ZgKOe4vd
HgH7BFev8MEsBzal8lST7/9fbkNpSu3h+VRHqPNyNOEe6TdtFVe4D915vNH5a8jiajnM9Gkwn7he
YRI2GGGGVs3UPWLDTE6YKwRiSbGf3U7HzmySWR1CC9gVLyGB4lPWQNH3DCfQSw5K11qZwTZ5MHS7
cuWmUpy4pEHeVrBspreU4s+Xyo8jfOImNytKePpZX6IBizczzQ4tzIwByxsvlj8W3BCaIc9ZMEJ7
6PwqHqK354GWjl7YHZ2neoCDFfabSd7v2eUvwDZM4g+TBmCIKrMLvMTXDiUMVomZ22IlnFaweutg
oR3Fqvyqn8QQPHr4jaqJSWGENs83AxCmc6QYW7Wm5J7p5rnZo2dQZjwle5f2LV8LS0+gZVOPmWFG
2crkyCElXhPu+gGXjRmWpczpBUssshW6uPK6ISMrOP4UTdVzG0qK42abkpbC8GYP3RFsLN+Uikz2
R9BsRWqIi5pdm0K9Var9hASOn5QZuEImfCUmPgZyrhzrR//EJgeRv6loq7RDHStX/ZEtls1kbrP6
zQmzA1VC6FUAF3cc6AlWqKQNcH8EtwDJkl+EfeoVQwIXsvSdTXB/ck3LB02I2tY+wJLvbJ4EzdnA
Eq+URx5mLdqNeNvsFAKQYQNY6wLPZ0o1ehdSrSbH4Vg5ao6K+PvlewUkIx24Wlo/n+sTX5Qzv4Xo
WWOx+Y8gxCP98Cs5y0mNY3Rfk2XaGFg0cxN8kxHavbqjqnEo2k0KjN3G2lvXQ5uQA1VZ4XbOziOO
RbujwDa6QjPfOP1MEVIae69ovLkbRWA/8YSU6aDf1FMtT1ONIqz5tYaP5e6FNxvzzjm9c6nE3FGt
0OuVi8TQC7lA0KRIzMN6LUVJQkWoxiTo82oPwxPq1xnD3aWnW2zFV3ecJ818aw9kfPjr5ZUdDdYd
8OHWeN7TcaiHRsNC4RUwgrCkPhCNJ1nAx93Df8O96bAJyWxxdmU9WLyyeTqLSUVFduxP35Wv2VjG
01AqByb7U8S55oP8UZlQHp4aAV3vLYK+GmhyFVyPFUAX5sdBSTaudeLPzITvVxMfPNw9Js/fqjRH
Q3Bej1SeICL2nz/jK1/7rCNrKI3fWmnjoy1luTnP9sgX3FFOtCzDRPnQX4QQg71WaUoOpwuywxjB
aOKa7pqqxBUYCCVWKYl4tEJl4zFqjUZZ0m6HVELYLYKOj7jl2uifcGpupTPbEssoCm6j0Dg5hNYk
FEfLWdJahvtQpUYFht+IlcTHKlKJzQ9qGfcA/39qe9bBOv4oUjbVIuwyTq192CaRpCnSKVQnhA2A
7lePZzGCeSwNlzNeyNx5jQ/1YwW2DWuxxyWtm/XSzMXfvx2CvcBEfPXMpsXXt0gEL/fZLOQTcytO
dIXKhPrx2qLZySUrv0V2eAxDqY97N0mm476Z9KX896fiugmKiAmmOjKkloaPX0tgmAq9esfj/dO8
1LvHR2ELwlRRi36Zu5dbtpusfH031WGlYinrnZBT3UNyQGCrMnGChZePV9SpQ6OEglgNVt8eVKqO
Rl/og+TmnBLLe4VRexflpvu0O1VV9iMcL8fQeHSkpe/rYayzOryZVJir58gqG7tgoKEJitmloPCh
Tyx4kR5HM9TT/z9yhLrTOvo59m5loh49t4QKKpo424W1yBkvo4DiGhJCSWtt+89aPfYAS5KwRtsT
iIfd4ogx4EgAIJOuUImhE0t8r3/OMhrlaAeyX7u+seeP2hAodF4zcccnysfwlyUnYVeTJjsiGSQ9
4Sy2gMzMMijyx3sTF2kTNa+7p2J4d5OYi1SV6hfdO1DBZ5qQU4hQx4UxP6s+asnj3AbcEiT5MY7i
MwE93PPn1YxvYmydGBHmYPA6F1McplWluZ1LwlSfpe54RznmlaIv37HAXCSUn/SZQNUZ6/m29EVT
ymyDqONvjLDoqldf14sqmZOQmuOvrTe69T3gAE4+JlHIwNHX39tafK+UH+xeONyhZPzD8wIS7bGs
fDQu/e4duYdA9Lcu0NAUqlLm2l9+22Ps7LBNfeUVDiXlVd75TqZRtC5iSIf2bg4KTRC89vW993ow
GOeEv9eoTedw7BgVtOGeEjAjJJrh5PNvhB9eBV5NX3ppjhyYsOpekPrgUyZPQ6eeNXrxMTGZ6JY5
NR4Q34437iCNAj68p7PJZLi66l7oURSmozeav6LwDo1Cf8hkpOchGdLhQN0dUAypNSikxouY1eQ5
3ASXkeoG2NmYM85Q/eV4okVH6L30vQ3C/XYvgefd/+UAQpJWn0AMZAlMcBwKciz8IZxhYafu+ASl
xpmTxJ3yJcSViCVSjvX5mwpkqKL1LffEeTnnSS/M3qtTCvlP29ceT2Y1emYO3NeiW6fxtd+3xCRm
/wQsYAU2u3tfQH0Fv5PMDTOX4Qz4DKsBzX9bbTVKnohZ5Kn5deO54clSMM7qUQcAa6RyMXPPAqxb
qzCocIHB38J0cizNE02l0YxNHCzBo9O8upzI3wn+WzCak3qtxABy5tQPytJWjGH/DTU6+ZbjEq6I
t09dHd4jXYRUPFqzejAlD2/N490GWo5o9q9pU2MaLkuQpL6y1RFAAk7vAMnQvx94KY/vH58YP3xH
9kDyey2llraBBdILsjIKGr7Dq6p1qqfPvIAC3Qg8+JZfsIavHXgrSVcbF1rYAVlyDz6siJwPiLkz
gXRjryh/2qpGgoeaZPss7UrI7u2bqdjqj+pHSrlH3SjFtnvGAytZynaQUwT+RsUcjJM9fd3UeK06
g+fmCeahDijWAP19bXXckVDCe8lv+2n9KpFxO40HShRxpi6gi3IYLAzzounB6NRWkQa+JqC8wDUz
2Va9wLf8GhKE6uThdCOE9sYBZMVUaee5F3LxpRKD/FF5Af+BfvVDJ3WemsrkcBV4fmfF+3E62YvB
+/fP4C4dWSEf8FY4JmVnHKCtgW+A0vjiRyNRDI+uUg8GEgyWUevT/O2ygTAlHiMjSuZJQclKBcO1
OVk7Mo/mLU3b21FLhzYiDfmCD/9rt+z/vddGO43zIYjWLEGzyuav3lbdAro5CmSeJyBTxqynp6Xs
Vae3y21ooyPwEVZGiDSndRTmC3J7gZqg/13lBqV5bOS7RkO+hoVfFJL7tdnYPjl+NmqnwcDcYuHW
At019I0gMbjDGzxNP7pkcu0ym2ueJrJ5ukJ/648fxtV/wyFwth+c8lVvIflXNS+oePOf3+027Klj
HpeDr7E71iZ8/mHiPwvZTX4Z1RTY0D2/RZJIPTI6KAQdtVBBId+521J+pLvO74aTqfceax26yczx
1sJE1g0FftBjoDTQmODTgAl38NPNZZtAy4VonzxJ6HyuhbA/VoxotlyOjCumJwlXm/68ZDf4r5fm
IuMy55IE2MXa0tr0EpBkaaFXm3Og8d+mHXJOWM5SGvX4hr3exM3WOqnhPFrzpKxhWr3CiO+8qZYR
rtMWBTp2SXx5pNoKlpdThg1FUBS+2l2ySoQAscwQkoQODay9t3LVXY+yzfbCANbT6KeZdFtysy+n
28T8bsYqwyF1cDuA2YunfhCfTmVziAWkOTgXoznHJCfvSJqgmCGpsCMDEWqm6yIIdp+a12/6bSvv
9cQa3ODPJthauKtCs0i9YNJl7Zm2w8PIMoE0yjVd5ikiZWHfbmPLFRRv6LIcIfRAHfjNe8A3jSg3
fHM93RiwvBJX/03Q0KsVkUTesC1LD1s1tvM68kSPdjJ7GdaponCM9v3/t9p1HD6WcR2oFeMIFz4C
AgiH6Mnt7lg8vLQeK/k11NIPIJd8Xpcsc70Y8mz18AO0eAyC2hdabUxb/9cAXVO81V32eW7/nPq/
osy2tLJDs6FhCRNLOMvSqyXpe0W5cGzOZbdGNq6qN1TV+IMnuOlUMKwiifcyROSLvjmHZDQ4fBaS
rLGpQIbOOjFh8K2uPHCjGIHOaEGt9jZPacRHApjpk9O7je6MF2F5+gAF3Kz5b444p5UtmvAzeoHg
DS5lXj6/gir5dKDlHZnJnZYqgS9zff1nandl1rRqjGlnEqclWopKusC6cbZl9k/oROTR/zpPlZqT
OFilIe6tT4VOBLd8zo15thvc0RUmUcYZ2+R8Ym/A0roiXNPVNj9iYKAx3eDOTOyNJkIAiQXinmNR
e+666vs/4VszlNNXZBcCzbsNv+YP8VfqVs9Kaq77Uovod6IRERDoIksoVm20Y6OxPU38EIWsqy0s
u6XDq0gtcHPlg2U7CZBgcOy1dfiSjnS6F0F8sGYmisnY4sP0KHbGCX0Tx1aXXyGz8y3Hx2sCgQG4
UlEeWkIrh7x+BBXyMgubZ6O/2/rR103Ng47Sm+x1A0+EXUUHrp19LQ4wrwtIgay0AMUMi6q6d1bK
GLU1eDOVlij2nxA9BzdtCp+C4ZlPmKLlS3yHtCDjTPTUh7Fymkv1piaoA0yro+vpgW07NYf8fsPp
cy8SL/bHuDn6lg1OmpK9eEDXqevHgfrw7DIFcK1osdsk+ZWMibsOw5CysqSL3IMNs3wYrcHyE4Ih
rGrWmgn+iTSL8/4Am9roJh1UqsIxbu5s2GQHwFKwfJCZBSGiJfKK+KptVNHbeEJWl4M7Keu7dGo4
XS09zgL3
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    shutdown_requested : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    irq : out STD_LOGIC;
    wr_irq : out STD_LOGIC;
    rd_irq : out STD_LOGIC;
    wr_in_shutdown : out STD_LOGIC;
    rd_in_shutdown : out STD_LOGIC;
    request_shutdown : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dfx_axi_shutdown_man_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dfx_axi_shutdown_man_0_0 : entity is "design_1_dfx_axi_shutdown_man_0_0,dfx_axi_shutdown_manager_v1_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dfx_axi_shutdown_man_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dfx_axi_shutdown_man_0_0 : entity is "dfx_axi_shutdown_manager_v1_0_0,Vivado 2020.2";
end design_1_dfx_axi_shutdown_man_0_0;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0 is
  signal NLW_U0_s_axi_ctrl_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_ctrl_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CTRL_ADDR_WIDTH : integer;
  attribute C_CTRL_ADDR_WIDTH of U0 : label is 32;
  attribute C_CTRL_DATA_WIDTH : integer;
  attribute C_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_CTRL_INTERFACE_TYPE : integer;
  attribute C_CTRL_INTERFACE_TYPE of U0 : label is 0;
  attribute C_DP_AXI_ADDR_WIDTH : integer;
  attribute C_DP_AXI_ADDR_WIDTH of U0 : label is 49;
  attribute C_DP_AXI_ARUSER_WIDTH : integer;
  attribute C_DP_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_AWUSER_WIDTH : integer;
  attribute C_DP_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_BUSER_WIDTH : integer;
  attribute C_DP_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_DATA_WIDTH : integer;
  attribute C_DP_AXI_DATA_WIDTH of U0 : label is 128;
  attribute C_DP_AXI_ID_WIDTH : integer;
  attribute C_DP_AXI_ID_WIDTH of U0 : label is 6;
  attribute C_DP_AXI_RESP : integer;
  attribute C_DP_AXI_RESP of U0 : label is 0;
  attribute C_DP_AXI_RUSER_WIDTH : integer;
  attribute C_DP_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_WUSER_WIDTH : integer;
  attribute C_DP_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_DP_PROTOCOL : string;
  attribute C_DP_PROTOCOL of U0 : label is "AXI4MM";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_RP_IS_MASTER : string;
  attribute C_RP_IS_MASTER of U0 : label is "1'b1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF M_AXI:S_AXI:S_AXI_CTRL, ASSOCIATED_RESET resetn:reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_clk_to_rm, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 irq_intf INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of rd_irq : signal is "xilinx.com:signal:interrupt:1.0 rd_irq_intf INTERRUPT";
  attribute x_interface_parameter of rd_irq : signal is "XIL_INTERFACENAME rd_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn_intf RST";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of wr_irq : signal is "xilinx.com:signal:interrupt:1.0 wr_irq_intf INTERRUPT";
  attribute x_interface_parameter of wr_irq : signal is "XIL_INTERFACENAME wr_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 49, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_clk_to_rm, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARUSER";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 6, ADDR_WIDTH 49, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN design_1_clk_to_rm, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWUSER";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.design_1_dfx_axi_shutdown_man_0_0_dfx_axi_shutdown_manager_v1_0_0
     port map (
      clk => clk,
      in_shutdown => in_shutdown,
      irq => irq,
      m_axi_araddr(48 downto 0) => m_axi_araddr(48 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(5 downto 0) => m_axi_arid(5 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(48 downto 0) => m_axi_awaddr(48 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(5 downto 0) => m_axi_awid(5 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(5 downto 0) => m_axi_bid(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(5 downto 0) => m_axi_rid(5 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      rd_in_shutdown => rd_in_shutdown,
      rd_irq => rd_irq,
      request_shutdown => request_shutdown,
      reset => '0',
      resetn => resetn,
      s_axi_araddr(48 downto 0) => s_axi_araddr(48 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => s_axi_arlock,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => s_axi_aruser(0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(48 downto 0) => s_axi_awaddr(48 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock => s_axi_awlock,
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => s_axi_awuser(0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_arready => NLW_U0_s_axi_ctrl_arready_UNCONNECTED,
      s_axi_ctrl_arvalid => '0',
      s_axi_ctrl_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_awready => NLW_U0_s_axi_ctrl_awready_UNCONNECTED,
      s_axi_ctrl_awvalid => '0',
      s_axi_ctrl_bready => '0',
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED,
      s_axi_ctrl_rdata(31 downto 0) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 0),
      s_axi_ctrl_rready => '0',
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED,
      s_axi_ctrl_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_ctrl_wready => NLW_U0_s_axi_ctrl_wready_UNCONNECTED,
      s_axi_ctrl_wvalid => '0',
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      shutdown_requested => shutdown_requested,
      wr_in_shutdown => wr_in_shutdown,
      wr_irq => wr_irq
    );
end STRUCTURE;
