##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_CLOCK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for Motor_Clock
		4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
		5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.8::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: BEAM_Clock                   | N/A                   | Target: 0.04 MHz    | 
Clock: BEAM_Clock(routed)           | N/A                   | Target: 0.04 MHz    | 
Clock: BUT_CLOCK                    | N/A                   | Target: 13.20 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 26.13 MHz  | Target: 13.20 MHz   | 
Clock: Camera_CLK                   | N/A                   | Target: 33.00 MHz   | 
Clock: Camera_CLK(routed)           | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 57.25 MHz  | Target: 66.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 66.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 66.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 66.00 MHz   | 
Clock: HC_CLOCK                     | Frequency: 62.94 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 30.62 MHz  | Target: 6.60 MHz    | 
Clock: Motor_Clock                  | Frequency: 69.83 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 26.13 MHz  | Target: 6.60 MHz    | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 58.33 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  75757.6          37492       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  CyBUS_CLK              15151.5          -2315       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_CLOCK               15151.5          -738        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           15151.5          8189        N/A              N/A         N/A              N/A         N/A              N/A         
HC_CLOCK                   HC_CLOCK               1e+006           984866      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           151515           118860      N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24985680    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99982857    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Button:Button(0)_PAD\:in  7554          \Button:PWM:PWMHW\/tc:R  
\Button:Button(1)_PAD\:in  12000         \Button:PWM:PWMHW\/tc:R  
\Camera:D(0)_PAD\          3253          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3166          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          2770          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          3388          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          2343          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          1810          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2063          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          2931          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       2224          \Camera:PCLK(0)_PAD\:R   


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              22005         Motor_Clock:R                  
BEAM_BREAK_OUT(0)_PAD       19175         BEAM_Clock(routed):R           
BEAM_BREAK_OUT(0)_PAD       19175         BEAM_Clock(routed):F           
D4(0)_PAD                   24657         CyBUS_CLK:R                    
D5(0)_PAD                   23963         CyBUS_CLK:R                    
D6(0)_PAD                   24240         CyBUS_CLK:R                    
D7(0)_PAD                   24146         CyBUS_CLK:R                    
E(0)_PAD                    24391         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20500         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              23266         HC_CLOCK:R                     
HC_TRIG_L(0)_PAD            32165         CyBUS_CLK:R                    
HC_TRIG_L(0)_PAD            28419         HC_CLOCK:R                     
HC_TRIG_S(0)_PAD            32933         CyBUS_CLK:R                    
HC_TRIG_S(0)_PAD            29720         HC_CLOCK:R                     
I2C_SCL(0)_PAD:out          25849         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          24848         I2C_IntClock:R                 
MLEN(0)_PAD                 26304         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 25141         Motor_Clock(fixed-function):R  
RS(0)_PAD                   24194         CyBUS_CLK:R                    
V0(0)_PAD                   19517         timer_clock(routed):R          
V0(0)_PAD                   19517         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  24593         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  26265         BUT_CLOCK(fixed-function):R    
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21857         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24121         Camera_CLK(routed):R           
\Camera:XCLK(0)_PAD\        24121         Camera_CLK(routed):F           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 26.13 MHz | Target: 13.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 37492p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7639
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80939

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43447
-------------------------------------   ----- 
End-of-path arrival time (ps)           43447
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  37492  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  37492  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  37492  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  37492  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  37492  RISE       1
Net_55/main_0                 macrocell8    9509  43447  37492  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       6639   7639  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.25 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                                macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                                     macrocell3       2345   6652  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4265  10917  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14507  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14507  -2315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_CLOCK
**************************************
Clock: HC_CLOCK
Frequency: 62.94 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12929
-------------------------------------   ----- 
End-of-path arrival time (ps)           12929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -738  RISE       1
Net_5924/main_0                                  macrocell10      2788   4223   -738  RISE       1
Net_5924/q                                       macrocell10      2345   6568   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   9339   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12929   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12929   -738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 30.62 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 118860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28445
-------------------------------------   ----- 
End-of-path arrival time (ps)           28445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1          macrocell39     12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell39      2345  16127  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell42      4121  20249  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell42      2345  22594  118860  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell15   5851  28445  118860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 69.83 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24985680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6895   7770  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  11360  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11360  24985680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 26.13 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 37492p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7639
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80939

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43447
-------------------------------------   ----- 
End-of-path arrival time (ps)           43447
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  37492  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  37492  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  37492  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  37492  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  37492  RISE       1
Net_55/main_0                 macrocell8    9509  43447  37492  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       6639   7639  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 58.33 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99982857p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4983   8283  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  14183  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  14183  99982857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                                macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                                     macrocell3       2345   6652  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4265  10917  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14507  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14507  -2315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 8189p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out             synccell       710    710   8189  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell61   3795   4505   8189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. HC_CLOCK:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12929
-------------------------------------   ----- 
End-of-path arrival time (ps)           12929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -738  RISE       1
Net_5924/main_0                                  macrocell10      2788   4223   -738  RISE       1
Net_5924/q                                       macrocell10      2345   6568   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   9339   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12929   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12929   -738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 118860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28445
-------------------------------------   ----- 
End-of-path arrival time (ps)           28445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1          macrocell39     12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell39      2345  16127  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell42      4121  20249  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell42      2345  22594  118860  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell15   5851  28445  118860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1


5.5::Critical Path Report for (HC_CLOCK:R vs. HC_CLOCK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  984866  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   7709   8584  984866  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12174  984866  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12174  984866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24985680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6895   7770  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  11360  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11360  24985680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99982857p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4983   8283  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  14183  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  14183  99982857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1


5.8::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 37492p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7639
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80939

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43447
-------------------------------------   ----- 
End-of-path arrival time (ps)           43447
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  37492  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  37492  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  37492  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  37492  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  37492  RISE       1
Net_55/main_0                 macrocell8    9509  43447  37492  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       6639   7639  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -2315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                                macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                                     macrocell3       2345   6652  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4265  10917  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   3590  14507  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  14507  -2315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13148
-------------------------------------   ----- 
End-of-path arrival time (ps)           13148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                          macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                               macrocell3       2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   2906   9558   -957  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   3590  13148   -957  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  13148   -957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12929
-------------------------------------   ----- 
End-of-path arrival time (ps)           12929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -738  RISE       1
Net_5924/main_0                                  macrocell10      2788   4223   -738  RISE       1
Net_5924/q                                       macrocell10      2345   6568   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   9339   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   3590  12929   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  12929   -738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : -5p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10917
-------------------------------------   ----- 
End-of-path arrival time (ps)           10917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                                macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                                     macrocell3       2345   6652  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4265  10917     -5  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0               controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                                macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                                     macrocell3       2345   6652  -2315  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   3788  10440    472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10035
-------------------------------------   ----- 
End-of-path arrival time (ps)           10035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                          macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                               macrocell3       2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell17   3382  10035    877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0         controlcell7     1435   1435  -2315  RISE       1
Net_3038/main_0                          macrocell3       2872   4307  -2315  RISE       1
Net_3038/q                               macrocell3       2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell16   2906   9558   1353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 1568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -738  RISE       1
Net_5924/main_0                                  macrocell10      2788   4223   -738  RISE       1
Net_5924/q                                       macrocell10      2345   6568   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell13   2775   9343   1568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 1572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0                 controlcell4     1435   1435   -738  RISE       1
Net_5924/main_0                                  macrocell10      2788   4223   -738  RISE       1
Net_5924/q                                       macrocell10      2345   6568   -738  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell12   2771   9339   1572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 3059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3093   5543   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   3590   9133   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0   9133   3059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3076  RISE       1
\IR_PWM:PWMUDB:status_2\/main_1          macrocell72      3080   5530   4055  RISE       1
\IR_PWM:PWMUDB:status_2\/q               macrocell72      2345   7875   4055  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2871  10746   4055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4123p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    530    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   1920   2450   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/main_0         macrocell19     2959   5409   4123  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:status_tc\/q              macrocell19     2345   7754   4123  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2925  10678   4123  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0      controlcell7   1435   1435  -2315  RISE       1
Net_3038/main_0                       macrocell3     2872   4307  -2315  RISE       1
Net_3038/q                            macrocell3     2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/reset  statusicell8   4094  10746   4405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    530    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   1920   2450   3158  RISE       1
\IR_Timer:TimerUDB:status_tc\/main_0         macrocell73      3006   5456   4737  RISE       1
\IR_Timer:TimerUDB:status_tc\/q              macrocell73      2345   7801   4737  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2264  10064   4737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   4980  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   2912   3622   4980  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590   7212   4980  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0   7212   4980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 5136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0     controlcell7   1435   1435  -2315  RISE       1
Net_3038/main_0                      macrocell3     2872   4307  -2315  RISE       1
Net_3038/q                           macrocell3     2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/ar_0  macrocell69    3363  10016   5136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:status_0\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 5281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0  controlcell7   1435   1435  -2315  RISE       1
Net_3038/main_0                   macrocell3     2872   4307  -2315  RISE       1
Net_3038/q                        macrocell3     2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:status_0\/ar_0     macrocell70    3219   9871   5281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_REG:Sync:ctrl_reg\/control_0
Path End       : \IR_PWM:PWMUDB:status_1\/ar_0
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 5281p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_REG:Sync:ctrl_reg\/busclk                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\IR_REG:Sync:ctrl_reg\/control_0  controlcell7   1435   1435  -2315  RISE       1
Net_3038/main_0                   macrocell3     2872   4307  -2315  RISE       1
Net_3038/q                        macrocell3     2345   6652  -2315  RISE       1
\IR_PWM:PWMUDB:status_1\/ar_0     macrocell71    3219   9871   5281  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3093   5543   5369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450   3059  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3092   5542   5369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3076   5526   5386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   2993   5443   5468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 5537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    530    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    530   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   1920   2450   3076  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2924   5374   5537  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : Net_4797/clk_en
Capture Clock  : Net_4797/clock_0
Path slack     : 5563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out  synccell       710    710   5563  RISE       1
Net_4797/clk_en              macrocell5    7408   8118   5563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : Net_4800/clk_en
Capture Clock  : Net_4800/clock_0
Path slack     : 5563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out  synccell       710    710   5563  RISE       1
Net_4800/clk_en              macrocell6    7408   8118   5563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    530    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    530   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   1920   2450   3158  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   2843   5293   5619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out               synccell        710    710   5744  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell9   7228   7938   5744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5744p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out                 synccell          710    710   5744  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell19   7228   7938   5744  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_REG:Sync:ctrl_reg\/control_0
Path End       : \HC_Timer_S:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer_S:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8907
-------------------------------------   ---- 
End-of-path arrival time (ps)           8907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HC_REG:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\HC_REG:Sync:ctrl_reg\/control_0              controlcell4   1435   1435   -738  RISE       1
\HC_Timer_S:TimerUDB:status_tc\/main_1        macrocell33    2809   4244   5895  RISE       1
\HC_Timer_S:TimerUDB:status_tc\/q             macrocell33    2345   6589   5895  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/status_0  statusicell6   2317   8907   5895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/clock                  statusicell6        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out                 synccell          710    710   5744  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell18   6695   7405   6277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 6471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6471  RISE       1
Net_4800/main_1                         macrocell6       3513   6223   6471  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 6488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out             synccell        710    710   5563  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell6   6484   7194   6488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 6488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out            synccell        710    710   5563  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clk_en  statusicell8   6484   7194   6488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                         synccell        710    710   4980  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_1        macrocell32    2932   3642   6489  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell32    2345   5987   6489  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell5   2326   8312   6489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4797/main_1
Capture Clock  : Net_4797/clock_0
Path slack     : 6569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   6569  RISE       1
Net_4797/main_1                         macrocell5       3505   6125   6569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 7023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out            synccell       710    710   5563  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clk_en  macrocell69   5949   6659   7023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 7023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out           synccell          710    710   5563  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell16   5949   6659   7023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4797/q                                     macrocell5        875    875   4744  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18   2983   3858   7054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell18      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \IR_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4797/q                                     macrocell5        875    875   4744  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19   2980   3855   7057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell19      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4795  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   3097   3807   7105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 7152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q         macrocell69       875    875   4846  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   2885   3760   7152  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 7156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q         macrocell69       875    875   4846  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   2881   3756   7156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BEAM_BREAK_IN(0)_SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
BEAM_BREAK_IN(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
BEAM_BREAK_IN(0)_SYNC/out                              synccell         710    710   4795  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   2948   3658   7254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3622
-------------------------------------   ---- 
End-of-path arrival time (ps)           3622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   4980  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   2912   3622   7290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_CLOCK:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3622
-------------------------------------   ---- 
End-of-path arrival time (ps)           3622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell          710    710   4980  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell11   2912   3622   7290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 7359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6471  RISE       1
\IR_PWM:PWMUDB:status_1\/main_1         macrocell71      2626   5336   7359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \IR_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \IR_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 7365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell16   1120   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell17      0   1120   6471  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell17   1590   2710   6471  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/main_0     macrocell68      2619   5329   7365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \IR_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 7448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   6569  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/main_0     macrocell67      2627   5247   7448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IR_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 7460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1060   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1060   6569  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   1560   2620   6569  RISE       1
\IR_PWM:PWMUDB:status_0\/main_1         macrocell70      2614   5234   7460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 7566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out          synccell       710    710   5563  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clk_en  macrocell67   5405   6115   7566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:prevCompare2\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 7566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out          synccell       710    710   5563  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clk_en  macrocell68   5405   6115   7566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 7566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out           synccell          710    710   5563  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell17   5405   6115   7566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell17      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:status_0\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 7566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out      synccell       710    710   5563  RISE       1
\IR_PWM:PWMUDB:status_0\/clk_en  macrocell70   5405   6115   7566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \IR_PWM:PWMUDB:status_1\/clk_en
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 7566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out      synccell       710    710   5563  RISE       1
\IR_PWM:PWMUDB:status_1\/clk_en  macrocell71   5405   6115   7566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 7886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q  macrocell69    875    875   4846  RISE       1
Net_4800/main_0                   macrocell6    3933   4808   7886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4797/main_0
Capture Clock  : Net_4797/clock_0
Path slack     : 7897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:runmode_enable\/q  macrocell69    875    875   4846  RISE       1
Net_4797/main_0                   macrocell5    3923   4798   7897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 8189p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out             synccell       710    710   8189  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell61   3795   4505   8189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8991p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   8991  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell36   2993   3703   8991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \IR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 8993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3702
-------------------------------------   ---- 
End-of-path arrival time (ps)           3702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6    847    847   8993  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/main_0      macrocell69    2855   3702   8993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:runmode_enable\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 9005p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3689
-------------------------------------   ---- 
End-of-path arrival time (ps)           3689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   8991  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell56   2979   3689   9005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 9092p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3602
-------------------------------------   ---- 
End-of-path arrival time (ps)           3602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out               synccell       710    710   8189  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell59   2892   3602   9092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                         synccell        710    710   9270  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clk_en  statusicell2   3701   4411   9270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:rstSts:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:prevCompare2\/q
Path End       : \IR_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \IR_PWM:PWMUDB:status_1\/clock_0
Path slack     : 9516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare2\/clock_0                        macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:prevCompare2\/q   macrocell68    875    875   9516  RISE       1
\IR_PWM:PWMUDB:status_1\/main_0  macrocell71   2303   3178   9516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:prevCompare1\/q
Path End       : \IR_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \IR_PWM:PWMUDB:status_0\/clock_0
Path slack     : 9523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:prevCompare1\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:prevCompare1\/q   macrocell67    875    875   9523  RISE       1
\IR_PWM:PWMUDB:status_0\/main_0  macrocell70   2297   3172   9523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 10174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                           synccell         710    710   9270  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell3   2798   3508  10174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 10197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out                           synccell         710    710   9270  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell4   2774   3484  10197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BEAM_BREAK_TIMER:TimerUDB:sT16:timerdp:u1\/clock           datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:status_0\/q
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 11051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:status_0\/q               macrocell70     875    875  11051  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2875   3750  11051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IR_PWM:PWMUDB:status_1\/q
Path End       : \IR_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \IR_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 11061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:status_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\IR_PWM:PWMUDB:status_1\/q               macrocell71     875    875  11061  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2865   3740  11061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_PWM:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4797/q
Path End       : \IR_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \IR_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 11412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15152
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     15152

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_4797/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4797/q                               macrocell5      875    875   4744  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell9   2864   3739  11412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IR_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell9        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 37492p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7639
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80939

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43447
-------------------------------------   ----- 
End-of-path arrival time (ps)           43447
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  37492  RISE       1
\Button:Button(1)\/pin_input  iocell35      9609  10609  37492  RISE       1
\Button:Button(1)\/pad_out    iocell35     15656  26265  37492  RISE       1
\Button:Button(1)\/pad_in     iocell35         0  26265  37492  RISE       1
\Button:Button(1)\/fb         iocell35      7673  33938  37492  RISE       1
Net_55/main_0                 macrocell8    9509  43447  37492  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell8       6639   7639  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 43611p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              7639
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 80939

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37329
-------------------------------------   ----- 
End-of-path arrival time (ps)           37329
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  37492  RISE       1
\Button:Button(0)\/pin_input  iocell34      8809   9809  43611  RISE       1
\Button:Button(0)\/pad_out    iocell34     14784  24593  43611  RISE       1
\Button:Button(0)\/pad_in     iocell34         0  24593  43611  RISE       1
\Button:Button(0)\/fb         iocell34      6792  31385  43611  RISE       1
Net_54/main_0                 macrocell7    5944  37329  43611  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell7       6639   7639  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 118860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28445
-------------------------------------   ----- 
End-of-path arrival time (ps)           28445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell51       875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1          macrocell39     12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell39      2345  16127  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell42      4121  20249  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell42      2345  22594  118860  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell15   5851  28445  118860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 123856p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24769
-------------------------------------   ----- 
End-of-path arrival time (ps)           24769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell51       875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1            macrocell39     12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell39      2345  16127  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell41      3995  20122  123856  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell41      2345  22467  123856  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell14   2302  24769  123856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 124748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22557
-------------------------------------   ----- 
End-of-path arrival time (ps)           22557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell43     10731  13241  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell43      2345  15586  124748  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell15   6971  22557  124748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 125734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23324
-------------------------------------   ----- 
End-of-path arrival time (ps)           23324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell43     10731  13241  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell43      2345  15586  124748  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0          macrocell44      7738  23324  125734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 127734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21324
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_3       macrocell50     11309  13819  127734  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q            macrocell50      2345  16164  127734  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5             macrocell49      5160  21324  127734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 129084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19974
-------------------------------------   ----- 
End-of-path arrival time (ps)           19974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_6  macrocell47  14463  15338  129084  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell47   2345  17683  129084  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell46   2291  19974  129084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 129293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19766
-------------------------------------   ----- 
End-of-path arrival time (ps)           19766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell49  18891  19766  129293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 129306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19752
-------------------------------------   ----- 
End-of-path arrival time (ps)           19752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell43     10731  13241  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell43      2345  15586  124748  RISE       1
\I2C:bI2C_UDB:status_0\/main_1              macrocell60      4166  19752  129306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 129695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19363
-------------------------------------   ----- 
End-of-path arrival time (ps)           19363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q            macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1       macrocell39  12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell39   2345  16127  118860  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell37   3236  19363  129695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 129713p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19345
-------------------------------------   ----- 
End-of-path arrival time (ps)           19345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_1  macrocell39  12907  13782  118860  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell39   2345  16127  118860  RISE       1
\I2C:Net_643_3\/main_8           macrocell34   3218  19345  129713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 130106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18952
-------------------------------------   ----- 
End-of-path arrival time (ps)           18952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_6  macrocell53  13411  14286  130106  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q       macrocell53   2345  16631  130106  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6        macrocell52   2321  18952  130106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 130225p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18833
-------------------------------------   ----- 
End-of-path arrival time (ps)           18833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell43     10731  13241  124748  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell43      2345  15586  124748  RISE       1
\I2C:bI2C_UDB:status_3\/main_1              macrocell63      3247  18833  130225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 130522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18103
-------------------------------------   ----- 
End-of-path arrival time (ps)           18103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell51       875    875  118860  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell40     11972  12847  130522  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell40      2345  15192  130522  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell14   2911  18103  130522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 131124p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17934
-------------------------------------   ----- 
End-of-path arrival time (ps)           17934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell35  17059  17934  131124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 131690p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17368
-------------------------------------   ----- 
End-of-path arrival time (ps)           17368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell37  16493  17368  131690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 133707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15351
-------------------------------------   ----- 
End-of-path arrival time (ps)           15351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell46  14476  15351  133707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 133829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15229
-------------------------------------   ----- 
End-of-path arrival time (ps)           15229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell49    875    875  124453  RISE       1
\I2C:sda_x_wire\/main_5     macrocell66  14354  15229  133829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 134383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14675
-------------------------------------   ----- 
End-of-path arrival time (ps)           14675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell52  13800  14675  134383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 134886p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell62  13297  14172  134886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 135026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell49  13157  14032  135026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 135150p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13908
-------------------------------------   ----- 
End-of-path arrival time (ps)           13908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell61  13033  13908  135150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 135154p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13904
-------------------------------------   ----- 
End-of-path arrival time (ps)           13904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell45    875    875  129293  RISE       1
\I2C:Net_643_3\/main_6    macrocell34  13029  13904  135154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 135163p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13895
-------------------------------------   ----- 
End-of-path arrival time (ps)           13895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell48  13020  13895  135163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 135255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell51     11293  13803  135255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 135795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell51  12388  13263  135795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 135825p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell63  12359  13234  135825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 135909p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13149
-------------------------------------   ----- 
End-of-path arrival time (ps)           13149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell48  12274  13149  135909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 136079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                               -350
------------------------------------------------------   ------ 
End-of-path required time (ps)                           151165

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q  macrocell58     875    875  136079  RISE       1
\I2C:bI2C_UDB:status_5\/main_3    macrocell65    4188   5063  136079  RISE       1
\I2C:bI2C_UDB:status_5\/q         macrocell65    2345   7408  136079  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5    statusicell7   7678  15086  136079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12883
-------------------------------------   ----- 
End-of-path arrival time (ps)           12883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell51  12008  12883  136175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 136201p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12857
-------------------------------------   ----- 
End-of-path arrival time (ps)           12857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell51    875    875  118860  RISE       1
\I2C:Net_643_3\/main_2      macrocell34  11982  12857  136201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 136202p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell61  11981  12856  136202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 136289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell44  11894  12769  136289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 136289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell46  11894  12769  136289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 136470p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12588
-------------------------------------   ----- 
End-of-path arrival time (ps)           12588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell61  11713  12588  136470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell51  11680  12555  136503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 136623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12435
-------------------------------------   ----- 
End-of-path arrival time (ps)           12435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell51    875    875  118860  RISE       1
\I2C:sda_x_wire\/main_4     macrocell66  11560  12435  136623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 136741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           12317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell48  11442  12317  136741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell63  11347  12222  136836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 137195p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11863
-------------------------------------   ----- 
End-of-path arrival time (ps)           11863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell63  10988  11863  137195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 137478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell46  10705  11580  137478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 137523p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell38  10660  11535  137523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 138602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10456
-------------------------------------   ----- 
End-of-path arrival time (ps)           10456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell51   9581  10456  138602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 138801p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell49    875    875  124453  RISE       1
\I2C:Net_643_3\/main_3      macrocell34   9382  10257  138801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 138823p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell60   9361  10236  138823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 138839p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell62   9344  10219  138839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 138953p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10105
-------------------------------------   ----- 
End-of-path arrival time (ps)           10105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell62   9230  10105  138953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 138962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell60   9222  10097  138962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 139255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell61   8928   9803  139255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell60   8848   9723  139335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 139509p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell52   8674   9549  139509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 139512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell45    875    875  129293  RISE       1
\I2C:sda_x_wire\/main_8   macrocell66   8672   9547  139512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9430
-------------------------------------   ---- 
End-of-path arrival time (ps)           9430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell46   8555   9430  139628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 139695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell63   8488   9363  139695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 139710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell49   8473   9348  139710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139711p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell46      6838   9348  139711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 139716p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell44    875    875  132231  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell51   8467   9342  139716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 139778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9280
-------------------------------------   ---- 
End-of-path arrival time (ps)           9280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell15   2510   2510  124748  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell48      6770   9280  139778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 139919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell62   8264   9139  139919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 139961p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell52   8222   9097  139961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140056p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9003
-------------------------------------   ---- 
End-of-path arrival time (ps)           9003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell51   8128   9003  140056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 140218p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell52    875    875  122876  RISE       1
\I2C:Net_643_3\/main_1      macrocell34   7965   8840  140218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 140233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell48   7951   8826  140233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 140545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8514
-------------------------------------   ---- 
End-of-path arrival time (ps)           8514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell61   7639   8514  140545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140592p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5    847    847  136308  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell52    7619   8466  140592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 140596p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5    847    847  136308  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell66    7615   8462  140596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 140627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell38   7556   8431  140627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 140926p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8132
-------------------------------------   ---- 
End-of-path arrival time (ps)           8132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell48    875    875  125279  RISE       1
\I2C:sda_x_wire\/main_6     macrocell66   7257   8132  140926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell52   7255   8130  140928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 140981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell46    875    875  124167  RISE       1
\I2C:sda_x_wire\/main_7     macrocell66   7202   8077  140981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 141025p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell46   7158   8033  141025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 141216p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell61   6967   7842  141216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 141498p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell60   6685   7560  141498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 141508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell5    847    847  134561  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell51    6703   7550  141508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 141508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell46    875    875  124167  RISE       1
\I2C:Net_643_3\/main_5      macrocell34   6675   7550  141508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 141512p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell62   6671   7546  141512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 141520p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell48   6664   7539  141520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 141600p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell49   6583   7458  141600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 141773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  125659  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell48   6411   7286  141773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 141809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell62   6374   7249  141809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 142174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell46   6009   6884  142174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 142232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell37    875    875  125659  RISE       1
\I2C:Net_643_3\/main_7           macrocell34   5951   6826  142232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 142710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell51   5473   6348  142710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 142752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell14   1600   1600  131919  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell37      4706   6306  142752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 143210p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell5    847    847  135630  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell51    5001   5848  143210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell48    875    875  125279  RISE       1
\I2C:Net_643_3\/main_4      macrocell34   4972   5847  143211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 143215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell61   4968   5843  143215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 143232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell48    875    875  125279  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell48   4951   5826  143232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell44    875    875  132231  RISE       1
\I2C:sda_x_wire\/main_9        macrocell66   4819   5694  143364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 143429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell58    875    875  136079  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell35   4754   5629  143429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 143473p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2450
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell59       875    875  143473  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell15   4718   5593  143473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell52    875    875  122876  RISE       1
\I2C:sda_x_wire\/main_3     macrocell66   4523   5398  143660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 143692p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell63   4491   5366  143692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 143750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell57    875    875  136391  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell35   4434   5309  143750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144186p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell5    847    847  136299  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell51    4025   4872  144186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 144258p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell62    875    875  144258  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell62   3925   4800  144258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell46    875    875  124167  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell46   3892   4767  144291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 144327p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell34    875    875  128830  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell36   3856   4731  144327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 144439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell56    875    875  128040  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell55   3744   4619  144439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell52    875    875  122876  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell52   3723   4598  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 144467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell55    875    875  129151  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell54   3716   4591  144467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 144478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell55    875    875  129151  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell35   3705   4580  144478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 144752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell49    875    875  124453  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell49   3431   4306  144752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell51   3252   4127  144931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 144936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell51    875    875  118860  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell63   3247   4122  144936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell15      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell15   1760   1760  144979  RISE       1
\I2C:sda_x_wire\/main_2            macrocell66      2319   4079  144979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 144993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell61    875    875  144993  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell61   3190   4065  144993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 144996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell63    875    875  144996  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell63   3187   4062  144996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145234p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell56    875    875  128040  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell35   2950   3825  145234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145283p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell38    875    875  145283  RISE       1
\I2C:sda_x_wire\/main_10         macrocell66   2900   3775  145283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145390p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell54    875    875  137497  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell35   2794   3669  145390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 145393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell44    875    875  132231  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell44   2790   3665  145393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 145403p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3655
-------------------------------------   ---- 
End-of-path arrival time (ps)           3655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell60    875    875  145403  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell60   2780   3655  145403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell66    875    875  145577  RISE       1
\I2C:sda_x_wire\/main_0  macrocell66   2607   3482  145577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 145873p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell5    847    847  145873  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell45    2338   3185  145873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 145876p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell58    875    875  136079  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell57   2307   3182  145876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 145881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell59    875    875  143473  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell58   2303   3178  145881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 145886p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell45    875    875  129293  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell60   2297   3172  145886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell35    875    875  145900  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell35   2284   3159  145900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 985713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13937
-------------------------------------   ----- 
End-of-path arrival time (ps)           13937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28     875    875  985713  RISE       1
\HC_PWM_S:PWMUDB:status_2\/main_0          macrocell31    4884   5759  985713  RISE       1
\HC_PWM_S:PWMUDB:status_2\/q               macrocell31    2345   8104  985713  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_2  statusicell4   5833  13937  985713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  984866  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell13   7863   8738  987022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_5922/q                                       macrocell9        875    875  984866  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell12   7709   8584  987176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  985713  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   4681   5556  987894  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   3590   9146  987894  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0   9146  987894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22      875    875  988057  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4518   5393  988057  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   3590   8983  988057  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0   8983  988057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1        875    875  987197  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell11   6085   6960  988800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   4436   6886  988874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/clock                datapathcell13      0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  985713  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   5584   6459  989301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    530    530  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    530  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   1920   2450  987107  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   3893   6343  989417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:sT16:timerdp:u0\/clock                datapathcell12      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1        875    875  987197  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   5378   6253  989507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988134  RISE       1
\HC_PWM:PWMUDB:status_2\/main_1          macrocell25     3004   5454  989596  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell25     2345   7799  989596  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  10054  989596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22      875    875  988057  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   5171   6046  989714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM_S:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:prevCompare1\/clock_0
Path slack     : 990078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990078  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/main_0     macrocell26     4845   7465  990078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q         macrocell28      875    875  985713  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   4681   5556  990204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3076   5526  990234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2992   5442  990318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell7       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell22      875    875  988057  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4518   5393  990367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    530    530  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    530  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   1920   2450  985930  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2924   5374  990386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell9       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 990413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2897   5347  990413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 990413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  988103  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   2897   5347  990413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    530    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    530  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   1920   2450  988134  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2866   5316  990444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM_S:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM_S:PWMUDB:status_0\/clock_0
Path slack     : 990666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990078  RISE       1
\HC_PWM_S:PWMUDB:status_0\/main_1         macrocell29     4257   6877  990666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : Net_5930/main_0
Capture Clock  : Net_5930/clock_0
Path slack     : 991104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q  macrocell28    875    875  985713  RISE       1
Net_5930/main_0                     macrocell11   5564   6439  991104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5930/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5922/q
Path End       : \HC_Timer_S:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer_S:TimerUDB:rstSts:stsreg\/clock
Path slack     : 991284p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_5922/q                                 macrocell9      875    875  984866  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/reset  statusicell6   7841   8716  991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer_S:TimerUDB:rstSts:stsreg\/clock                  statusicell6        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM_S:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM_S:PWMUDB:status_1\/clock_0
Path slack     : 991288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  991288  RISE       1
\HC_PWM_S:PWMUDB:status_1\/main_1         macrocell30     3545   6255  991288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM_S:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:prevCompare2\/clock_0
Path slack     : 991301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  991288  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/main_0     macrocell27     3532   6242  991301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:runmode_enable\/q
Path End       : Net_5922/main_0
Capture Clock  : Net_5922/clock_0
Path slack     : 991436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:runmode_enable\/q  macrocell28    875    875  985713  RISE       1
Net_5922/main_0                     macrocell9    5232   6107  991436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 991496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell22    875    875  988057  RISE       1
Net_1697/main_0                   macrocell1    5172   6047  991496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 991952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991952  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell21     2881   5591  991952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 991952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991952  RISE       1
Net_2330/main_1                         macrocell2      2881   5591  991952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1120   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1120  991952  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   1590   2710  991952  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell24     2871   5581  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992073  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell23     2850   5470  992073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 992077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992073  RISE       1
Net_1697/main_1                         macrocell1      2846   5466  992077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 992086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1060   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1060  992073  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   1560   2620  992073  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell20     2837   5457  992086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_5930/main_1
Capture Clock  : Net_5930/clock_0
Path slack     : 992191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1120   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1120  991288  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   1590   2710  991288  RISE       1
Net_5930/main_1                           macrocell11     2642   5352  992191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5930/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5922/main_1
Capture Clock  : Net_5922/clock_0
Path slack     : 992292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1060   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1060  990078  RISE       1
\HC_PWM_S:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   1560   2620  990078  RISE       1
Net_5922/main_1                           macrocell9      2631   5251  992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5922/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 992683p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell22    875    875  988057  RISE       1
Net_2330/main_0                   macrocell2    3985   4860  992683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell1      875    875  987197  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell5   6099   6974  993026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM_S:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:runmode_enable\/clock_0
Path slack     : 994370p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3    847    847  994370  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/main_0      macrocell28    2326   3173  994370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:runmode_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM_S:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:status_1\/clock_0
Path slack     : 994371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:prevCompare2\/q   macrocell27    875    875  994371  RISE       1
\HC_PWM_S:PWMUDB:status_1\/main_0  macrocell30   2297   3172  994371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM_S:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM_S:PWMUDB:status_0\/clock_0
Path slack     : 994375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:prevCompare1\/q   macrocell26    875    875  994375  RISE       1
\HC_PWM_S:PWMUDB:status_0\/main_0  macrocell29   2293   3168  994375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 994430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell21    875    875  994430  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell24   2238   3113  994430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 994432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3111
-------------------------------------   ---- 
End-of-path arrival time (ps)           3111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  994432  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell22    2264   3111  994432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 994436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           3107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell20    875    875  994436  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell23   2232   3107  994436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:status_1\/q
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_1\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:status_1\/q               macrocell30     875    875  996454  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2321   3196  996454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM_S:PWMUDB:status_0\/q
Path End       : \HC_PWM_S:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM_S:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:status_0\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM_S:PWMUDB:status_0\/q               macrocell29     875    875  996461  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2314   3189  996461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM_S:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3140
-------------------------------------   ---- 
End-of-path arrival time (ps)           3140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell24     875    875  996510  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2265   3140  996510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_CLOCK:R#1 vs. HC_CLOCK:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell23     875    875  996523  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2252   3127  996523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24985680p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6895   7770  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  11360  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11360  24985680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24985749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13901
-------------------------------------   ----- 
End-of-path arrival time (ps)           13901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16     875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_0          macrocell18    7784   8659  24985749  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell18    2345  11004  24985749  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2897  13901  24985749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   7099   7974  24987786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987990p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell16      875    875  24985680  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6895   7770  24987990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3478/main_0
Capture Clock  : Net_3478/clock_0
Path slack     : 24989578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7965
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell16    875    875  24985680  RISE       1
Net_3478/main_0                    macrocell4    7090   7965  24989578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24990495p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2815   5265  24990495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24990510p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24988200  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2800   5250  24990510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24990763p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24990763  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell17     4160   6780  24990763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24990776p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24990763  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell15     4147   6767  24990776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3478/main_1
Capture Clock  : Net_3478/clock_0
Path slack     : 24992615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24990763  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24990763  RISE       1
Net_3478/main_1                          macrocell4      2308   4928  24992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3478/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24994359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell15    875    875  24994359  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell17   2309   3184  24994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24994360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  24994360  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2336   3183  24994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996460p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3190
-------------------------------------   ---- 
End-of-path arrival time (ps)           3190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell17     875    875  24996460  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2315   3190  24996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99982857p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4983   8283  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   2310  14183  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  14183  99982857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99985167p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4983   8283  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   3590  11873  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  11873  99985167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99985532p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -350
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell74      5546   8846  99985532  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell74      2345  11191  99985532  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2927  14118  99985532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell10       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99986963p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell21   5497   8797  99986963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99987477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   4983   8283  99987477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989827p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    530    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    530  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21    850   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1380  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   1920   3300  99982857  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell22   2633   5933  99989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99991136p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99987383  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell22   3777   4624  99991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell22      0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99992003p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99987383  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell20   2910   3757  99992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell20      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99992008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9      847    847  99987383  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell21   2905   3752  99992008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell21      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

