D. Borodin and others. 2011. Functional unit sharing between stacked processors in 3D integrated systems. In Proceedings of the 2011 International Conference on Embedded Computer Systems (SAMOS). 311--317.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Michael Butler , Leslie Barnes , Debjit Das Sarma , Bob Gelinas, Bulldozer: An Approach to Multithreaded Compute Performance, IEEE Micro, v.31 n.2, p.6-15, March 2011[doi>10.1109/MM.2011.23]
Gilberto Contreras , Margaret Martonosi, Power prediction for intel XScale® processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077657]
R. Dolbeau and A. Seznec. 2002. CASH: Revisiting Hardware Sharing in Single-Chip Parallel Processor. Technical Report. J. Instruction-Level Parallelism.
Stijn Eyerman , Lieven Eeckhout, Fine-grained DVFS using on-chip regulators, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.1, p.1-24, April 2011[doi>10.1145/1952998.1952999]
A. Fog. 2012. The Microarchitecture of Intel, AMD and VIA CPU. Technical Report. Copenhagen University College of Engineering.
Siddharth Garg , Diana Marculescu , Radu Marculescu , Umit Ogras, Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630120]
Swaroop Ghosh , Debabrata Mohapatra , Georgios Karakonstantis , Kaushik Roy, Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.9, p.1301-1309, September 2010[doi>10.1109/TVLSI.2009.2022531]
Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason Blome , Scott Mahlke, The StageNet fabric for constructing resilient multicore systems, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.141-151, November 08-12, 2008[doi>10.1109/MICRO.2008.4771786]
P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar. 2005. Area-efficient linear regulator with ultra-fast load regulation. IEEE J. Solid-State Circuits 40, 4 (2005), 933--940. DOI: http://dx.doi.org/10.1109/JSSC.2004.842831.
Houman Homayoun , Vasileios Kontorinis , Amirali Shayan , Ta-Wei Lin , Dean M. Tullsen, Dynamically heterogeneous cores through 3D resource pooling, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169037]
W. Jang and others. 2010. Voltage and frequency island optimizations for many-core/networks-on-chip designs. In Proceedings of the 2010 International Conference on Green Circuits and Systems (ICGCS). 217--220.
W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA’08). 123--134. DOI: http://dx.doi.org/10.1109/HPCA.2008.4658633.
Rakesh Kumar , Norman P. Jouppi , Dean M. Tullsen, Conjoined-Core Chip Multiprocessing, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.195-206, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.12]
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
C. Lichtenau, M. I. Ringler, T. Pfluger, S. Geissler, R. Hilgendorf, J. Heaslip, U. Weiss, P. Sandon, N. Rohrer, E. Cohen, and M. Canada. 2004. PowerTune: Advanced frequency and power scaling on 64b PowerPC microprocessor. In Proceedings of the 2004 IEEE International on Solid-State Circuits Conference, 2004. Digest of Technical Papers. 356--357, Vol. 1. DOI: http://dx.doi.org/10.1109/ISSCC.2004.1332741.
J. Renau. 2005. SESC: SuperESCalar Simulator. Retrieved from http://sourceforge.net/projects/sesc/.
Rance Rodrigues , Arunachalam Annamalai , Israel Koren , Sandip Kundu , Omer Khan, Performance Per Watt Benefits of Dynamic Core Morphing in Asymmetric Multicores, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.121-130, October 10-14, 2011[doi>10.1109/PACT.2011.18]
Rance Rodrigues , Arunachalam Annamalai , Israel Koren , Sandip Kundu, Improving performance per watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-23, January 2013[doi>10.1145/2390191.2390196]
Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
P. Shivakumar and others. 2001. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report.
Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
Karan Singh , Major Bhadauria , Sally A. McKee, Real time power estimation and thread scheduling via performance counters, ACM SIGARCH Computer Architecture News, v.37 n.2, May 2009[doi>10.1145/1577129.1577137]
SPEC2000. 2000. The Standard Performance Evaluation Corporation (Spec CPI2000 suite). Retrieved from https://www.spec.org/cpu2000/.
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, ACM SIGARCH Computer Architecture News, v.23 n.2, p.392-403, May 1995[doi>10.1145/225830.224449]
Yasuko Watanabe , John D. Davis , David A. Wood, WiDGET: Wisconsin decoupled grid execution tiles, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815965]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]
