
---------- Begin Simulation Statistics ----------
final_tick                                12294993000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793320                       # Number of bytes of host memory used
host_op_rate                                   366657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.24                       # Real time elapsed on the host
host_tick_rate                             3790176641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1189396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012295                       # Number of seconds simulated
sim_ticks                                 12294993000                       # Number of ticks simulated
system.cpu.Branches                             47286                       # Number of branches fetched
system.cpu.committedInsts                     1000002                       # Number of instructions committed
system.cpu.committedOps                       1189396                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      858060                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3347                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1563668                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         12294986                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   12294986                       # Number of busy cycles
system.cpu.num_cc_register_reads               235911                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              181814                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        46287                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 811640                       # Number of float alu accesses
system.cpu.num_fp_insts                        811640                       # number of float instructions
system.cpu.num_fp_register_reads               812152                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1190348                       # Number of integer alu accesses
system.cpu.num_int_insts                      1190348                       # number of integer instructions
system.cpu.num_int_register_reads             3021944                       # number of times the integer registers were read
system.cpu.num_int_register_writes             285190                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                        862379                       # number of memory refs
system.cpu.num_store_insts                     858059                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                    327851     27.53%     27.54% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     27.54% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.01%     27.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     27.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.01%     27.56% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     27.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.01%     27.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.02%     27.60% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     27.60% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.35%     27.95% # Class of executed instruction
system.cpu.op_class::MemWrite                   47139      3.96%     31.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.01%     31.92% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             810920     68.08%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1191067                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          1563094                       # number of demand (read+write) hits
system.icache.demand_hits::total              1563094                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         1563094                       # number of overall hits
system.icache.overall_hits::total             1563094                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     35319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     35319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     35319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     35319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      1563668                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          1563668                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      1563668                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         1563668                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000367                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000367                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000367                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000367                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     34171000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     34171000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000367                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000367                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         1563094                       # number of ReadReq hits
system.icache.ReadReq_hits::total             1563094                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      1563668                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         1563668                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000367                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000367                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000367                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 59531.358885                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               321.975872                       # Cycle average of tags in use
system.icache.tags.total_refs                    7567                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   251                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 30.147410                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   321.975872                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.628859                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.628859                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               1564242                       # Number of tag accesses
system.icache.tags.data_accesses              1564242                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90441                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            106798                       # Transaction distribution
system.membus.trans_dist::ReadExResp           106798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port       305795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total       305795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 305795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port     12661376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total     12661376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12661376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            107393                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  107393    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              107393                       # Request fanout histogram
system.membus.reqLayer2.occupancy           560166000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy          565356750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         6840896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             6873152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      5788224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          5788224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           106889                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               107393                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         90441                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               90441                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2623507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          556396901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              559020408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2623507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2623507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       470778959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             470778959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       470778959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2623507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         556396901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1029799366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     90441.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    106889.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000052876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          5396                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          5396                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               303143                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               85158                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       107393                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       90441                       # Number of write requests accepted
system.mem_ctrl.readBursts                     107393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     90441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6731                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               6684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               6691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               6702                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               6694                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               6694                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               6683                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               6660                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               6670                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              6704                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              6699                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              6695                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              6742                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              6764                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6844                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               5632                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               5634                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               5688                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              5648                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              5662                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              5644                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              5661                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              5697                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              5722                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.82                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     999032500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   536965000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               3012651250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9302.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28052.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     97095                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    82545                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.27                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 107393                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 90441                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   107393                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    2200                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    5386                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    5398                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    5401                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    5419                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    5397                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    5396                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    5396                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    5396                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    5396                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        18164                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     696.949571                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    507.102047                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    392.587582                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1147      6.31%      6.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3458     19.04%     25.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          749      4.12%     29.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          699      3.85%     33.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          650      3.58%     36.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          743      4.09%     40.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          686      3.78%     44.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          712      3.92%     48.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         9320     51.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         18164                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         5396                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       19.900111                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.782969                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     223.711578                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023          5395     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           5396                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         5396                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.755374                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.729595                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.937836                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              3193     59.17%     59.17% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               331      6.13%     65.31% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1871     34.67%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           5396                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 6873152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  5786368                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  6873152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               5788224                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        559.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        470.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     559.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     470.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.04                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.37                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     3.68                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    12294961000                       # Total gap between requests
system.mem_ctrl.avgGap                       62147.87                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      6840896                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      5786368                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 2623506.983696533833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 556396900.754640460014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 470628002.797561526299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       106889                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        90441                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12712000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   2999939250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 254964683500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25222.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28065.93                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2819127.20                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              65131080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              34614195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            384517560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy           236758320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      970516560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2941523760                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2244204960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          6877266435                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         559.355051                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   5744397000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    410540000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6140056000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              64567020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              34318185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            382268460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           235192320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      970516560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2922535350                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2260195200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          6869593095                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         558.730948                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   5784667750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    410540000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6099785250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           753823                       # number of demand (read+write) hits
system.dcache.demand_hits::total               753823                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          753823                       # number of overall hits
system.dcache.overall_hits::total              753823                       # number of overall hits
system.dcache.demand_misses::.cpu.data         106901                       # number of demand (read+write) misses
system.dcache.demand_misses::total             106901                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        106901                       # number of overall misses
system.dcache.overall_misses::total            106901                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   7624519000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   7624519000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   7624519000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   7624519000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       860724                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           860724                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       860724                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          860724                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124199                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124199                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124199                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124199                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 71323.177519                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 71323.177519                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 71323.177519                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 71323.177519                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          106324                       # number of writebacks
system.dcache.writebacks::total                106324                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       106901                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        106901                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       106901                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       106901                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   7410719000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   7410719000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   7410719000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   7410719000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124199                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124199                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124199                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124199                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 69323.196228                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 69323.196228                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 69323.196228                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 69323.196228                       # average overall mshr miss latency
system.dcache.replacements                     106388                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data        64140                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total        64140                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        62140                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total        62140                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         749588                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             749588                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       106801                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           106801                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7618105000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7618105000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       856389                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         856389                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124711                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124711                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 71329.903278                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 71329.903278                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       106801                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       106801                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7404505000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7404505000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124711                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124711                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69329.922004                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 69329.922004                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               507.875061                       # Cycle average of tags in use
system.dcache.tags.total_refs                  856634                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                106388                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.051980                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   507.875061                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.991943                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.991943                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                967624                       # Number of tag accesses
system.dcache.tags.data_accesses               967624                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  81                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 81                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           504                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        106890                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            107394                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          504                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       106890                       # number of overall misses
system.l2cache.overall_misses::total           107394                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31522000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   6983062000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   7014584000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31522000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   6983062000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   7014584000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       106901                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          107475                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       106901                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         107475                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999897                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999246                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999897                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999246                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65329.422771                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65316.349144                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65329.422771                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65316.349144                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          90441                       # number of writebacks
system.l2cache.writebacks::total                90441                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       106890                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       107394                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       106890                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       107394                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30514000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   6769284000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   6799798000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30514000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   6769284000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   6799798000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999897                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999246                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999897                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999246                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63329.441482                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63316.367767                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63329.441482                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63316.367767                       # average overall mshr miss latency
system.l2cache.replacements                     91009                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       106324                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       106324                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       106324                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       106324                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       106799                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         106799                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6977294000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6977294000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       106801                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       106801                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999981                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999981                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65331.079879                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65331.079879                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       106799                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       106799                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   6763698000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   6763698000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999981                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63331.098606                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63331.098606                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31522000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.882789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62543.650794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63384.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62672.268908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5586000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36100000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.882789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61384.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60672.268908                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            15104.838429                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 181857                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                91009                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.998231                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    31.110572                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 15073.727857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.001899                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.920027                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.921926                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          782                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7818                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7698                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321507                       # Number of tag accesses
system.l2cache.tags.data_accesses              321507                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        106324                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict               315                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             106801                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            106800                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       320189                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  321588                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     13646336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 13683072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             2870000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            639410000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           534500000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               4.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12294993000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  12294993000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                24810275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295357                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793984                       # Number of bytes of host memory used
host_op_rate                                   349003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.77                       # Real time elapsed on the host
host_tick_rate                             3663849204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2000004                       # Number of instructions simulated
sim_ops                                       2363310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024810                       # Number of seconds simulated
sim_ticks                                 24810275000                       # Number of ticks simulated
system.cpu.Branches                             90764                       # Number of branches fetched
system.cpu.committedInsts                     2000004                       # Number of instructions committed
system.cpu.committedOps                       2363310                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1729327                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          6745                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3132286                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         24810268                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   24810268                       # Number of busy cycles
system.cpu.num_cc_register_reads               453301                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              355726                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        89765                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1637730                       # Number of float alu accesses
system.cpu.num_fp_insts                       1637730                       # number of float instructions
system.cpu.num_fp_register_reads              1638242                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               2365961                       # Number of integer alu accesses
system.cpu.num_int_insts                      2365961                       # number of integer instructions
system.cpu.num_int_register_reads             6028746                       # number of times the integer registers were read
system.cpu.num_int_register_writes             546058                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       1733646                       # number of memory refs
system.cpu.num_store_insts                    1729326                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                    632197     26.71%     26.72% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.72% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.01%     26.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.01%     26.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.01%     26.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.75% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.18%     26.93% # Class of executed instruction
system.cpu.op_class::MemWrite                   92316      3.90%     30.83% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     30.83% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1637010     69.17%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2366680                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3131712                       # number of demand (read+write) hits
system.icache.demand_hits::total              3131712                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3131712                       # number of overall hits
system.icache.overall_hits::total             3131712                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     35319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     35319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     35319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     35319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3132286                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3132286                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3132286                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3132286                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000183                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000183                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     34171000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     34171000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000183                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000183                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3131712                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3131712                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3132286                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3132286                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000183                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 59531.358885                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.492483                       # Cycle average of tags in use
system.icache.tags.total_refs                    7567                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   251                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 30.147410                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.492483                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.629868                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.629868                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3132860                       # Number of tag accesses
system.icache.tags.data_accesses              3132860                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199137                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215494                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port       631883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total       631883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 631883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port     26574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total     26574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26574464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            216089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  216089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              216089                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1212342000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1137480000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        13797440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            13829696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     12744768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         12744768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           215585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               216089                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        199137                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              199137                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1300107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          556117979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              557418086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1300107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1300107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       513689107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             513689107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       513689107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1300107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         556117979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1071107192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    199137.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    215585.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000052876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         11883                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         11883                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               626148                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              187546                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       216089                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      199137                       # Number of write requests accepted
system.mem_ctrl.readBursts                     216089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    199137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              13643                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              13483                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              13475                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              13486                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              13478                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              13478                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              13467                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              13444                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              13454                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              13520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             13488                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             13483                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             13479                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             13526                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             13548                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             13637                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              12534                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              12416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              12418                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              12472                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             12432                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             12446                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             12428                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             12445                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             12481                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             12544                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.74                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    2114713250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  1080445000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               6166382000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9786.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28536.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    195052                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   181783                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.26                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.29                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 216089                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                199137                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   216089                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    4108                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    4844                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   11861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   11887                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   11884                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   11891                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   11929                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   11883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        38365                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     692.607950                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    501.174606                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    394.463149                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2441      6.36%      6.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         7544     19.66%     26.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1555      4.05%     30.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1414      3.69%     33.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1314      3.42%     37.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         1599      4.17%     41.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1471      3.83%     45.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         1534      4.00%     49.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        19493     50.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         38365                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        11883                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.184044                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.754376                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     150.753512                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023         11882     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          11883                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        11883                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.756038                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.730229                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.938334                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              7031     59.17%     59.17% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               723      6.08%     65.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              4126     34.72%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          11883                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                13829696                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 12743168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 13829696                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              12744768                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        557.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        513.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     557.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     513.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.37                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    24810219000                       # Total gap between requests
system.mem_ctrl.avgGap                       59751.12                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     13797440                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     12743168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1300106.508291423554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 556117979.345251083374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 513624617.220083236694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       215585                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       199137                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12712000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   6153670000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 559821947500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25222.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28544.05                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2811240.24                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             137066580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              72852615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            772083900                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy           520256520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1958243040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5920754160                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4541247360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         13922504175                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         561.158801                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  11617109000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    828360000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  12364806000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             136866660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              72742560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            770791560                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           519108120                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1958243040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5905534590                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4554063840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         13917350370                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         560.951072                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  11648630250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    828360000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  12333284750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1514695                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1514695                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1514695                       # number of overall hits
system.dcache.overall_hits::total             1514695                       # number of overall hits
system.dcache.demand_misses::.cpu.data         215597                       # number of demand (read+write) misses
system.dcache.demand_misses::total             215597                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        215597                       # number of overall misses
system.dcache.overall_misses::total            215597                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  15480821000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  15480821000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  15480821000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  15480821000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1730292                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1730292                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1730292                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1730292                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124602                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124602                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124602                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124602                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 71804.436054                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 71804.436054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 71804.436054                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 71804.436054                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          215020                       # number of writebacks
system.dcache.writebacks::total                215020                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       215597                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        215597                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       215597                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       215597                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  15049629000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  15049629000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  15049629000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  15049629000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124602                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124602                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124602                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124602                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 69804.445331                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 69804.445331                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 69804.445331                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 69804.445331                       # average overall mshr miss latency
system.dcache.replacements                     215084                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data        64140                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total        64140                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        62140                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total        62140                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1510460                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1510460                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       215497                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           215497                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  15474407000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  15474407000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1725957                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1725957                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124857                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124857                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 71807.992687                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 71807.992687                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       215497                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       215497                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  15043415000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  15043415000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124857                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124857                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69808.001968                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 69808.001968                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               509.955843                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1726202                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                215084                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.025711                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   509.955843                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.996008                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.996008                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1945888                       # Number of tag accesses
system.dcache.tags.data_accesses              1945888                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  81                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 81                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           504                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        215586                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            216090                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          504                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       215586                       # number of overall misses
system.l2cache.overall_misses::total           216090                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31522000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  14187188000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  14218710000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31522000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  14187188000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  14218710000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       215597                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          216171                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       215597                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         216171                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999949                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999625                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999949                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999625                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65807.557077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65799.944468                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65807.557077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65799.944468                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         199137                       # number of writebacks
system.l2cache.writebacks::total               199137                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       215586                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       216090                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       215586                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       216090                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30514000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  13756018000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  13786532000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30514000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  13756018000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  13786532000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999625                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999625                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63807.566354                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63799.953723                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63807.566354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63799.953723                       # average overall mshr miss latency
system.l2cache.replacements                    199705                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       215020                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       215020                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       215020                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       215020                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       215495                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         215495                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  14181420000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  14181420000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       215497                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       215497                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999991                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65808.580245                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65808.580245                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       215495                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       215495                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  13750432000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  13750432000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63808.589526                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63808.589526                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31522000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.882789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62543.650794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63384.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62672.268908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5586000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36100000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.882789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61384.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60672.268908                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            15750.098015                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 399249                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               199705                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999194                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    15.417171                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 15734.680844                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000941                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.960369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.961310                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7818                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7697                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               647595                       # Number of tag accesses
system.l2cache.tags.data_accesses              647595                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        215020                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict               315                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             215497                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            215496                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       646277                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  647676                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     27559424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 27596160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             2870000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy           1291586000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1077980000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               4.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24810275000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  24810275000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                37325620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793984                       # Number of bytes of host memory used
host_op_rate                                   335888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.53                       # Real time elapsed on the host
host_tick_rate                             3544348235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000010                       # Number of instructions simulated
sim_ops                                       3537231                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037326                       # Number of seconds simulated
sim_ticks                                 37325620000                       # Number of ticks simulated
system.cpu.Branches                            134243                       # Number of branches fetched
system.cpu.committedInsts                     3000010                       # Number of instructions committed
system.cpu.committedOps                       3537231                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2600595                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         10141                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4700908                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         37325613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   37325613                       # Number of busy cycles
system.cpu.num_cc_register_reads               670696                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              529640                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       133244                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                2463822                       # Number of float alu accesses
system.cpu.num_fp_insts                       2463822                       # number of float instructions
system.cpu.num_fp_register_reads              2464333                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3541580                       # Number of integer alu accesses
system.cpu.num_int_insts                      3541580                       # number of integer instructions
system.cpu.num_int_register_reads             9035557                       # number of times the integer registers were read
system.cpu.num_int_register_writes             806930                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       2604914                       # number of memory refs
system.cpu.num_store_insts                    2600594                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                    936548     26.44%     26.44% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.45% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.01%     26.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.46% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.12%     26.58% # Class of executed instruction
system.cpu.op_class::MemWrite                  137492      3.88%     30.46% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     30.47% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2463102     69.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3542299                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          4700334                       # number of demand (read+write) hits
system.icache.demand_hits::total              4700334                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         4700334                       # number of overall hits
system.icache.overall_hits::total             4700334                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     35319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     35319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     35319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     35319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      4700908                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          4700908                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      4700908                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         4700908                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000122                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000122                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000122                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000122                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     34171000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     34171000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         4700334                       # number of ReadReq hits
system.icache.ReadReq_hits::total             4700334                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      4700908                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         4700908                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000122                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000122                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 59531.358885                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.662654                       # Cycle average of tags in use
system.icache.tags.total_refs                    7567                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   251                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 30.147410                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.662654                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.630200                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.630200                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               4701482                       # Number of tag accesses
system.icache.tags.data_accesses              4701482                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       307833                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            324190                       # Transaction distribution
system.membus.trans_dist::ReadExResp           324190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port       957971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total       957971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 957971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port     40487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total     40487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            324785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  324785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              324785                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1864518000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1709594250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        20753984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            20786240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     19701312                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         19701312                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           324281                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               324785                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        307833                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              307833                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             864179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          556025164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              556889343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        864179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            864179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       527822766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             527822766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       527822766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            864179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         556025164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1084712109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    307833.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    324281.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000052876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         18370                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         18371                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               949144                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              289936                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       324785                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      307833                       # Number of write requests accepted
system.mem_ctrl.readBursts                     324785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    307833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              20427                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              20380                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              20298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              20270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              20262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              20262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              20251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              20228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              20238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              20304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             20272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             20267                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             20263                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             20310                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             20332                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             20421                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              19328                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              19328                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              19220                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              19200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              19200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              19200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              19200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              19200                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              19202                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              19256                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             19216                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             19230                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             19212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             19229                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             19265                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             19328                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.38                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    3230454000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  1623925000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               9320172750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9946.44                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28696.44                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    293031                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   281035                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.22                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.29                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 324785                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                307833                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   324785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    6348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    7481                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   18336                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   18375                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   18384                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   18442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   18371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        58531                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     691.679144                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    500.259293                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    394.642633                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3688      6.30%      6.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        11616     19.85%     26.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2370      4.05%     30.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2133      3.64%     33.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1997      3.41%     37.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2462      4.21%     41.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         2267      3.87%     45.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         2348      4.01%     49.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        29650     50.66%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         58531                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        18371                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       17.679223                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.745306                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     121.246480                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023         18370     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          18371                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        18370                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.755580                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.729768                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.938368                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             10877     59.21%     59.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1110      6.04%     65.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              6379     34.73%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          18370                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                20786240                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 19700096                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 20786240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              19701312                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        556.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        527.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     556.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     527.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.47                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.12                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    37325548000                       # Total gap between requests
system.mem_ctrl.avgGap                       59001.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     20753984                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     19700096                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 864178.545460196096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 556025164.484876632690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 527790188.079930126667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       324281                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       307833                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12712000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   9307460750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 864670635750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25222.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28701.84                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2808895.20                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.74                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             208944960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             111056880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1159585980                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy           803556360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2945969520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        8897187000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6840670080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         20966970780                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         561.731346                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17496794750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1246180000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  18582645250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             208980660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             111068265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1159378920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy           803201400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2945969520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8889344370                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        6847274400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         20965217535                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         561.684375                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  17510494750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1246180000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  18568945250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          2275569                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2275569                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2275569                       # number of overall hits
system.dcache.overall_hits::total             2275569                       # number of overall hits
system.dcache.demand_misses::.cpu.data         324293                       # number of demand (read+write) misses
system.dcache.demand_misses::total             324293                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        324293                       # number of overall misses
system.dcache.overall_misses::total            324293                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  23337174000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  23337174000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  23337174000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  23337174000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2599862                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2599862                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2599862                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2599862                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124735                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124735                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124735                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124735                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 71963.236949                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 71963.236949                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 71963.236949                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 71963.236949                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          323716                       # number of writebacks
system.dcache.writebacks::total                323716                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       324293                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        324293                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       324293                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       324293                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  22688590000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  22688590000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  22688590000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  22688590000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124735                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124735                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124735                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124735                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 69963.243117                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 69963.243117                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 69963.243117                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 69963.243117                       # average overall mshr miss latency
system.dcache.replacements                     323780                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data        64140                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total        64140                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        62140                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total        62140                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        2271334                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            2271334                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       324193                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           324193                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  23330760000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  23330760000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      2595527                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        2595527                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124904                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124904                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 71965.650091                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 71965.650091                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       324193                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       324193                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  22682376000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  22682376000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124904                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124904                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69965.656260                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 69965.656260                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.641252                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2595770                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                323780                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.017079                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.641252                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.997346                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.997346                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2924154                       # Number of tag accesses
system.dcache.tags.data_accesses              2924154                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  81                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 81                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           504                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        324282                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            324786                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          504                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       324282                       # number of overall misses
system.l2cache.overall_misses::total           324786                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31522000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  21391365000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  21422887000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31522000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  21391365000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  21422887000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       324293                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          324867                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       324293                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         324867                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999966                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999751                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999966                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999751                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65965.317224                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65960.007513                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65965.317224                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65960.007513                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         307833                       # number of writebacks
system.l2cache.writebacks::total               307833                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       324282                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       324786                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       324282                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       324786                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30514000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  20742803000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  20773317000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30514000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  20742803000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  20773317000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999966                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999751                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999966                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999751                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63965.323391                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63960.013671                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63965.323391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63960.013671                       # average overall mshr miss latency
system.l2cache.replacements                    308401                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       323716                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       323716                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       323716                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       323716                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       324191                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         324191                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  21385597000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  21385597000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       324193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       324193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999994                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65966.041624                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65966.041624                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       324191                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       324191                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  20737217000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  20737217000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63966.047793                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63966.047793                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31522000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.882789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62543.650794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63384.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62672.268908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5586000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36100000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.882789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61384.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60672.268908                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            15962.646448                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 616641                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               308401                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999478                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    10.247767                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 15952.398681                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000625                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.973657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.974283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          782                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7821                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7693                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               973683                       # Number of tag accesses
system.l2cache.tags.data_accesses              973683                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        323716                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict               315                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             324193                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            324192                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       972365                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  973764                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     41472512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 41509248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             2870000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy           1943762000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          1621460000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               4.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37325620000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  37325620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                49841523000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794116                       # Number of bytes of host memory used
host_op_rate                                   328293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.35                       # Real time elapsed on the host
host_tick_rate                             3473170116                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4000004                       # Number of instructions simulated
sim_ops                                       4711137                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049842                       # Number of seconds simulated
sim_ticks                                 49841523000                       # Number of ticks simulated
system.cpu.Branches                            177721                       # Number of branches fetched
system.cpu.committedInsts                     4000004                       # Number of instructions committed
system.cpu.committedOps                       4711137                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3471853                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         13537                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6269512                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         49841516                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   49841516                       # Number of busy cycles
system.cpu.num_cc_register_reads               888086                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              703552                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       176722                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                3289904                       # Number of float alu accesses
system.cpu.num_fp_insts                       3289904                       # number of float instructions
system.cpu.num_fp_register_reads              3290415                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               4717184                       # Number of integer alu accesses
system.cpu.num_int_insts                      4717184                       # number of integer instructions
system.cpu.num_int_register_reads            12042331                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1067798                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       3476172                       # number of memory refs
system.cpu.num_store_insts                    3471852                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   1240894     26.30%     26.31% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.00%     26.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.32% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.09%     26.41% # Class of executed instruction
system.cpu.op_class::MemWrite                  182668      3.87%     30.28% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     30.28% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3289184     69.72%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    4717903                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6268938                       # number of demand (read+write) hits
system.icache.demand_hits::total              6268938                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6268938                       # number of overall hits
system.icache.overall_hits::total             6268938                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     35319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     35319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     35319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     35319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6269512                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6269512                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6269512                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6269512                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000092                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000092                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     34171000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     34171000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6268938                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6268938                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6269512                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6269512                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000092                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 59531.358885                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.747366                       # Cycle average of tags in use
system.icache.tags.total_refs                    7567                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   251                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 30.147410                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.747366                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.630366                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.630366                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6270086                       # Number of tag accesses
system.icache.tags.data_accesses              6270086                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       416528                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            432885                       # Transaction distribution
system.membus.trans_dist::ReadExResp           432885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port      1284056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total      1284056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1284056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port     54400512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total     54400512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54400512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            433480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  433480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              433480                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2516688000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2281709750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        27710464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            27742720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     26657792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         26657792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           432976                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               433480                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        416528                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              416528                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             647171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          555971454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              556618625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        647171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            647171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       534851072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             534851072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       534851072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            647171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         555971454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1091469697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    416528.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    432976.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000052876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         24857                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         24857                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1272139                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              392317                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       433480                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      416528                       # Number of write requests accepted
system.mem_ctrl.readBursts                     433480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    416528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              27211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              27164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              27171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              27116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              27046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              27046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              27035                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              27012                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              27022                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              27088                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             27056                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             27051                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             27047                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             27094                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             27116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             27205                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              26112                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              26112                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              26112                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              26016                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              25984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              25984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              25984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              25984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              25986                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              26040                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             26000                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             26014                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             25996                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             26013                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             26049                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             26112                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.69                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    4346862250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2167400000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              12474612250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10027.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28777.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    390991                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   380257                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.20                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.29                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 433480                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                416528                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   433480                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    8594                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   10124                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   24810                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   24864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   24875                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   24953                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   24858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   24857                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   24857                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   24857                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        78729                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     690.950272                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    499.184878                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    394.985350                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4988      6.34%      6.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        15686     19.92%     26.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         3180      4.04%     30.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2845      3.61%     33.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         2669      3.39%     37.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         3319      4.22%     41.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         3056      3.88%     45.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         3165      4.02%     49.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        39821     50.58%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         78729                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        24857                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       17.438468                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.741462                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     104.235582                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023         24856    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          24857                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        24857                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.755763                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.729946                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.938447                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             14716     59.20%     59.20% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1502      6.04%     65.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8633     34.73%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          24857                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                27742720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 26655872                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 27742720                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              26657792                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        556.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        534.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     556.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     534.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.53                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.18                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    49841451000                       # Total gap between requests
system.mem_ctrl.avgGap                       58636.45                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     27710464                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     26655872                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 647171.235116551281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 555971453.761555433273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 534812549.768994808197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       432976                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       416528                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12712000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  12461900250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1169488786750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25222.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28781.97                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2807707.49                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             280859040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             149280120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1547088060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1086856200                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3934310640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       11876606640                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9137792160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         28012792860                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         562.037257                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  23369563250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1664260000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  24807699750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             281273160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             149496435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1547959140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1087263360                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3934310640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       11872600110                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9141166080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         28014068925                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         562.062859                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  23374519500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1664260000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  24802743500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          3036434                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3036434                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3036434                       # number of overall hits
system.dcache.overall_hits::total             3036434                       # number of overall hits
system.dcache.demand_misses::.cpu.data         432988                       # number of demand (read+write) misses
system.dcache.demand_misses::total             432988                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        432988                       # number of overall misses
system.dcache.overall_misses::total            432988                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  31194139000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  31194139000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  31194139000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  31194139000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3469422                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3469422                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3469422                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3469422                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124801                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124801                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124801                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124801                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 72043.888052                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 72043.888052                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 72043.888052                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 72043.888052                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          432411                       # number of writebacks
system.dcache.writebacks::total                432411                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       432988                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        432988                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       432988                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       432988                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  30328165000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  30328165000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  30328165000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  30328165000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124801                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124801                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124801                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124801                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 70043.892671                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 70043.892671                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 70043.892671                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 70043.892671                       # average overall mshr miss latency
system.dcache.replacements                     432475                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data        64140                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total        64140                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        62140                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total        62140                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        3032199                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            3032199                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       432888                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           432888                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  31187725000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  31187725000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      3465087                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        3465087                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124928                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124928                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 72045.713903                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 72045.713903                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       432888                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       432888                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  30321951000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  30321951000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124928                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124928                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70045.718523                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 70045.718523                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               510.982453                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3465330                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                432475                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.012787                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   510.982453                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.998013                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.998013                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3902409                       # Number of tag accesses
system.dcache.tags.data_accesses              3902409                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  81                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 81                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           504                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        432977                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            433481                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          504                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       432977                       # number of overall misses
system.l2cache.overall_misses::total           433481                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31522000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  28596160000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  28627682000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31522000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  28596160000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  28627682000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       432988                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          433562                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       432988                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         433562                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999975                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999813                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999975                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999813                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66045.448142                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66041.376669                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66045.448142                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66041.376669                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         416528                       # number of writebacks
system.l2cache.writebacks::total               416528                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       432977                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       433481                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       432977                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       433481                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30514000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  27730208000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  27760722000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30514000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  27730208000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  27760722000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999975                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999813                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999975                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999813                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64045.452761                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64041.381283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64045.452761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64041.381283                       # average overall mshr miss latency
system.l2cache.replacements                    417096                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       432411                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       432411                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       432411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       432411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       432886                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         432886                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  28590392000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  28590392000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       432888                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       432888                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999995                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66046.007494                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66046.007494                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       432886                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       432886                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  27724622000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  27724622000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64046.012114                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64046.012114                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31522000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.882789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62543.650794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63384.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62672.268908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5586000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36100000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.882789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61384.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60672.268908                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            16068.454214                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 834031                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               417096                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999614                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     7.674410                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 16060.779804                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000468                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.980272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980741                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          782                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7816                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7700                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1299768                       # Number of tag accesses
system.l2cache.tags.data_accesses             1299768                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        432411                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict               315                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             432888                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            432887                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1298450                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1299849                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     55385472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 55422208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             2870000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy           2595932000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          2164935000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               4.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49841523000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  49841523000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                62356773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794316                       # Number of bytes of host memory used
host_op_rate                                   326192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.04                       # Real time elapsed on the host
host_tick_rate                             3456255985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5885046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062357                       # Number of seconds simulated
sim_ticks                                 62356773000                       # Number of ticks simulated
system.cpu.Branches                            221199                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       5885046                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4343112                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         16935                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7838122                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         62356773                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   62356773                       # Number of busy cycles
system.cpu.num_cc_register_reads              1105476                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              877466                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       220200                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4115986                       # Number of float alu accesses
system.cpu.num_fp_insts                       4115986                       # number of float instructions
system.cpu.num_fp_register_reads              4116497                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5892792                       # Number of integer alu accesses
system.cpu.num_int_insts                      5892792                       # number of integer instructions
system.cpu.num_int_register_reads            15049111                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1328668                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       4347432                       # number of memory refs
system.cpu.num_store_insts                    4343112                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   1545242     26.22%     26.22% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.23% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.07%     26.31% # Class of executed instruction
system.cpu.op_class::MemWrite                  227846      3.87%     30.17% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     30.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4115266     69.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5893511                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          7837548                       # number of demand (read+write) hits
system.icache.demand_hits::total              7837548                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         7837548                       # number of overall hits
system.icache.overall_hits::total             7837548                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     35319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     35319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     35319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     35319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      7838122                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          7838122                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      7838122                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         7838122                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000073                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000073                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 61531.358885                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 61531.358885                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     34171000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     34171000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     34171000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 59531.358885                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         7837548                       # number of ReadReq hits
system.icache.ReadReq_hits::total             7837548                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     35319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      7838122                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         7838122                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000073                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 61531.358885                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     34171000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59531.358885                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 59531.358885                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.798071                       # Cycle average of tags in use
system.icache.tags.total_refs                 7838122                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   574                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              13655.264808                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.798071                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.630465                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.630465                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               7838696                       # Number of tag accesses
system.icache.tags.data_accesses              7838696                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525224                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq            541581                       # Transaction distribution
system.membus.trans_dist::ReadExResp           541581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port      1610144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total      1610144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1610144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port     68313600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total     68313600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68313600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            542176                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  542176    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              542176                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3168864000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2853826500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        34667008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            34699264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     33614336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         33614336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           541672                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               542176                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        525224                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              525224                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             517281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          555946152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              556463433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        517281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            517281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       539064714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             539064714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       539064714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            517281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         555946152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1095528147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    525224.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    541672.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000052876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         31345                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         31345                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1595136                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              494708                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       542176                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      525224                       # Number of write requests accepted
system.mem_ctrl.readBursts                     542176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    525224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              33995                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              33948                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              33955                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              33966                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              33916                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              33830                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              33819                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              33796                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              33806                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              33872                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             33840                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             33835                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             33831                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             33878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             33900                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             33989                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              32896                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              32896                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              32896                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              32896                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              32832                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              32768                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              32768                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              32768                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              32770                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              32824                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             32784                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             32798                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             32780                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             32797                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             32833                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             32896                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.88                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                    5462556500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  2710880000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              15628356500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10075.25                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28825.25                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    488965                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   479508                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.19                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.30                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 542176                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                525224                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   542176                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   10833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   12761                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   31287                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   31353                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   31346                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   31346                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   31346                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   31367                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   31465                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   31345                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        98904                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     690.688668                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    498.906797                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    395.049344                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          6251      6.32%      6.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        19757     19.98%     26.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         3991      4.04%     30.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         3566      3.61%     33.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         3344      3.38%     37.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         4182      4.23%     41.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         3847      3.89%     45.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         3982      4.03%     49.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        49984     50.54%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         98904                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        31345                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       17.296889                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.738789                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      92.824144                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023         31344    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          31345                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        31345                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.755527                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.729713                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.938404                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             18562     59.22%     59.22% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              1891      6.03%     65.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             10885     34.73%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          31345                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                34699264                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 33612928                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 34699264                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              33614336                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        556.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        539.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     556.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     539.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          8.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.21                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    62356756000                       # Total gap between requests
system.mem_ctrl.avgGap                       58419.30                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     34667008                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     33612928                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 517281.418651988322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 555946151.992182135582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 539042134.204090356827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       541672                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       525224                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12712000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  15615644500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1474340933500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25222.22                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28828.60                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2807070.76                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             352708860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             187469205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1934590140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          1370156040                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      4922037120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       14852634780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       11437519200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         35057115345                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         562.202206                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  29250018250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2082080000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  31024674750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             353472840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             187871475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           1936546500                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          1371398400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      4922037120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       14856168780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       11434543200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         35062038315                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         562.281155                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  29236940250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2082080000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  31037752750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          3797299                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3797299                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3797299                       # number of overall hits
system.dcache.overall_hits::total             3797299                       # number of overall hits
system.dcache.demand_misses::.cpu.data         541683                       # number of demand (read+write) misses
system.dcache.demand_misses::total             541683                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        541683                       # number of overall misses
system.dcache.overall_misses::total            541683                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  39050448000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  39050448000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  39050448000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  39050448000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      4338982                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          4338982                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      4338982                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         4338982                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124841                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124841                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124841                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124841                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 72090.960949                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 72090.960949                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 72090.960949                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 72090.960949                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks          541107                       # number of writebacks
system.dcache.writebacks::total                541107                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data       541683                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total        541683                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data       541683                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total       541683                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  37967082000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  37967082000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  37967082000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  37967082000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124841                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124841                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124841                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124841                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 70090.960949                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 70090.960949                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 70090.960949                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 70090.960949                       # average overall mshr miss latency
system.dcache.replacements                     541171                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total      6414000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data        64140                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total        64140                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total      6214000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        62140                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total        62140                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        3793064                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            3793064                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data       541583                       # number of WriteReq misses
system.dcache.WriteReq_misses::total           541583                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  39044034000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  39044034000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      4334647                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        4334647                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124943                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124943                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 72092.429046                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 72092.429046                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data       541583                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total       541583                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  37960868000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  37960868000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124943                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124943                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70092.429046                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 70092.429046                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.186679                       # Cycle average of tags in use
system.dcache.tags.total_refs                 4338982                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                541683                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.010187                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.186679                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.998411                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.998411                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               4880665                       # Number of tag accesses
system.dcache.tags.data_accesses              4880665                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              70                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  81                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             70                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 81                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           504                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        541672                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            542176                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          504                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       541672                       # number of overall misses
system.l2cache.overall_misses::total           542176                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     31522000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  35800293000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  35831815000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     31522000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  35800293000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  35831815000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       541683                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          542257                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       541683                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         542257                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999980                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999851                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999980                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999851                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66092.197861                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66088.899177                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62543.650794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66092.197861                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66088.899177                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         525224                       # number of writebacks
system.l2cache.writebacks::total               525224                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       541672                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       542176                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       541672                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       542176                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30514000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  34716949000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  34747463000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30514000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  34716949000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  34747463000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999980                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999851                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999980                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999851                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64092.197861                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64088.899177                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64092.197861                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64088.899177                       # average overall mshr miss latency
system.l2cache.replacements                    525792                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       541107                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       541107                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       541107                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       541107                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       541581                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         541581                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  35794525000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  35794525000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       541583                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       541583                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999996                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66092.652807                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66092.652807                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       541581                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       541581                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  34711363000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  34711363000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64092.652807                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64092.652807                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           70                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     31522000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5768000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37290000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.882789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62543.650794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63384.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62672.268908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30514000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      5586000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36100000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.882789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60543.650794                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61384.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60672.268908                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse            16131.785496                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1083679                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               542176                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.998759                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     6.134125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data 16125.651371                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000374                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.984232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.984606                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7819                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7698                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1625855                       # Number of tag accesses
system.l2cache.tags.data_accesses             1625855                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        541107                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict               315                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq             541583                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp            541583                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      1624537                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 1625936                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     69298560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 69335296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             2870000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy           3248107000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          2708415000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               4.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62356773000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  62356773000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
