Bhardwaj, S., Wang, W., Vttikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the nbti effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). 189--192.
Chen, G., Chuah, K. Y., Li, M. F., Chan, D. S., Ang, C. H., Zheng, J. Z., Jin, Y., and Kwong, D. L. 2003. Dynamic nbti of pmos transistors and its impact on device lifetime. In Proceedings of the International Reliability Physics Symposium (IRPS'03). 196--202.
Chen, M., Reddy, V., Carulli, J., Krishnan, S., Srinivasan, V., Rentala, V., and Cao, Y. 2011. A tdc-based test platform for dynamic circuit aging characterization. In Proceedings of the International Reliability Physics Symposium (IRPS'11). 2.B.2.1--2.B.2.5.
Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Green, P. and Wang, J. M. 2009. A new nbti sensor for chip multi-processor (cmp) monitoring applications. In Proceedings of the Austin Conference on Circuit and Systems.
Greskamp, B., Sarangi, S. R., and Torrellas, J. 2007. Threshold voltage variation effects on aging-related hard failure rates. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'07). 1261--1264.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Ho, Y. C. 1997. On the numerical solutions of stochastic optimization problem. IEEE Trans. Autom. Control 42, 5, 727--729.
Yu-Chi Ho, An explanation of ordinal optimization: soft computing for hard problems, Information Sciences: an International Journal, v.113 n.3-4, p.169-192, Feb. 1999[doi>10.1016/S0020-0255(98)10056-7]
W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005[doi>10.1109/DATE.2005.310]
Kahng, A. B., Kang, S., Kumar, R., and Sartori, J. 2010a. Designing a processor from the ground up to allow voltage/reliability tradeoffs. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'10). 1--11.
Andrew B. Kahng , Seokhyeong Kang , Rakesh Kumar , John Sartori, Slack redistribution for graceful degradation under voltage overscaling, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Karl, E., Singh, P., Blaauw, D., and Sylvester, D. 2008. Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation. In Proceedings of the International Solid-State Conference (ISSCC'08). 410--623.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
Lin, S.-C. and Banerjee, K. 2008. Cool chips: Opportunities and implications for power and thermal management. IEEE Trans. Electron Devices 55, 1, 245--255.
Mahapatra, S., Kumar, P. B., and Alam, M. A. 2004. Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-mosfets. IEEE Trans. Electron Devices 51, 9, 1371--1379.
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Narayanan, S., Lyle, G., Kumar, R., and Jones, D. 2009. Testing the critical operating point (cop) hypothesis using fpga emulation of timing errors in over-scaled soft-processors. In Proceedings of the SELSE 5 Workshop - Silicon Errors in Logic-System Effects.
Padilla, A., Yeung, C. W., Shin, C., Cho, M. H., Hu, C., and Liu, T. K. 2008. Feedback fet: A novel transistor exhibiting steep switching behavior at low bias voltages. In Proceedings of the International Electron Devices Meeting (IEDM'08). 1--4.
Jan Rabaey, Low Power Design Essentials, Springer Publishing Company, Incorporated, 2009
Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., and Krishnan, S. 2002. Impact of negative bias temperature instability of digital circuit reliability. In Proceedings of the International Reliability Physics Symposium (IRPS'02). 248--254.
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
Jin Sun , Roman Lysecky , Karthik Shankar , Avinash Kodi , Ahmed Louri , Janet M. Wang, Workload capacity considering NBTI degradation in multi-core systems, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Waldshmidt, K., Haase, J., Hofmann, A., Damm, M., and Hauser, D. 2006. Reliability-aware power management of multi-core systems (mpsocs). In Proceedings of the Dynamically Reconfigurable Architectures. 520--531.
Wang, W., Reddy, V., Krishnan, A. T., Vattikonda, R., Krishnan, S., and Cao, Y. 2007. Compact modeling and simulation of circuit reliability for 65nm cmos technology. IEEE Trans. Device Mater. Reliab. 7, 4, 509--517.
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]
Zheng, R., Velamala, J., Reddy, V., Balakrishnan, V., Mintarno, E., Mitra, S., Krishnan, S., and Cao, Y. 2009. Circuit aging prediction for low-power operation. In Proceedings of the Custom Integrated Circuits Conference (CICC'09). 427--430.
