{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__696.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_949_963_964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_950_961_962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_951_960_961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_952_959_960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_953_958_959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_954_957_958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_955_956_957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_962_963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_950":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_949.out","add_949_963_964.in0"],
          ["add_output_cgra_stencil_3_962_963.out","add_949_963_964.in1"],
          ["self.out_output_cgra_stencil","add_949_963_964.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_950.out","add_950_961_962.in0"],
          ["add_951_960_961.out","add_950_961_962.in1"],
          ["add_output_cgra_stencil_3_962_963.in1","add_950_961_962.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_951.out","add_951_960_961.in0"],
          ["add_952_959_960.out","add_951_960_961.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_952.out","add_952_959_960.in0"],
          ["add_953_958_959.out","add_952_959_960.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_953.out","add_953_958_959.in0"],
          ["add_954_957_958.out","add_953_958_959.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_954.out","add_954_957_958.in0"],
          ["add_955_956_957.out","add_954_957_958.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_955.out","add_955_956_957.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_956.out","add_955_956_957.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_962_963.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_949.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_949.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_950.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_950.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_951.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_951.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_952.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_952.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_953.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_953.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_954.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_954.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_955.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_955.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_956.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_956.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1026_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1027_1038_1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1028_1037_1038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1029_1036_1037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1030_1035_1036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1031_1034_1035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1032_1033_1034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1028":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1026.out","add_1026_1040_1041.in0"],
          ["add_output_cgra_stencil_4_1039_1040.out","add_1026_1040_1041.in1"],
          ["self.out_output_cgra_stencil","add_1026_1040_1041.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1027.out","add_1027_1038_1039.in0"],
          ["add_1028_1037_1038.out","add_1027_1038_1039.in1"],
          ["add_output_cgra_stencil_4_1039_1040.in1","add_1027_1038_1039.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1028.out","add_1028_1037_1038.in0"],
          ["add_1029_1036_1037.out","add_1028_1037_1038.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1029.out","add_1029_1036_1037.in0"],
          ["add_1030_1035_1036.out","add_1029_1036_1037.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1030.out","add_1030_1035_1036.in0"],
          ["add_1031_1034_1035.out","add_1030_1035_1036.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1031.out","add_1031_1034_1035.in0"],
          ["add_1032_1033_1034.out","add_1031_1034_1035.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1032.out","add_1032_1033_1034.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1033.out","add_1032_1033_1034.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1039_1040.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1026.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1026.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1027.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1027.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1028.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1028.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1029.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1029.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1030.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1030.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1031.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1031.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1032.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1032.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1033.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1033.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1103_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1104_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1105_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1106_1113_1114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1107_1112_1113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1111_1112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1110_1111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1103.out","add_1103_1117_1118.in0"],
          ["add_output_cgra_stencil_5_1116_1117.out","add_1103_1117_1118.in1"],
          ["self.out_output_cgra_stencil","add_1103_1117_1118.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1104.out","add_1104_1115_1116.in0"],
          ["add_1105_1114_1115.out","add_1104_1115_1116.in1"],
          ["add_output_cgra_stencil_5_1116_1117.in1","add_1104_1115_1116.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1105.out","add_1105_1114_1115.in0"],
          ["add_1106_1113_1114.out","add_1105_1114_1115.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1106.out","add_1106_1113_1114.in0"],
          ["add_1107_1112_1113.out","add_1106_1113_1114.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1107.out","add_1107_1112_1113.in0"],
          ["add_1108_1111_1112.out","add_1107_1112_1113.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1108.out","add_1108_1111_1112.in0"],
          ["add_1109_1110_1111.out","add_1108_1111_1112.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1109.out","add_1109_1110_1111.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1110.out","add_1109_1110_1111.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1116_1117.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1103.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1103.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1104.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1104.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1105.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1105.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1106.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1106.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1107.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1107.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1108.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1108.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1109.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1109.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1110.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1110.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1180_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1181_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1182_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1188_1189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1187_1188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1180.out","add_1180_1194_1195.in0"],
          ["add_output_cgra_stencil_6_1193_1194.out","add_1180_1194_1195.in1"],
          ["self.out_output_cgra_stencil","add_1180_1194_1195.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1181.out","add_1181_1192_1193.in0"],
          ["add_1182_1191_1192.out","add_1181_1192_1193.in1"],
          ["add_output_cgra_stencil_6_1193_1194.in1","add_1181_1192_1193.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1182.out","add_1182_1191_1192.in0"],
          ["add_1183_1190_1191.out","add_1182_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1183.out","add_1183_1190_1191.in0"],
          ["add_1184_1189_1190.out","add_1183_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1184.out","add_1184_1189_1190.in0"],
          ["add_1185_1188_1189.out","add_1184_1189_1190.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1185.out","add_1185_1188_1189.in0"],
          ["add_1186_1187_1188.out","add_1185_1188_1189.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1186.out","add_1186_1187_1188.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1187.out","add_1186_1187_1188.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1193_1194.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1180.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1180.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1181.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1181.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1182.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1182.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1183.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1183.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1184.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1184.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1185.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1185.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1186.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1186.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1187.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1187.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1334_1348_1349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1339_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1340_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1347_1348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1334.out","add_1334_1348_1349.in0"],
          ["add_output_cgra_stencil_8_1347_1348.out","add_1334_1348_1349.in1"],
          ["self.out_output_cgra_stencil","add_1334_1348_1349.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1335.out","add_1335_1346_1347.in0"],
          ["add_1336_1345_1346.out","add_1335_1346_1347.in1"],
          ["add_output_cgra_stencil_8_1347_1348.in1","add_1335_1346_1347.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1336.out","add_1336_1345_1346.in0"],
          ["add_1337_1344_1345.out","add_1336_1345_1346.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1337.out","add_1337_1344_1345.in0"],
          ["add_1338_1343_1344.out","add_1337_1344_1345.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1338.out","add_1338_1343_1344.in0"],
          ["add_1339_1342_1343.out","add_1338_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1339.out","add_1339_1342_1343.in0"],
          ["add_1340_1341_1342.out","add_1339_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1340.out","add_1340_1341_1342.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1341.out","add_1340_1341_1342.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1347_1348.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1334.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1334.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1335.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1335.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1336.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1336.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1337.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1337.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1338.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1338.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1339.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1339.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1340.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1340.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1341.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1341.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__705.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__715.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__720.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__725.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__730.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_796_810_811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_797_808_809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_798_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_799_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_800_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_801_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_802_803_804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_809_810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_796.out","add_796_810_811.in0"],
          ["add_output_cgra_stencil_1_809_810.out","add_796_810_811.in1"],
          ["self.out_output_cgra_stencil","add_796_810_811.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_797.out","add_797_808_809.in0"],
          ["add_798_807_808.out","add_797_808_809.in1"],
          ["add_output_cgra_stencil_1_809_810.in1","add_797_808_809.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_798.out","add_798_807_808.in0"],
          ["add_799_806_807.out","add_798_807_808.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_799.out","add_799_806_807.in0"],
          ["add_800_805_806.out","add_799_806_807.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_800.out","add_800_805_806.in0"],
          ["add_801_804_805.out","add_800_805_806.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_801.out","add_801_804_805.in0"],
          ["add_802_803_804.out","add_801_804_805.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_802.out","add_802_803_804.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_803.out","add_802_803_804.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_809_810.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_796.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_796.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_797.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_797.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_798.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_798.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_799.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_799.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_800.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_800.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_801.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_801.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_802.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_802.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_803.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_803.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_872_886_887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_873_884_885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_874_883_884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_875_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_876_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_877_880_881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_878_879_880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_885_886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_872.out","add_872_886_887.in0"],
          ["add_output_cgra_stencil_2_885_886.out","add_872_886_887.in1"],
          ["self.out_output_cgra_stencil","add_872_886_887.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_873.out","add_873_884_885.in0"],
          ["add_874_883_884.out","add_873_884_885.in1"],
          ["add_output_cgra_stencil_2_885_886.in1","add_873_884_885.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_874.out","add_874_883_884.in0"],
          ["add_875_882_883.out","add_874_883_884.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_875.out","add_875_882_883.in0"],
          ["add_876_881_882.out","add_875_882_883.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_876.out","add_876_881_882.in0"],
          ["add_877_880_881.out","add_876_881_882.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_877.out","add_877_880_881.in0"],
          ["add_878_879_880.out","add_877_880_881.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_878.out","add_878_879_880.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_879.out","add_878_879_880.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_885_886.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_873.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_873.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_874.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_874.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_875.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_875.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_876.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_876.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_877.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_877.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_878.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_878.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_879.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_879.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_872.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_872.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
