// -------------------------------------------------------------
// 
// File Name: DUAL_port_RAM_and_GA4\hdlsrc\DUALportRAMinterface_v3\MINRESRX2_BUTTERFLY.v
// Created: 2024-05-15 10:45:59
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: MINRESRX2_BUTTERFLY
// Source Path: DUALportRAMinterface_v3/PL/integration_block1/FFT/MINRESRX2_BUTTERFLY
// Hierarchy Level: 3
// Model version: 1.52
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module MINRESRX2_BUTTERFLY
          (clk,
           reset_x,
           enb,
           btfIn1_re,
           btfIn1_im,
           btfIn2_re,
           btfIn2_im,
           btfIn_vld,
           twdl_re,
           twdl_im,
           syncReset,
           btfOut1_re,
           btfOut1_im,
           btfOut2_re,
           btfOut2_im,
           btfOut_vld);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [27:0] btfIn1_re;  // sfix28_En14
  input   signed [27:0] btfIn1_im;  // sfix28_En14
  input   signed [27:0] btfIn2_re;  // sfix28_En14
  input   signed [27:0] btfIn2_im;  // sfix28_En14
  input   btfIn_vld;
  input   signed [27:0] twdl_re;  // sfix28_En26
  input   signed [27:0] twdl_im;  // sfix28_En26
  input   syncReset;
  output  signed [27:0] btfOut1_re;  // sfix28_En14
  output  signed [27:0] btfOut1_im;  // sfix28_En14
  output  signed [27:0] btfOut2_re;  // sfix28_En14
  output  signed [27:0] btfOut2_im;  // sfix28_En14
  output  btfOut_vld;


  reg signed [27:0] intdelay_reg [0:1];  // sfix28 [2]
  wire signed [27:0] intdelay_reg_next [0:1];  // sfix28_En14 [2]
  wire signed [27:0] din2Dly_re;  // sfix28_En14
  reg signed [27:0] intdelay_reg_1 [0:1];  // sfix28 [2]
  wire signed [27:0] intdelay_reg_next_1 [0:1];  // sfix28_En14 [2]
  wire signed [27:0] din2Dly_im;  // sfix28_En14
  wire signed [56:0] dinXTwdl_re;  // sfix57_En40
  wire signed [56:0] dinXTwdl_im;  // sfix57_En40
  wire dinXTwdl_vld;
  reg signed [27:0] intdelay_reg_2 [0:7];  // sfix28 [8]
  reg signed [27:0] intdelay_reg_next_2 [0:7];  // sfix28_En14 [8]
  reg signed [27:0] din1Dly_re;  // sfix28_En14
  reg signed [27:0] intdelay_reg_3 [0:7];  // sfix28 [8]
  reg signed [27:0] intdelay_reg_next_3 [0:7];  // sfix28_En14 [8]
  reg signed [27:0] din1Dly_im;  // sfix28_En14
  reg  [7:0] intdelay_reg_4;  // ufix1 [8]
  wire din1Dly_vld;
  reg signed [57:0] minResRX2FFTButterfly_add1_re;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_add1_im;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_sub1_re;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_sub1_im;  // sfix58
  reg  minResRX2FFTButterfly_vld_reg;
  reg signed [57:0] minResRX2FFTButterfly_add1_cast_re;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_add1_cast_im;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_sub1_cast_re;  // sfix58
  reg signed [57:0] minResRX2FFTButterfly_sub1_cast_im;  // sfix58
  wire signed [57:0] minResRX2FFTButterfly_add1_re_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add1_im_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub1_re_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub1_im_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add1_cast_re_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add1_cast_im_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub1_cast_re_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub1_cast_im_next;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add_cast;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add_cast_1;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add_cast_2;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_add_cast_3;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub_cast;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub_cast_1;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub_cast_2;  // sfix58_En40
  wire signed [57:0] minResRX2FFTButterfly_sub_cast_3;  // sfix58_En40
  wire signed [57:0] btfOut1FP_re;  // sfix58_En40
  wire signed [57:0] btfOut1FP_im;  // sfix58_En40
  wire signed [57:0] btfOut2FP_re;  // sfix58_En40
  wire signed [57:0] btfOut2FP_im;  // sfix58_En40
  reg  btfOut_vld_1;
  reg signed [31:0] intdelay_t_0_0;  // int32
  reg signed [31:0] intdelay_t_1;  // int32
  reg signed [31:0] intdelay_t_0_0_1;  // int32
  reg signed [31:0] intdelay_t_0_0_2;  // int32
  reg signed [31:0] intdelay_t_0_1;  // int32
  reg signed [31:0] intdelay_t_1_1;  // int32
  reg signed [31:0] intdelay_t_0_01;  // int32
  reg signed [31:0] intdelay_t_1_2;  // int32


  always @(posedge clk)
    begin : intdelay_process
      if (reset_x == 1'b0) begin
        for(intdelay_t_1 = 32'sd0; intdelay_t_1 <= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) begin
          intdelay_reg[intdelay_t_1] <= 28'sb0000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            for(intdelay_t_1 = 32'sd0; intdelay_t_1 <= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) begin
              intdelay_reg[intdelay_t_1] <= 28'sb0000000000000000000000000000;
            end
          end
          else begin
            for(intdelay_t_0_0 = 32'sd0; intdelay_t_0_0 <= 32'sd1; intdelay_t_0_0 = intdelay_t_0_0 + 32'sd1) begin
              intdelay_reg[intdelay_t_0_0] <= intdelay_reg_next[intdelay_t_0_0];
            end
          end
        end
      end
    end

  assign din2Dly_re = intdelay_reg[1];
  assign intdelay_reg_next[0] = btfIn2_re;
  assign intdelay_reg_next[1] = intdelay_reg[0];



  always @(posedge clk)
    begin : intdelay_1_process
      if (reset_x == 1'b0) begin
        for(intdelay_t_1 = 32'sd0; intdelay_t_1 <= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) begin
          intdelay_reg_1[intdelay_t_1] <= 28'sb0000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            for(intdelay_t_1 = 32'sd0; intdelay_t_1 <= 32'sd1; intdelay_t_1 = intdelay_t_1 + 32'sd1) begin
              intdelay_reg_1[intdelay_t_1] <= 28'sb0000000000000000000000000000;
            end
          end
          else begin
            for(intdelay_t_0_0_1 = 32'sd0; intdelay_t_0_0_1 <= 32'sd1; intdelay_t_0_0_1 = intdelay_t_0_0_1 + 32'sd1) begin
              intdelay_reg_1[intdelay_t_0_0_1] <= intdelay_reg_next_1[intdelay_t_0_0_1];
            end
          end
        end
      end
    end

  assign din2Dly_im = intdelay_reg_1[1];
  assign intdelay_reg_next_1[0] = btfIn2_im;
  assign intdelay_reg_next_1[1] = intdelay_reg_1[0];



  Complex4Multiply u_MUL4 (.clk(clk),
                           .reset_x(reset_x),
                           .enb(enb),
                           .btfIn2_re(din2Dly_re),  // sfix28_En14
                           .btfIn2_im(din2Dly_im),  // sfix28_En14
                           .din2Dly_vld(btfIn_vld),
                           .twdl_re(twdl_re),  // sfix28_En26
                           .twdl_im(twdl_im),  // sfix28_En26
                           .syncReset(syncReset),
                           .dinXTwdl_re(dinXTwdl_re),  // sfix57_En40
                           .dinXTwdl_im(dinXTwdl_im),  // sfix57_En40
                           .dinXTwdl_vld(dinXTwdl_vld)
                           );

  always @(posedge clk)
    begin : intdelay_2_process
      if (reset_x == 1'b0) begin
        for(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 <= 32'sd7; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) begin
          intdelay_reg_2[intdelay_t_1_1] <= 28'sb0000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            for(intdelay_t_1_1 = 32'sd0; intdelay_t_1_1 <= 32'sd7; intdelay_t_1_1 = intdelay_t_1_1 + 32'sd1) begin
              intdelay_reg_2[intdelay_t_1_1] <= 28'sb0000000000000000000000000000;
            end
          end
          else begin
            for(intdelay_t_0_1 = 32'sd0; intdelay_t_0_1 <= 32'sd7; intdelay_t_0_1 = intdelay_t_0_1 + 32'sd1) begin
              intdelay_reg_2[intdelay_t_0_1] <= intdelay_reg_next_2[intdelay_t_0_1];
            end
          end
        end
      end
    end

  always @* begin
    din1Dly_re = intdelay_reg_2[7];
    intdelay_reg_next_2[0] = btfIn1_re;

    for(intdelay_t_0_0_2 = 32'sd0; intdelay_t_0_0_2 <= 32'sd6; intdelay_t_0_0_2 = intdelay_t_0_0_2 + 32'sd1) begin
      intdelay_reg_next_2[intdelay_t_0_0_2 + 32'sd1] = intdelay_reg_2[intdelay_t_0_0_2];
    end

  end



  always @(posedge clk)
    begin : intdelay_3_process
      if (reset_x == 1'b0) begin
        for(intdelay_t_1_2 = 32'sd0; intdelay_t_1_2 <= 32'sd7; intdelay_t_1_2 = intdelay_t_1_2 + 32'sd1) begin
          intdelay_reg_3[intdelay_t_1_2] <= 28'sb0000000000000000000000000000;
        end
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            for(intdelay_t_1_2 = 32'sd0; intdelay_t_1_2 <= 32'sd7; intdelay_t_1_2 = intdelay_t_1_2 + 32'sd1) begin
              intdelay_reg_3[intdelay_t_1_2] <= 28'sb0000000000000000000000000000;
            end
          end
          else begin
            for(intdelay_t_0_1 = 32'sd0; intdelay_t_0_1 <= 32'sd7; intdelay_t_0_1 = intdelay_t_0_1 + 32'sd1) begin
              intdelay_reg_3[intdelay_t_0_1] <= intdelay_reg_next_3[intdelay_t_0_1];
            end
          end
        end
      end
    end

  always @* begin
    din1Dly_im = intdelay_reg_3[7];
    intdelay_reg_next_3[0] = btfIn1_im;

    for(intdelay_t_0_01 = 32'sd0; intdelay_t_0_01 <= 32'sd6; intdelay_t_0_01 = intdelay_t_0_01 + 32'sd1) begin
      intdelay_reg_next_3[intdelay_t_0_01 + 32'sd1] = intdelay_reg_3[intdelay_t_0_01];
    end

  end



  always @(posedge clk)
    begin : intdelay_4_process
      if (reset_x == 1'b0) begin
        intdelay_reg_4 <= {8{1'b0}};
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            intdelay_reg_4 <= {8{1'b0}};
          end
          else begin
            intdelay_reg_4[0] <= btfIn_vld;
            intdelay_reg_4[32'sd7:32'sd1] <= intdelay_reg_4[32'sd6:32'sd0];
          end
        end
      end
    end

  assign din1Dly_vld = intdelay_reg_4[7];



  // minResRX2FFTButterfly
  always @(posedge clk)
    begin : minResRX2FFTButterfly_process
      if (reset_x == 1'b0) begin
        minResRX2FFTButterfly_add1_re <= 58'sh000000000000000;
        minResRX2FFTButterfly_add1_im <= 58'sh000000000000000;
        minResRX2FFTButterfly_sub1_re <= 58'sh000000000000000;
        minResRX2FFTButterfly_sub1_im <= 58'sh000000000000000;
        minResRX2FFTButterfly_add1_cast_re <= 58'sh000000000000000;
        minResRX2FFTButterfly_add1_cast_im <= 58'sh000000000000000;
        minResRX2FFTButterfly_sub1_cast_re <= 58'sh000000000000000;
        minResRX2FFTButterfly_sub1_cast_im <= 58'sh000000000000000;
        minResRX2FFTButterfly_vld_reg <= 1'b0;
        btfOut_vld_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          if (syncReset == 1'b1) begin
            minResRX2FFTButterfly_add1_re <= 58'sh000000000000000;
            minResRX2FFTButterfly_add1_im <= 58'sh000000000000000;
            minResRX2FFTButterfly_sub1_re <= 58'sh000000000000000;
            minResRX2FFTButterfly_sub1_im <= 58'sh000000000000000;
            minResRX2FFTButterfly_add1_cast_re <= 58'sh000000000000000;
            minResRX2FFTButterfly_add1_cast_im <= 58'sh000000000000000;
            minResRX2FFTButterfly_sub1_cast_re <= 58'sh000000000000000;
            minResRX2FFTButterfly_sub1_cast_im <= 58'sh000000000000000;
            minResRX2FFTButterfly_vld_reg <= 1'b0;
            btfOut_vld_1 <= 1'b0;
          end
          else begin
            minResRX2FFTButterfly_add1_re <= minResRX2FFTButterfly_add1_re_next;
            minResRX2FFTButterfly_add1_im <= minResRX2FFTButterfly_add1_im_next;
            minResRX2FFTButterfly_sub1_re <= minResRX2FFTButterfly_sub1_re_next;
            minResRX2FFTButterfly_sub1_im <= minResRX2FFTButterfly_sub1_im_next;
            minResRX2FFTButterfly_add1_cast_re <= minResRX2FFTButterfly_add1_cast_re_next;
            minResRX2FFTButterfly_add1_cast_im <= minResRX2FFTButterfly_add1_cast_im_next;
            minResRX2FFTButterfly_sub1_cast_re <= minResRX2FFTButterfly_sub1_cast_re_next;
            minResRX2FFTButterfly_sub1_cast_im <= minResRX2FFTButterfly_sub1_cast_im_next;
            btfOut_vld_1 <= minResRX2FFTButterfly_vld_reg;
            minResRX2FFTButterfly_vld_reg <= din1Dly_vld;
          end
        end
      end
    end

  assign minResRX2FFTButterfly_add1_cast_re_next = minResRX2FFTButterfly_add1_re;
  assign minResRX2FFTButterfly_add1_cast_im_next = minResRX2FFTButterfly_add1_im;
  assign minResRX2FFTButterfly_sub1_cast_re_next = minResRX2FFTButterfly_sub1_re;
  assign minResRX2FFTButterfly_sub1_cast_im_next = minResRX2FFTButterfly_sub1_im;
  assign minResRX2FFTButterfly_add_cast = {{4{din1Dly_re[27]}}, {din1Dly_re, 26'b00000000000000000000000000}};
  assign minResRX2FFTButterfly_add_cast_1 = {dinXTwdl_re[56], dinXTwdl_re};
  assign minResRX2FFTButterfly_add1_re_next = minResRX2FFTButterfly_add_cast + minResRX2FFTButterfly_add_cast_1;
  assign minResRX2FFTButterfly_add_cast_2 = {{4{din1Dly_im[27]}}, {din1Dly_im, 26'b00000000000000000000000000}};
  assign minResRX2FFTButterfly_add_cast_3 = {dinXTwdl_im[56], dinXTwdl_im};
  assign minResRX2FFTButterfly_add1_im_next = minResRX2FFTButterfly_add_cast_2 + minResRX2FFTButterfly_add_cast_3;
  assign minResRX2FFTButterfly_sub_cast = {{4{din1Dly_re[27]}}, {din1Dly_re, 26'b00000000000000000000000000}};
  assign minResRX2FFTButterfly_sub_cast_1 = {dinXTwdl_re[56], dinXTwdl_re};
  assign minResRX2FFTButterfly_sub1_re_next = minResRX2FFTButterfly_sub_cast - minResRX2FFTButterfly_sub_cast_1;
  assign minResRX2FFTButterfly_sub_cast_2 = {{4{din1Dly_im[27]}}, {din1Dly_im, 26'b00000000000000000000000000}};
  assign minResRX2FFTButterfly_sub_cast_3 = {dinXTwdl_im[56], dinXTwdl_im};
  assign minResRX2FFTButterfly_sub1_im_next = minResRX2FFTButterfly_sub_cast_2 - minResRX2FFTButterfly_sub_cast_3;
  assign btfOut1FP_re = minResRX2FFTButterfly_add1_cast_re;
  assign btfOut1FP_im = minResRX2FFTButterfly_add1_cast_im;
  assign btfOut2FP_re = minResRX2FFTButterfly_sub1_cast_re;
  assign btfOut2FP_im = minResRX2FFTButterfly_sub1_cast_im;



  assign btfOut1_re = btfOut1FP_re[53:26];



  assign btfOut1_im = btfOut1FP_im[53:26];



  assign btfOut2_re = btfOut2FP_re[53:26];



  assign btfOut2_im = btfOut2FP_im[53:26];



  assign btfOut_vld = btfOut_vld_1;

endmodule  // MINRESRX2_BUTTERFLY

