// Seed: 2792638875
module module_0 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  wor  id_6;
  assign id_2 = 1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output wand id_9
);
  assign id_7 = 1'b0;
  assign id_9 = 1;
  assign id_7 = ~id_4;
  module_0(
      id_2, id_2, id_5, id_4
  );
  wire id_11;
endmodule
