
TEST_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008724  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  080088f8  080088f8  000098f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bb0  08008bb0  0000a1a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bb0  08008bb0  00009bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bb8  08008bb8  0000a1a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bb8  08008bb8  00009bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bbc  08008bbc  00009bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008bc0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000068  08008c28  0000a068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000108  08008cc8  0000a108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00018a4c  200001a8  08008d68  0000a1a8  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20018bf4  08008d68  0000abf4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000a1a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017462  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000030ed  00000000  00000000  0002163a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001248  00000000  00000000  00024728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e27  00000000  00000000  00025970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029132  00000000  00000000  00026797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016ebf  00000000  00000000  0004f8c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f4c88  00000000  00000000  00066788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0015b410  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005ab4  00000000  00000000  0015b454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  00160f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001a8 	.word	0x200001a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080088dc 	.word	0x080088dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ac 	.word	0x200001ac
 800020c:	080088dc 	.word	0x080088dc

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <PET_4882_Init>:
    
    return 0;
}
*/
void PET_4882_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    Program_Message_Terminator_FIFO_Init(&program_message_terminator_buffer);
 8000f78:	4807      	ldr	r0, [pc, #28]	@ (8000f98 <PET_4882_Init+0x24>)
 8000f7a:	f001 fa13 	bl	80023a4 <Program_Message_Terminator_FIFO_Init>
    Input_FIFO_Init(&input_buffer);
 8000f7e:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <PET_4882_Init+0x28>)
 8000f80:	f001 f964 	bl	800224c <Input_FIFO_Init>
    Output_FIFO_Init(&output_buffer);
 8000f84:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <PET_4882_Init+0x2c>)
 8000f86:	f001 f9ef 	bl	8002368 <Output_FIFO_Init>
    PET_4882_function_init();
 8000f8a:	f001 faa1 	bl	80024d0 <PET_4882_function_init>
    last_command_root = &root_mnemonic;
 8000f8e:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <PET_4882_Init+0x30>)
 8000f90:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <PET_4882_Init+0x34>)
 8000f92:	601a      	str	r2, [r3, #0]
}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20015c8c 	.word	0x20015c8c
 8000f9c:	200157fc 	.word	0x200157fc
 8000fa0:	200153ec 	.word	0x200153ec
 8000fa4:	20015d20 	.word	0x20015d20
 8000fa8:	20015c64 	.word	0x20015c64

08000fac <PET_4882_Recive_character>:

void PET_4882_Recive_character(uint8_t character)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
    if (Input_FIFO_Write(&input_buffer, &character) != 0) {
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	4619      	mov	r1, r3
 8000fba:	480c      	ldr	r0, [pc, #48]	@ (8000fec <PET_4882_Recive_character+0x40>)
 8000fbc:	f001 f964 	bl	8002288 <Input_FIFO_Write>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d003      	beq.n	8000fce <PET_4882_Recive_character+0x22>
        Error_Event(&Error_FIFO_1, (uint8_t *)"Input buffer overflow");
 8000fc6:	490a      	ldr	r1, [pc, #40]	@ (8000ff0 <PET_4882_Recive_character+0x44>)
 8000fc8:	480a      	ldr	r0, [pc, #40]	@ (8000ff4 <PET_4882_Recive_character+0x48>)
 8000fca:	f001 fbbf 	bl	800274c <Error_Event>
    }
    if((character == '\n') || (character == '\r'))
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2b0a      	cmp	r3, #10
 8000fd2:	d002      	beq.n	8000fda <PET_4882_Recive_character+0x2e>
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	2b0d      	cmp	r3, #13
 8000fd8:	d103      	bne.n	8000fe2 <PET_4882_Recive_character+0x36>
    {
        Program_Message_Terminator_FIFO_Write(&program_message_terminator_buffer, &input_buffer.Write_P);
 8000fda:	4907      	ldr	r1, [pc, #28]	@ (8000ff8 <PET_4882_Recive_character+0x4c>)
 8000fdc:	4807      	ldr	r0, [pc, #28]	@ (8000ffc <PET_4882_Recive_character+0x50>)
 8000fde:	f001 f9fe 	bl	80023de <Program_Message_Terminator_FIFO_Write>
    } 
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200157fc 	.word	0x200157fc
 8000ff0:	080088f8 	.word	0x080088f8
 8000ff4:	200003b4 	.word	0x200003b4
 8000ff8:	20015800 	.word	0x20015800
 8000ffc:	20015c8c 	.word	0x20015c8c

08001000 <PET_4882_Process>:
        string++;
    }
}

void PET_4882_Process(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
    if(0 == program_message_terminator_buffer.Empty)
 8001006:	4b7c      	ldr	r3, [pc, #496]	@ (80011f8 <PET_4882_Process+0x1f8>)
 8001008:	7a5b      	ldrb	r3, [r3, #9]
 800100a:	f083 0301 	eor.w	r3, r3, #1
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b00      	cmp	r3, #0
 8001012:	f000 80ee 	beq.w	80011f2 <PET_4882_Process+0x1f2>
    {
        uint8_t* FIFO_ptr = input_buffer.Read_P;
 8001016:	4b79      	ldr	r3, [pc, #484]	@ (80011fc <PET_4882_Process+0x1fc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	60bb      	str	r3, [r7, #8]
        bool more_message_units = false;
 800101c:	2300      	movs	r3, #0
 800101e:	73fb      	strb	r3, [r7, #15]
        struct program_mnemonic* current_command_root = &root_mnemonic;
 8001020:	4b77      	ldr	r3, [pc, #476]	@ (8001200 <PET_4882_Process+0x200>)
 8001022:	607b      	str	r3, [r7, #4]
        function_buffer_index = 0;
 8001024:	4b77      	ldr	r3, [pc, #476]	@ (8001204 <PET_4882_Process+0x204>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
        if (Program_Message_Terminator_FIFO_Read(&program_message_terminator_buffer, &read_input_buffer_until) != 0)
 800102a:	4977      	ldr	r1, [pc, #476]	@ (8001208 <PET_4882_Process+0x208>)
 800102c:	4872      	ldr	r0, [pc, #456]	@ (80011f8 <PET_4882_Process+0x1f8>)
 800102e:	f001 fa12 	bl	8002456 <Program_Message_Terminator_FIFO_Read>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d004      	beq.n	8001042 <PET_4882_Process+0x42>
        {
            Error_Event(&Error_FIFO_1, (uint8_t *)"Program message terminator buffer underflow");
 8001038:	4974      	ldr	r1, [pc, #464]	@ (800120c <PET_4882_Process+0x20c>)
 800103a:	4875      	ldr	r0, [pc, #468]	@ (8001210 <PET_4882_Process+0x210>)
 800103c:	f001 fb86 	bl	800274c <Error_Event>
            return;
 8001040:	e0d7      	b.n	80011f2 <PET_4882_Process+0x1f2>
        }

        do // Process all received message units
        {
            Step_thru_white_space(&FIFO_ptr);
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	4618      	mov	r0, r3
 8001048:	f001 f819 	bl	800207e <Step_thru_white_space>
            
            if((*FIFO_ptr == '\n') || (*FIFO_ptr == '\r'))
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b0a      	cmp	r3, #10
 8001052:	d003      	beq.n	800105c <PET_4882_Process+0x5c>
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b0d      	cmp	r3, #13
 800105a:	d108      	bne.n	800106e <PET_4882_Process+0x6e>
            {
                Error_Event(&Error_FIFO_1, (uint8_t *)"Empty command received");
 800105c:	496d      	ldr	r1, [pc, #436]	@ (8001214 <PET_4882_Process+0x214>)
 800105e:	486c      	ldr	r0, [pc, #432]	@ (8001210 <PET_4882_Process+0x210>)
 8001060:	f001 fb74 	bl	800274c <Error_Event>
                input_buffer.Read_P = FIFO_ptr + 1;   // Move read pointer past the termination character(s)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	3301      	adds	r3, #1
 8001068:	4a64      	ldr	r2, [pc, #400]	@ (80011fc <PET_4882_Process+0x1fc>)
 800106a:	6013      	str	r3, [r2, #0]
                return;
 800106c:	e0c1      	b.n	80011f2 <PET_4882_Process+0x1f2>
            }
            else if ((*FIFO_ptr >= 'A' && *FIFO_ptr <= 'Z') || (*FIFO_ptr >= 'a' && *FIFO_ptr <= 'z'))
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b40      	cmp	r3, #64	@ 0x40
 8001074:	d903      	bls.n	800107e <PET_4882_Process+0x7e>
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b5a      	cmp	r3, #90	@ 0x5a
 800107c:	d907      	bls.n	800108e <PET_4882_Process+0x8e>
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b60      	cmp	r3, #96	@ 0x60
 8001084:	d914      	bls.n	80010b0 <PET_4882_Process+0xb0>
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b7a      	cmp	r3, #122	@ 0x7a
 800108c:	d810      	bhi.n	80010b0 <PET_4882_Process+0xb0>
            {
                if(Decode_simple_command_program_header(&current_command_root, &FIFO_ptr) != 0)
 800108e:	f107 0208 	add.w	r2, r7, #8
 8001092:	1d3b      	adds	r3, r7, #4
 8001094:	4611      	mov	r1, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f952 	bl	8001340 <Decode_simple_command_program_header>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d037      	beq.n	8001112 <PET_4882_Process+0x112>
                {
                    Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid simple command received");
 80010a2:	495d      	ldr	r1, [pc, #372]	@ (8001218 <PET_4882_Process+0x218>)
 80010a4:	485a      	ldr	r0, [pc, #360]	@ (8001210 <PET_4882_Process+0x210>)
 80010a6:	f001 fb51 	bl	800274c <Error_Event>
                    PET_4882_Init();
 80010aa:	f7ff ff63 	bl	8000f74 <PET_4882_Init>
                    return;
 80010ae:	e0a0      	b.n	80011f2 <PET_4882_Process+0x1f2>
                }
            }
            else if((*FIFO_ptr == '*'))
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80010b6:	d110      	bne.n	80010da <PET_4882_Process+0xda>
            {
                if(Decode_common_command_program_header(&current_command_root, &FIFO_ptr) != 0)
 80010b8:	f107 0208 	add.w	r2, r7, #8
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 f985 	bl	80013d0 <Decode_common_command_program_header>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d022      	beq.n	8001112 <PET_4882_Process+0x112>
                {
                    Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid common command received");
 80010cc:	4953      	ldr	r1, [pc, #332]	@ (800121c <PET_4882_Process+0x21c>)
 80010ce:	4850      	ldr	r0, [pc, #320]	@ (8001210 <PET_4882_Process+0x210>)
 80010d0:	f001 fb3c 	bl	800274c <Error_Event>
                    PET_4882_Init();
 80010d4:	f7ff ff4e 	bl	8000f74 <PET_4882_Init>
                    return;
 80010d8:	e08b      	b.n	80011f2 <PET_4882_Process+0x1f2>
                }
            }
            else if((*FIFO_ptr == ':'))
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b3a      	cmp	r3, #58	@ 0x3a
 80010e0:	d110      	bne.n	8001104 <PET_4882_Process+0x104>
            {
                if(Decode_compound_command_program_header(&current_command_root, &FIFO_ptr) != 0)
 80010e2:	f107 0208 	add.w	r2, r7, #8
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	4611      	mov	r1, r2
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f9be 	bl	800146c <Decode_compound_command_program_header>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00d      	beq.n	8001112 <PET_4882_Process+0x112>
                {
                    Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid compound command received");
 80010f6:	494a      	ldr	r1, [pc, #296]	@ (8001220 <PET_4882_Process+0x220>)
 80010f8:	4845      	ldr	r0, [pc, #276]	@ (8001210 <PET_4882_Process+0x210>)
 80010fa:	f001 fb27 	bl	800274c <Error_Event>
                    PET_4882_Init();
 80010fe:	f7ff ff39 	bl	8000f74 <PET_4882_Init>
                    return;
 8001102:	e076      	b.n	80011f2 <PET_4882_Process+0x1f2>
                }
            }
            else
            {
                Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid command received");
 8001104:	4947      	ldr	r1, [pc, #284]	@ (8001224 <PET_4882_Process+0x224>)
 8001106:	4842      	ldr	r0, [pc, #264]	@ (8001210 <PET_4882_Process+0x210>)
 8001108:	f001 fb20 	bl	800274c <Error_Event>
                PET_4882_Init();
 800110c:	f7ff ff32 	bl	8000f74 <PET_4882_Init>
                return;
 8001110:	e06f      	b.n	80011f2 <PET_4882_Process+0x1f2>
            }
            uint8_t tmp_error = Decode_program_data(&current_command_root, &FIFO_ptr);
 8001112:	f107 0208 	add.w	r2, r7, #8
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	4611      	mov	r1, r2
 800111a:	4618      	mov	r0, r3
 800111c:	f000 faf2 	bl	8001704 <Decode_program_data>
 8001120:	4603      	mov	r3, r0
 8001122:	73bb      	strb	r3, [r7, #14]
            if(tmp_error != 0)
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d009      	beq.n	800113e <PET_4882_Process+0x13e>
            {
                if(tmp_error == 2)
 800112a:	7bbb      	ldrb	r3, [r7, #14]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d05f      	beq.n	80011f0 <PET_4882_Process+0x1f0>
                {
                    return; // Wait for more data
                }
                Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid or insufficient data provided");
 8001130:	493d      	ldr	r1, [pc, #244]	@ (8001228 <PET_4882_Process+0x228>)
 8001132:	4837      	ldr	r0, [pc, #220]	@ (8001210 <PET_4882_Process+0x210>)
 8001134:	f001 fb0a 	bl	800274c <Error_Event>
                PET_4882_Init();
 8001138:	f7ff ff1c 	bl	8000f74 <PET_4882_Init>
                return;
 800113c:	e059      	b.n	80011f2 <PET_4882_Process+0x1f2>
            }
            if(Is_white_space(&FIFO_ptr))
 800113e:	f107 0308 	add.w	r3, r7, #8
 8001142:	4618      	mov	r0, r3
 8001144:	f000 ffba 	bl	80020bc <Is_white_space>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d004      	beq.n	8001158 <PET_4882_Process+0x158>
            {
                Step_thru_white_space(&FIFO_ptr);
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	4618      	mov	r0, r3
 8001154:	f000 ff93 	bl	800207e <Step_thru_white_space>
            }
            if(Is_program_message_terminator(&FIFO_ptr))
 8001158:	f107 0308 	add.w	r3, r7, #8
 800115c:	4618      	mov	r0, r3
 800115e:	f001 f805 	bl	800216c <Is_program_message_terminator>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d01a      	beq.n	800119e <PET_4882_Process+0x19e>
            {
                Step_thru_program_message_terminator(&FIFO_ptr);
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	4618      	mov	r0, r3
 800116e:	f000 ffe2 	bl	8002136 <Step_thru_program_message_terminator>
                if(add_command_function_to_buffer(&current_command_root))
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f85d 	bl	8001234 <add_command_function_to_buffer>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d006      	beq.n	800118e <PET_4882_Process+0x18e>
                {
                    Error_Event(&Error_FIFO_1, (uint8_t *)"Function buffer overflow");
 8001180:	492a      	ldr	r1, [pc, #168]	@ (800122c <PET_4882_Process+0x22c>)
 8001182:	4823      	ldr	r0, [pc, #140]	@ (8001210 <PET_4882_Process+0x210>)
 8001184:	f001 fae2 	bl	800274c <Error_Event>
                    PET_4882_Init();
 8001188:	f7ff fef4 	bl	8000f74 <PET_4882_Init>
                    return;
 800118c:	e031      	b.n	80011f2 <PET_4882_Process+0x1f2>
                }
                exacute_command_function();
 800118e:	f000 f87b 	bl	8001288 <exacute_command_function>
                more_message_units = false;
 8001192:	2300      	movs	r3, #0
 8001194:	73fb      	strb	r3, [r7, #15]
                input_buffer.Read_P = FIFO_ptr;   // Move read pointer past the termination character(s)
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	4a18      	ldr	r2, [pc, #96]	@ (80011fc <PET_4882_Process+0x1fc>)
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	e023      	b.n	80011e6 <PET_4882_Process+0x1e6>
            }
            else if(Is_program_message_unit_separator(&FIFO_ptr))
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	4618      	mov	r0, r3
 80011a4:	f001 f831 	bl	800220a <Is_program_message_unit_separator>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d015      	beq.n	80011da <PET_4882_Process+0x1da>
            {
                Step_thru_program_message_unit_separator(&FIFO_ptr);
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 f83b 	bl	800222e <Step_thru_program_message_unit_separator>
                if(add_command_function_to_buffer(&current_command_root))
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f83a 	bl	8001234 <add_command_function_to_buffer>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <PET_4882_Process+0x1d4>
                {
                    Error_Event(&Error_FIFO_1, (uint8_t *)"Function buffer overflow");
 80011c6:	4919      	ldr	r1, [pc, #100]	@ (800122c <PET_4882_Process+0x22c>)
 80011c8:	4811      	ldr	r0, [pc, #68]	@ (8001210 <PET_4882_Process+0x210>)
 80011ca:	f001 fabf 	bl	800274c <Error_Event>
                    PET_4882_Init();
 80011ce:	f7ff fed1 	bl	8000f74 <PET_4882_Init>
                    return;
 80011d2:	e00e      	b.n	80011f2 <PET_4882_Process+0x1f2>
                }
                more_message_units = true;
 80011d4:	2301      	movs	r3, #1
 80011d6:	73fb      	strb	r3, [r7, #15]
 80011d8:	e005      	b.n	80011e6 <PET_4882_Process+0x1e6>
            }
            else
            {
                Error_Event(&Error_FIFO_1, (uint8_t *)"Invalid termination of command");
 80011da:	4915      	ldr	r1, [pc, #84]	@ (8001230 <PET_4882_Process+0x230>)
 80011dc:	480c      	ldr	r0, [pc, #48]	@ (8001210 <PET_4882_Process+0x210>)
 80011de:	f001 fab5 	bl	800274c <Error_Event>
                PET_4882_Init();
 80011e2:	f7ff fec7 	bl	8000f74 <PET_4882_Init>
            }
            
        }
        while(more_message_units); // Is there a PROGRAM MESSAGE UNIT SEPARATOR (';') present?
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f47f af2a 	bne.w	8001042 <PET_4882_Process+0x42>
 80011ee:	e000      	b.n	80011f2 <PET_4882_Process+0x1f2>
                    return; // Wait for more data
 80011f0:	bf00      	nop
    }
}
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20015c8c 	.word	0x20015c8c
 80011fc:	200157fc 	.word	0x200157fc
 8001200:	20015c64 	.word	0x20015c64
 8001204:	20015c34 	.word	0x20015c34
 8001208:	20015c60 	.word	0x20015c60
 800120c:	08008928 	.word	0x08008928
 8001210:	200003b4 	.word	0x200003b4
 8001214:	08008954 	.word	0x08008954
 8001218:	0800896c 	.word	0x0800896c
 800121c:	0800898c 	.word	0x0800898c
 8001220:	080089ac 	.word	0x080089ac
 8001224:	080089d0 	.word	0x080089d0
 8001228:	080089ec 	.word	0x080089ec
 800122c:	08008a14 	.word	0x08008a14
 8001230:	08008a30 	.word	0x08008a30

08001234 <add_command_function_to_buffer>:

uint8_t add_command_function_to_buffer(struct program_mnemonic** found_command)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
    if(function_buffer_index < 8)
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <add_command_function_to_buffer+0x48>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b07      	cmp	r3, #7
 8001242:	d813      	bhi.n	800126c <add_command_function_to_buffer+0x38>
    {
        last_command_root = *found_command;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0d      	ldr	r2, [pc, #52]	@ (8001280 <add_command_function_to_buffer+0x4c>)
 800124a:	6013      	str	r3, [r2, #0]
        function_buffer[function_buffer_index] = *found_command;
 800124c:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <add_command_function_to_buffer+0x48>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <add_command_function_to_buffer+0x50>)
 8001258:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        function_buffer_index++;
 800125c:	4b07      	ldr	r3, [pc, #28]	@ (800127c <add_command_function_to_buffer+0x48>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b05      	ldr	r3, [pc, #20]	@ (800127c <add_command_function_to_buffer+0x48>)
 8001266:	701a      	strb	r2, [r3, #0]
        return 0;
 8001268:	2300      	movs	r3, #0
 800126a:	e000      	b.n	800126e <add_command_function_to_buffer+0x3a>
    }
    else
    {
        return 1; // Function buffer full
 800126c:	2301      	movs	r3, #1
    }
}
 800126e:	4618      	mov	r0, r3
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20015c34 	.word	0x20015c34
 8001280:	20015d20 	.word	0x20015d20
 8001284:	20000394 	.word	0x20000394

08001288 <exacute_command_function>:

uint8_t exacute_command_function()
{
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128a:	b085      	sub	sp, #20
 800128c:	af02      	add	r7, sp, #8
    for(uint8_t i = 0; i < function_buffer_index; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	e03d      	b.n	8001310 <exacute_command_function+0x88>
    {
        if(function_buffer[i]->function(&data_buffer[i][0],&data_buffer[i][1],&data_buffer[i][2],&data_buffer[i][3],&data_buffer[i][4]))
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	4a25      	ldr	r2, [pc, #148]	@ (800132c <exacute_command_function+0xa4>)
 8001298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129c:	6a1c      	ldr	r4, [r3, #32]
 800129e:	79fa      	ldrb	r2, [r7, #7]
 80012a0:	4613      	mov	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	021b      	lsls	r3, r3, #8
 80012a8:	4a21      	ldr	r2, [pc, #132]	@ (8001330 <exacute_command_function+0xa8>)
 80012aa:	1898      	adds	r0, r3, r2
 80012ac:	79fa      	ldrb	r2, [r7, #7]
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80012ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001330 <exacute_command_function+0xa8>)
 80012bc:	1899      	adds	r1, r3, r2
 80012be:	79fa      	ldrb	r2, [r7, #7]
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	021b      	lsls	r3, r3, #8
 80012c8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80012cc:	4a18      	ldr	r2, [pc, #96]	@ (8001330 <exacute_command_function+0xa8>)
 80012ce:	189d      	adds	r5, r3, r2
 80012d0:	79fa      	ldrb	r2, [r7, #7]
 80012d2:	4613      	mov	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	021b      	lsls	r3, r3, #8
 80012da:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80012de:	4a14      	ldr	r2, [pc, #80]	@ (8001330 <exacute_command_function+0xa8>)
 80012e0:	189e      	adds	r6, r3, r2
 80012e2:	79fa      	ldrb	r2, [r7, #7]
 80012e4:	4613      	mov	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	4413      	add	r3, r2
 80012ea:	021b      	lsls	r3, r3, #8
 80012ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80012f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001330 <exacute_command_function+0xa8>)
 80012f2:	4413      	add	r3, r2
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	4633      	mov	r3, r6
 80012f8:	462a      	mov	r2, r5
 80012fa:	47a0      	blx	r4
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <exacute_command_function+0x82>
        {
            Error_Event(&Error_FIFO_1, (uint8_t *)"Cant process command");
 8001302:	490c      	ldr	r1, [pc, #48]	@ (8001334 <exacute_command_function+0xac>)
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <exacute_command_function+0xb0>)
 8001306:	f001 fa21 	bl	800274c <Error_Event>
    for(uint8_t i = 0; i < function_buffer_index; i++)
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	3301      	adds	r3, #1
 800130e:	71fb      	strb	r3, [r7, #7]
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <exacute_command_function+0xb4>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	79fa      	ldrb	r2, [r7, #7]
 8001316:	429a      	cmp	r2, r3
 8001318:	d3bc      	bcc.n	8001294 <exacute_command_function+0xc>
        }
    }
    function_buffer_index = 0; // Reset function buffer index after command execution
 800131a:	4b08      	ldr	r3, [pc, #32]	@ (800133c <exacute_command_function+0xb4>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
    return 0;
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800132a:	bf00      	nop
 800132c:	20000394 	.word	0x20000394
 8001330:	20015d24 	.word	0x20015d24
 8001334:	08008a50 	.word	0x08008a50
 8001338:	200003b4 	.word	0x200003b4
 800133c:	20015c34 	.word	0x20015c34

08001340 <Decode_simple_command_program_header>:

uint8_t Decode_simple_command_program_header(struct program_mnemonic** current_command_root, uint8_t** ptr)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    uint8_t tmp_mnemonic[13] = {0};
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	731a      	strb	r2, [r3, #12]
    uint8_t index = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	75fb      	strb	r3, [r7, #23]
    *current_command_root = &root_mnemonic; //reset current cooand pointer to root mnemonic
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4a1a      	ldr	r2, [pc, #104]	@ (80013c8 <Decode_simple_command_program_header+0x88>)
 8001360:	601a      	str	r2, [r3, #0]

    while(Is_mnemonic_character(**ptr))
 8001362:	e011      	b.n	8001388 <Decode_simple_command_program_header+0x48>
    {
        if(index < 12) // Prevent buffer overflow
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	2b0b      	cmp	r3, #11
 8001368:	d809      	bhi.n	800137e <Decode_simple_command_program_header+0x3e>
        {
            tmp_mnemonic[index++] = **ptr; // Copy character to temporary mnemonic
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	7dfb      	ldrb	r3, [r7, #23]
 8001370:	1c59      	adds	r1, r3, #1
 8001372:	75f9      	strb	r1, [r7, #23]
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	3318      	adds	r3, #24
 8001378:	443b      	add	r3, r7
 800137a:	f803 2c10 	strb.w	r2, [r3, #-16]
        }
        *ptr = *ptr +1;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	601a      	str	r2, [r3, #0]
    while(Is_mnemonic_character(**ptr))
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f000 fe3b 	bl	800200a <Is_mnemonic_character>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1e4      	bne.n	8001364 <Decode_simple_command_program_header+0x24>
    }
    tmp_mnemonic[index] = '\0'; // Null-terminate the string
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	3318      	adds	r3, #24
 800139e:	443b      	add	r3, r7
 80013a0:	2200      	movs	r2, #0
 80013a2:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Compare with known common command mnemonics
    if(Find_maching_mnemonic(simple_command_mnemonics, current_command_root, tmp_mnemonic) != 0)
 80013a6:	f107 0308 	add.w	r3, r7, #8
 80013aa:	461a      	mov	r2, r3
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	4807      	ldr	r0, [pc, #28]	@ (80013cc <Decode_simple_command_program_header+0x8c>)
 80013b0:	f000 f8f8 	bl	80015a4 <Find_maching_mnemonic>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <Decode_simple_command_program_header+0x7e>
    {
        return 1; // No match found
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <Decode_simple_command_program_header+0x80>
    }

    return 0;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20015c64 	.word	0x20015c64
 80013cc:	20018524 	.word	0x20018524

080013d0 <Decode_common_command_program_header>:



uint8_t Decode_common_command_program_header(struct program_mnemonic** current_command_root, uint8_t** ptr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
    uint8_t tmp_mnemonic[13] = {0};
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	731a      	strb	r2, [r3, #12]
    uint8_t index = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	75fb      	strb	r3, [r7, #23]
    *current_command_root = &root_mnemonic; //reset current cooand pointer to root mnemonic
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001464 <Decode_common_command_program_header+0x94>)
 80013f0:	601a      	str	r2, [r3, #0]
    
    *ptr = *ptr +1; // Skip the '*'
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	1c5a      	adds	r2, r3, #1
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	601a      	str	r2, [r3, #0]

    while(Is_mnemonic_character(**ptr))
 80013fc:	e011      	b.n	8001422 <Decode_common_command_program_header+0x52>
    {
        if(index < 12) // Prevent buffer overflow
 80013fe:	7dfb      	ldrb	r3, [r7, #23]
 8001400:	2b0b      	cmp	r3, #11
 8001402:	d809      	bhi.n	8001418 <Decode_common_command_program_header+0x48>
        {
            tmp_mnemonic[index++] = **ptr; // Copy character to temporary mnemonic
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	1c59      	adds	r1, r3, #1
 800140c:	75f9      	strb	r1, [r7, #23]
 800140e:	7812      	ldrb	r2, [r2, #0]
 8001410:	3318      	adds	r3, #24
 8001412:	443b      	add	r3, r7
 8001414:	f803 2c10 	strb.w	r2, [r3, #-16]
        }
        *ptr = *ptr +1;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	601a      	str	r2, [r3, #0]
    while(Is_mnemonic_character(**ptr))
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f000 fdee 	bl	800200a <Is_mnemonic_character>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1e4      	bne.n	80013fe <Decode_common_command_program_header+0x2e>
    }
    tmp_mnemonic[index] = '\0'; // Null-terminate the string
 8001434:	7dfb      	ldrb	r3, [r7, #23]
 8001436:	3318      	adds	r3, #24
 8001438:	443b      	add	r3, r7
 800143a:	2200      	movs	r2, #0
 800143c:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Compare with known common command mnemonics
    if(Find_maching_mnemonic(common_command_mnemonics, current_command_root, tmp_mnemonic) != 0)
 8001440:	f107 0308 	add.w	r3, r7, #8
 8001444:	461a      	mov	r2, r3
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	4807      	ldr	r0, [pc, #28]	@ (8001468 <Decode_common_command_program_header+0x98>)
 800144a:	f000 f8ab 	bl	80015a4 <Find_maching_mnemonic>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <Decode_common_command_program_header+0x88>
    {
        return 1; // No match found
 8001454:	2301      	movs	r3, #1
 8001456:	e000      	b.n	800145a <Decode_common_command_program_header+0x8a>
    }

    return 0;
 8001458:	2300      	movs	r3, #0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20015c64 	.word	0x20015c64
 8001468:	20015c0c 	.word	0x20015c0c

0800146c <Decode_compound_command_program_header>:

uint8_t Decode_compound_command_program_header(struct program_mnemonic** current_command_root, uint8_t** ptr)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
    uint8_t tmp_mnemonic[13] = {0};
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	731a      	strb	r2, [r3, #12]
    uint8_t index = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	77fb      	strb	r3, [r7, #31]
    uint8_t* saved_ptr = *ptr;
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	61bb      	str	r3, [r7, #24]

    *current_command_root = last_command_root->parent; // Move up one level in the command hierarchy
 800148e:	4b42      	ldr	r3, [pc, #264]	@ (8001598 <Decode_compound_command_program_header+0x12c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	691a      	ldr	r2, [r3, #16]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	601a      	str	r2, [r3, #0]


    while(Is_program_mnemonic_separator(ptr)) 
 8001498:	e072      	b.n	8001580 <Decode_compound_command_program_header+0x114>
    {
        Step_thru_program_mnemonic_separator(ptr); // Skip the ':'
 800149a:	6838      	ldr	r0, [r7, #0]
 800149c:	f000 fe3c 	bl	8002118 <Step_thru_program_mnemonic_separator>
        
        while(Is_mnemonic_character(**ptr))
 80014a0:	e011      	b.n	80014c6 <Decode_compound_command_program_header+0x5a>
        {
            if(index < 12) // Prevent buffer overflow
 80014a2:	7ffb      	ldrb	r3, [r7, #31]
 80014a4:	2b0b      	cmp	r3, #11
 80014a6:	d809      	bhi.n	80014bc <Decode_compound_command_program_header+0x50>
            {
                tmp_mnemonic[index++] = **ptr; // Copy character to temporary mnemonic
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	7ffb      	ldrb	r3, [r7, #31]
 80014ae:	1c59      	adds	r1, r3, #1
 80014b0:	77f9      	strb	r1, [r7, #31]
 80014b2:	7812      	ldrb	r2, [r2, #0]
 80014b4:	3320      	adds	r3, #32
 80014b6:	443b      	add	r3, r7
 80014b8:	f803 2c18 	strb.w	r2, [r3, #-24]
            }
            *ptr = *ptr +1;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	601a      	str	r2, [r3, #0]
        while(Is_mnemonic_character(**ptr))
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 fd9c 	bl	800200a <Is_mnemonic_character>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1e4      	bne.n	80014a2 <Decode_compound_command_program_header+0x36>
        }
        tmp_mnemonic[index] = '\0'; // Null-terminate the string
 80014d8:	7ffb      	ldrb	r3, [r7, #31]
 80014da:	3320      	adds	r3, #32
 80014dc:	443b      	add	r3, r7
 80014de:	2200      	movs	r2, #0
 80014e0:	f803 2c18 	strb.w	r2, [r3, #-24]

        // Compare with known common command mnemonics
        if(Find_maching_mnemonic(compound_command_mnemonics, current_command_root, tmp_mnemonic) != 0)
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	461a      	mov	r2, r3
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	482b      	ldr	r0, [pc, #172]	@ (800159c <Decode_compound_command_program_header+0x130>)
 80014ee:	f000 f859 	bl	80015a4 <Find_maching_mnemonic>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d041      	beq.n	800157c <Decode_compound_command_program_header+0x110>
        {
            // No match found, reset pointer and try again
            *ptr = saved_ptr;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	601a      	str	r2, [r3, #0]
            index = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	77fb      	strb	r3, [r7, #31]
            *current_command_root = &root_mnemonic; //reset current cooand pointer to root mnemonic
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a26      	ldr	r2, [pc, #152]	@ (80015a0 <Decode_compound_command_program_header+0x134>)
 8001506:	601a      	str	r2, [r3, #0]

            while(Is_program_mnemonic_separator(ptr)) 
 8001508:	e032      	b.n	8001570 <Decode_compound_command_program_header+0x104>
            {
                Step_thru_program_mnemonic_separator(ptr); // Skip the ':'
 800150a:	6838      	ldr	r0, [r7, #0]
 800150c:	f000 fe04 	bl	8002118 <Step_thru_program_mnemonic_separator>
                
                while(Is_mnemonic_character(**ptr))
 8001510:	e011      	b.n	8001536 <Decode_compound_command_program_header+0xca>
                {
                    if(index < 12) // Prevent buffer overflow
 8001512:	7ffb      	ldrb	r3, [r7, #31]
 8001514:	2b0b      	cmp	r3, #11
 8001516:	d809      	bhi.n	800152c <Decode_compound_command_program_header+0xc0>
                    {
                        tmp_mnemonic[index++] = **ptr; // Copy character to temporary mnemonic
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	7ffb      	ldrb	r3, [r7, #31]
 800151e:	1c59      	adds	r1, r3, #1
 8001520:	77f9      	strb	r1, [r7, #31]
 8001522:	7812      	ldrb	r2, [r2, #0]
 8001524:	3320      	adds	r3, #32
 8001526:	443b      	add	r3, r7
 8001528:	f803 2c18 	strb.w	r2, [r3, #-24]
                    }
                    *ptr = *ptr +1;
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	601a      	str	r2, [r3, #0]
                while(Is_mnemonic_character(**ptr))
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f000 fd64 	bl	800200a <Is_mnemonic_character>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1e4      	bne.n	8001512 <Decode_compound_command_program_header+0xa6>
                }
                tmp_mnemonic[index] = '\0'; // Null-terminate the string
 8001548:	7ffb      	ldrb	r3, [r7, #31]
 800154a:	3320      	adds	r3, #32
 800154c:	443b      	add	r3, r7
 800154e:	2200      	movs	r2, #0
 8001550:	f803 2c18 	strb.w	r2, [r3, #-24]

                // Compare with known common command mnemonics
                if(Find_maching_mnemonic(compound_command_mnemonics, current_command_root, tmp_mnemonic) != 0)
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	461a      	mov	r2, r3
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	480f      	ldr	r0, [pc, #60]	@ (800159c <Decode_compound_command_program_header+0x130>)
 800155e:	f000 f821 	bl	80015a4 <Find_maching_mnemonic>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <Decode_compound_command_program_header+0x100>
                {
                    return 1; // No match found
 8001568:	2301      	movs	r3, #1
 800156a:	e010      	b.n	800158e <Decode_compound_command_program_header+0x122>
                }

                index = 0; // Reset index for next mnemonic
 800156c:	2300      	movs	r3, #0
 800156e:	77fb      	strb	r3, [r7, #31]
            while(Is_program_mnemonic_separator(ptr)) 
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	f000 fdbf 	bl	80020f4 <Is_program_mnemonic_separator>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1c6      	bne.n	800150a <Decode_compound_command_program_header+0x9e>
            }
        }

        index = 0; // Reset index for next mnemonic
 800157c:	2300      	movs	r3, #0
 800157e:	77fb      	strb	r3, [r7, #31]
    while(Is_program_mnemonic_separator(ptr)) 
 8001580:	6838      	ldr	r0, [r7, #0]
 8001582:	f000 fdb7 	bl	80020f4 <Is_program_mnemonic_separator>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d186      	bne.n	800149a <Decode_compound_command_program_header+0x2e>
    }

    return 0;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3720      	adds	r7, #32
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20015d20 	.word	0x20015d20
 800159c:	20015c38 	.word	0x20015c38
 80015a0:	20015c64 	.word	0x20015c64

080015a4 <Find_maching_mnemonic>:



uint8_t Find_maching_mnemonic(const struct program_mnemonic** mnemonics_list_ptr, struct program_mnemonic** current_command_root, uint8_t* input_mnemonic)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b092      	sub	sp, #72	@ 0x48
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
    uint8_t input_mnemonic_upper_case[13];
    strcpy((char*)input_mnemonic_upper_case, (char*)input_mnemonic);
 80015b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015b4:	6879      	ldr	r1, [r7, #4]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f005 fcad 	bl	8006f16 <strcpy>
    Make_string_uppercase(input_mnemonic_upper_case);
 80015bc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 fd01 	bl	8001fc8 <Make_string_uppercase>
    const struct program_mnemonic** mnemonic_ptr = mnemonics_list_ptr;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	647b      	str	r3, [r7, #68]	@ 0x44
    while(*mnemonic_ptr)
 80015ca:	e090      	b.n	80016ee <Find_maching_mnemonic+0x14a>
    {
        uint8_t mnemonic_name_upper_case[13];
        strcpy((char*)mnemonic_name_upper_case, (char*)(*mnemonic_ptr)->mnemonic_name);
 80015cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 fc9c 	bl	8006f16 <strcpy>
        Make_string_uppercase(mnemonic_name_upper_case);
 80015de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fcf0 	bl	8001fc8 <Make_string_uppercase>
        uint8_t mnemonic_shortname_upper_case[13];
        strcpy((char*)mnemonic_shortname_upper_case, (char*)(*mnemonic_ptr)->mnemonic_name);
 80015e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4611      	mov	r1, r2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f005 fc8e 	bl	8006f16 <strcpy>
        for(uint8_t i = 12; i > 0; i--)
 80015fa:	230c      	movs	r3, #12
 80015fc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8001600:	e045      	b.n	800168e <Find_maching_mnemonic+0xea>
        {
            if(mnemonic_shortname_upper_case[i] >= 'a' && mnemonic_shortname_upper_case[i] <= 'z')
 8001602:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001606:	3348      	adds	r3, #72	@ 0x48
 8001608:	443b      	add	r3, r7
 800160a:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800160e:	2b60      	cmp	r3, #96	@ 0x60
 8001610:	d90f      	bls.n	8001632 <Find_maching_mnemonic+0x8e>
 8001612:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001616:	3348      	adds	r3, #72	@ 0x48
 8001618:	443b      	add	r3, r7
 800161a:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800161e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001620:	d807      	bhi.n	8001632 <Find_maching_mnemonic+0x8e>
            {
                mnemonic_shortname_upper_case[i] = 0;
 8001622:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001626:	3348      	adds	r3, #72	@ 0x48
 8001628:	443b      	add	r3, r7
 800162a:	2200      	movs	r2, #0
 800162c:	f803 2c34 	strb.w	r2, [r3, #-52]
 8001630:	e028      	b.n	8001684 <Find_maching_mnemonic+0xe0>
            }
            else if(mnemonic_shortname_upper_case[i] == '?' && (mnemonic_shortname_upper_case[i-1] >= 'a' && mnemonic_shortname_upper_case[i-1] <= 'z'))
 8001632:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001636:	3348      	adds	r3, #72	@ 0x48
 8001638:	443b      	add	r3, r7
 800163a:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800163e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001640:	d120      	bne.n	8001684 <Find_maching_mnemonic+0xe0>
 8001642:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001646:	3b01      	subs	r3, #1
 8001648:	3348      	adds	r3, #72	@ 0x48
 800164a:	443b      	add	r3, r7
 800164c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001650:	2b60      	cmp	r3, #96	@ 0x60
 8001652:	d917      	bls.n	8001684 <Find_maching_mnemonic+0xe0>
 8001654:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001658:	3b01      	subs	r3, #1
 800165a:	3348      	adds	r3, #72	@ 0x48
 800165c:	443b      	add	r3, r7
 800165e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001662:	2b7a      	cmp	r3, #122	@ 0x7a
 8001664:	d80e      	bhi.n	8001684 <Find_maching_mnemonic+0xe0>
            {
                mnemonic_shortname_upper_case[i] = 0;
 8001666:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800166a:	3348      	adds	r3, #72	@ 0x48
 800166c:	443b      	add	r3, r7
 800166e:	2200      	movs	r2, #0
 8001670:	f803 2c34 	strb.w	r2, [r3, #-52]
                mnemonic_shortname_upper_case[i-1] = '?';
 8001674:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001678:	3b01      	subs	r3, #1
 800167a:	3348      	adds	r3, #72	@ 0x48
 800167c:	443b      	add	r3, r7
 800167e:	223f      	movs	r2, #63	@ 0x3f
 8001680:	f803 2c34 	strb.w	r2, [r3, #-52]
        for(uint8_t i = 12; i > 0; i--)
 8001684:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001688:	3b01      	subs	r3, #1
 800168a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800168e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1b5      	bne.n	8001602 <Find_maching_mnemonic+0x5e>
            }
        }
                
        if((*mnemonic_ptr)->parent == *current_command_root)
 8001696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	691a      	ldr	r2, [r3, #16]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d121      	bne.n	80016e8 <Find_maching_mnemonic+0x144>
        {
            if(strcmp((char*)mnemonic_name_upper_case, (char*)input_mnemonic_upper_case) == 0)
 80016a4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80016a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ac:	4611      	mov	r1, r2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe fdae 	bl	8000210 <strcmp>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d105      	bne.n	80016c6 <Find_maching_mnemonic+0x122>
            {
                *current_command_root = *mnemonic_ptr;
 80016ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	601a      	str	r2, [r3, #0]
                return 0; // Match found
 80016c2:	2300      	movs	r3, #0
 80016c4:	e019      	b.n	80016fa <Find_maching_mnemonic+0x156>
            }
            else if(strcmp((char*)mnemonic_shortname_upper_case, (char*)input_mnemonic_upper_case) == 0)
 80016c6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe fd9d 	bl	8000210 <strcmp>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <Find_maching_mnemonic+0x144>
            {
                *current_command_root = *mnemonic_ptr;
 80016dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	601a      	str	r2, [r3, #0]
                return 0; // Match found
 80016e4:	2300      	movs	r3, #0
 80016e6:	e008      	b.n	80016fa <Find_maching_mnemonic+0x156>
            }
        }
        mnemonic_ptr++;
 80016e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016ea:	3304      	adds	r3, #4
 80016ec:	647b      	str	r3, [r7, #68]	@ 0x44
    while(*mnemonic_ptr)
 80016ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f47f af6a 	bne.w	80015cc <Find_maching_mnemonic+0x28>
    }
    return 1; // No match found
 80016f8:	2301      	movs	r3, #1
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3748      	adds	r7, #72	@ 0x48
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <Decode_program_data>:

uint8_t Decode_program_data(struct program_mnemonic** current_command_root, uint8_t** ptr)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b0c9      	sub	sp, #292	@ 0x124
 8001708:	af00      	add	r7, sp, #0
 800170a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800170e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001712:	6018      	str	r0, [r3, #0]
 8001714:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001718:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800171c:	6019      	str	r1, [r3, #0]
    Step_thru_program_header_separator(ptr);
 800171e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001722:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	f000 fd43 	bl	80021b2 <Step_thru_program_header_separator>

    for(uint8_t i = 0; i < 5; i++)
 800172c:	2300      	movs	r3, #0
 800172e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8001732:	e133      	b.n	800199c <Decode_program_data+0x298>
    {
        if (0 ==i)
 8001734:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001738:	2b00      	cmp	r3, #0
 800173a:	d111      	bne.n	8001760 <Decode_program_data+0x5c>
        {
            if (Is_program_header_separator(ptr))
 800173c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001740:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	f000 fd28 	bl	800219a <Is_program_header_separator>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d035      	beq.n	80017bc <Decode_program_data+0xb8>
            {
                Step_thru_program_header_separator(ptr);
 8001750:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001754:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001758:	6818      	ldr	r0, [r3, #0]
 800175a:	f000 fd2a 	bl	80021b2 <Step_thru_program_header_separator>
 800175e:	e02d      	b.n	80017bc <Decode_program_data+0xb8>
            }
        }
        else
        {
            if((*current_command_root)->data_types[i] != NON)
 8001760:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001764:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001770:	4413      	add	r3, r2
 8001772:	7d1b      	ldrb	r3, [r3, #20]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d021      	beq.n	80017bc <Decode_program_data+0xb8>
            {
                Step_thru_white_space(ptr);
 8001778:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800177c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001780:	6818      	ldr	r0, [r3, #0]
 8001782:	f000 fc7c 	bl	800207e <Step_thru_white_space>
                if (Is_program_data_separator(ptr))
 8001786:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800178a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800178e:	6818      	ldr	r0, [r3, #0]
 8001790:	f000 fd1a 	bl	80021c8 <Is_program_data_separator>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00e      	beq.n	80017b8 <Decode_program_data+0xb4>
                {
                    Step_thru_program_data_separator(ptr);
 800179a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800179e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017a2:	6818      	ldr	r0, [r3, #0]
 80017a4:	f000 fd22 	bl	80021ec <Step_thru_program_data_separator>
                }
                else
                {
                    return 1; // Not enough data provided
                }
                Step_thru_white_space(ptr);
 80017a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80017ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	f000 fc64 	bl	800207e <Step_thru_white_space>
 80017b6:	e001      	b.n	80017bc <Decode_program_data+0xb8>
                    return 1; // Not enough data provided
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0f5      	b.n	80019a8 <Decode_program_data+0x2a4>
            }
        }
            
        switch ((*current_command_root)->data_types[i])
 80017bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80017c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80017cc:	4413      	add	r3, r2
 80017ce:	7d1b      	ldrb	r3, [r3, #20]
 80017d0:	2b07      	cmp	r3, #7
 80017d2:	f200 80db 	bhi.w	800198c <Decode_program_data+0x288>
 80017d6:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <Decode_program_data+0xd8>)
 80017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017dc:	08001991 	.word	0x08001991
 80017e0:	080017fd 	.word	0x080017fd
 80017e4:	0800184f 	.word	0x0800184f
 80017e8:	08001895 	.word	0x08001895
 80017ec:	08001899 	.word	0x08001899
 80017f0:	0800189d 	.word	0x0800189d
 80017f4:	08001913 	.word	0x08001913
 80017f8:	08001989 	.word	0x08001989
        {
        case NON:
            break;
        case CHARACTER_PROGRAM_DATA:
            uint8_t tmp_character_program_data[13] = {0};
 80017fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	731a      	strb	r2, [r3, #12]
            if (Decode_character_program_data(ptr, tmp_character_program_data) != 0)
 800180a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800180e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001812:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001816:	4611      	mov	r1, r2
 8001818:	6818      	ldr	r0, [r3, #0]
 800181a:	f000 f8cf 	bl	80019bc <Decode_character_program_data>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <Decode_program_data+0x124>
            {
                return 1; // Error decoding character data
 8001824:	2301      	movs	r3, #1
 8001826:	e0bf      	b.n	80019a8 <Decode_program_data+0x2a4>
            }
            strcpy(data_buffer[function_buffer_index][i].string, (char*)tmp_character_program_data);
 8001828:	4b62      	ldr	r3, [pc, #392]	@ (80019b4 <Decode_program_data+0x2b0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001832:	460b      	mov	r3, r1
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	4413      	add	r3, r2
 800183a:	021b      	lsls	r3, r3, #8
 800183c:	4a5e      	ldr	r2, [pc, #376]	@ (80019b8 <Decode_program_data+0x2b4>)
 800183e:	4413      	add	r3, r2
 8001840:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f005 fb65 	bl	8006f16 <strcpy>
            break;
 800184c:	e0a1      	b.n	8001992 <Decode_program_data+0x28e>
        case DECIMAL_NUMERIC_PROGRAM_DATA:
            float tmp_decimal_numeric_program_data = 0;
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
            if (Decode_decimal_numeric_program_data(ptr, (float*)&tmp_decimal_numeric_program_data) != 0)
 8001856:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 800185a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800185e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001862:	4611      	mov	r1, r2
 8001864:	6818      	ldr	r0, [r3, #0]
 8001866:	f000 f8db 	bl	8001a20 <Decode_decimal_numeric_program_data>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <Decode_program_data+0x170>
            {
                return 1; // Error decoding decimal numeric data
 8001870:	2301      	movs	r3, #1
 8001872:	e099      	b.n	80019a8 <Decode_program_data+0x2a4>
            }
            data_buffer[function_buffer_index][i].f = tmp_decimal_numeric_program_data;
 8001874:	4b4f      	ldr	r3, [pc, #316]	@ (80019b4 <Decode_program_data+0x2b0>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461c      	mov	r4, r3
 800187a:	f897 111f 	ldrb.w	r1, [r7, #287]	@ 0x11f
 800187e:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8001882:	484d      	ldr	r0, [pc, #308]	@ (80019b8 <Decode_program_data+0x2b4>)
 8001884:	4623      	mov	r3, r4
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4423      	add	r3, r4
 800188a:	440b      	add	r3, r1
 800188c:	021b      	lsls	r3, r3, #8
 800188e:	4403      	add	r3, r0
 8001890:	601a      	str	r2, [r3, #0]
            break;
 8001892:	e07e      	b.n	8001992 <Decode_program_data+0x28e>
        case SUFFIX_PROGRAM_DATA:
            return 1; // Unsupported data type
 8001894:	2301      	movs	r3, #1
 8001896:	e087      	b.n	80019a8 <Decode_program_data+0x2a4>
            break;
        case NONDECIMAL_NUMERIC_PROGRAM_DATA:
            return 1; // Unsupported data type
 8001898:	2301      	movs	r3, #1
 800189a:	e085      	b.n	80019a8 <Decode_program_data+0x2a4>
            break;
        case STRING_PROGRAM_DATA:
            {
                uint8_t tmp_string_program_data[256] = {0};
 800189c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018a0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80018a4:	4618      	mov	r0, r3
 80018a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018aa:	461a      	mov	r2, r3
 80018ac:	2100      	movs	r1, #0
 80018ae:	f005 faa3 	bl	8006df8 <memset>
                uint8_t tmp_error = 1;
 80018b2:	2301      	movs	r3, #1
 80018b4:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
                tmp_error = Decode_string_program_data(ptr, tmp_string_program_data);
 80018b8:	f107 020c 	add.w	r2, r7, #12
 80018bc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018c0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80018c4:	4611      	mov	r1, r2
 80018c6:	6818      	ldr	r0, [r3, #0]
 80018c8:	f000 f9fe 	bl	8001cc8 <Decode_string_program_data>
 80018cc:	4603      	mov	r3, r0
 80018ce:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
                if (tmp_error == 2)
 80018d2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d101      	bne.n	80018de <Decode_program_data+0x1da>
                {
                    return 2; // String not completed before buffer end
 80018da:	2302      	movs	r3, #2
 80018dc:	e018      	b.n	8001910 <Decode_program_data+0x20c>
                }
                else if (tmp_error != 0)
 80018de:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <Decode_program_data+0x1e6>
                {
                    return 1; // Error decoding string data
 80018e6:	2301      	movs	r3, #1
 80018e8:	e012      	b.n	8001910 <Decode_program_data+0x20c>
                }
                strcpy(data_buffer[function_buffer_index][i].string, (char*)tmp_string_program_data);  
 80018ea:	4b32      	ldr	r3, [pc, #200]	@ (80019b4 <Decode_program_data+0x2b0>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	4619      	mov	r1, r3
 80018f0:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80018f4:	460b      	mov	r3, r1
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	4413      	add	r3, r2
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	4a2e      	ldr	r2, [pc, #184]	@ (80019b8 <Decode_program_data+0x2b4>)
 8001900:	4413      	add	r3, r2
 8001902:	f107 020c 	add.w	r2, r7, #12
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f005 fb04 	bl	8006f16 <strcpy>
            }
            break;
 800190e:	e040      	b.n	8001992 <Decode_program_data+0x28e>
                return 1; // Error decoding character data
 8001910:	e04a      	b.n	80019a8 <Decode_program_data+0x2a4>
        case ARBITRARY_BLOCK_PROGRAM_DATA:
            {
                uint8_t tmp_string_program_data[256] = {0};
 8001912:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001916:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800191a:	4618      	mov	r0, r3
 800191c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001920:	461a      	mov	r2, r3
 8001922:	2100      	movs	r1, #0
 8001924:	f005 fa68 	bl	8006df8 <memset>
                uint8_t tmp_error = 1;
 8001928:	2301      	movs	r3, #1
 800192a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
                tmp_error = Decode_arbitrary_block_program_data(ptr, tmp_string_program_data);
 800192e:	f107 020c 	add.w	r2, r7, #12
 8001932:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001936:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800193a:	4611      	mov	r1, r2
 800193c:	6818      	ldr	r0, [r3, #0]
 800193e:	f000 fa7b 	bl	8001e38 <Decode_arbitrary_block_program_data>
 8001942:	4603      	mov	r3, r0
 8001944:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
                if (tmp_error == 2)
 8001948:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800194c:	2b02      	cmp	r3, #2
 800194e:	d101      	bne.n	8001954 <Decode_program_data+0x250>
                {
                    return 2; // String not completed before buffer end
 8001950:	2302      	movs	r3, #2
 8001952:	e018      	b.n	8001986 <Decode_program_data+0x282>
                }
                else if (tmp_error != 0)
 8001954:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <Decode_program_data+0x25c>
                {
                    return 1; // Error decoding string data
 800195c:	2301      	movs	r3, #1
 800195e:	e012      	b.n	8001986 <Decode_program_data+0x282>
                }
                strcpy(data_buffer[function_buffer_index][i].string, (char*)tmp_string_program_data);
 8001960:	4b14      	ldr	r3, [pc, #80]	@ (80019b4 <Decode_program_data+0x2b0>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	4619      	mov	r1, r3
 8001966:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 800196a:	460b      	mov	r3, r1
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	4413      	add	r3, r2
 8001972:	021b      	lsls	r3, r3, #8
 8001974:	4a10      	ldr	r2, [pc, #64]	@ (80019b8 <Decode_program_data+0x2b4>)
 8001976:	4413      	add	r3, r2
 8001978:	f107 020c 	add.w	r2, r7, #12
 800197c:	4611      	mov	r1, r2
 800197e:	4618      	mov	r0, r3
 8001980:	f005 fac9 	bl	8006f16 <strcpy>
            }
            break;
 8001984:	e005      	b.n	8001992 <Decode_program_data+0x28e>
                return 1; // Error decoding character data
 8001986:	e00f      	b.n	80019a8 <Decode_program_data+0x2a4>
        case EXPRESSION_PROGRAM_DATA:
            return 1; // Unsupported data type
 8001988:	2301      	movs	r3, #1
 800198a:	e00d      	b.n	80019a8 <Decode_program_data+0x2a4>
            break;

        default:
            return 1; // Unsupported data type
 800198c:	2301      	movs	r3, #1
 800198e:	e00b      	b.n	80019a8 <Decode_program_data+0x2a4>
            break;
 8001990:	bf00      	nop
    for(uint8_t i = 0; i < 5; i++)
 8001992:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001996:	3301      	adds	r3, #1
 8001998:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 800199c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80019a0:	2b04      	cmp	r3, #4
 80019a2:	f67f aec7 	bls.w	8001734 <Decode_program_data+0x30>
            break;
        }
    }
    return 0;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd90      	pop	{r4, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20015c34 	.word	0x20015c34
 80019b8:	20015d24 	.word	0x20015d24

080019bc <Decode_character_program_data>:

uint8_t Decode_character_program_data(uint8_t** ptr, uint8_t* output_string)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]
    while(Is_mnemonic_character(**ptr))
 80019ca:	e011      	b.n	80019f0 <Decode_character_program_data+0x34>
    {
        if(index < 12) // Prevent buffer overflow
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	2b0b      	cmp	r3, #11
 80019d0:	d809      	bhi.n	80019e6 <Decode_character_program_data+0x2a>
        {
            output_string[index++] = **ptr; // Copy character to temporary mnemonic
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	1c59      	adds	r1, r3, #1
 80019da:	73f9      	strb	r1, [r7, #15]
 80019dc:	4619      	mov	r1, r3
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	440b      	add	r3, r1
 80019e2:	7812      	ldrb	r2, [r2, #0]
 80019e4:	701a      	strb	r2, [r3, #0]
        }
        *ptr = *ptr +1;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	1c5a      	adds	r2, r3, #1
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	601a      	str	r2, [r3, #0]
    while(Is_mnemonic_character(**ptr))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fb07 	bl	800200a <Is_mnemonic_character>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1e4      	bne.n	80019cc <Decode_character_program_data+0x10>
    }
    if (index == 0)
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <Decode_character_program_data+0x50>
    {
        return 1; // No character data found
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e005      	b.n	8001a18 <Decode_character_program_data+0x5c>
    }
    output_string[index] = '\0'; // Null-terminate the string
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	4413      	add	r3, r2
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
    return 0;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <Decode_decimal_numeric_program_data>:

uint8_t Decode_decimal_numeric_program_data(uint8_t** ptr, float* output_value)
{
 8001a20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a24:	b088      	sub	sp, #32
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]
    float mantissa = 0;
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    int32_t exponent = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
    uint32_t mantissa_integer = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
    float mantissa_fraction = 0;
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
    bool is_negative = false;
 8001a40:	2300      	movs	r3, #0
 8001a42:	73fb      	strb	r3, [r7, #15]
    bool integer_part_exists = false;
 8001a44:	2300      	movs	r3, #0
 8001a46:	73bb      	strb	r3, [r7, #14]
    bool fraction_part_exists = false;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	737b      	strb	r3, [r7, #13]

    
    if(**ptr == '-')
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b2d      	cmp	r3, #45	@ 0x2d
 8001a54:	d107      	bne.n	8001a66 <Decode_decimal_numeric_program_data+0x46>
    {
        is_negative = true;
 8001a56:	2301      	movs	r3, #1
 8001a58:	73fb      	strb	r3, [r7, #15]
        (*ptr)++; // Move past the negative sign
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	1c5a      	adds	r2, r3, #1
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	e030      	b.n	8001ac8 <Decode_decimal_numeric_program_data+0xa8>
    }
    else if(**ptr == '+')
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b2b      	cmp	r3, #43	@ 0x2b
 8001a6e:	d105      	bne.n	8001a7c <Decode_decimal_numeric_program_data+0x5c>
    {
        (*ptr)++; // Move past the positive sign
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	e025      	b.n	8001ac8 <Decode_decimal_numeric_program_data+0xa8>
    }
    else if(Is_digit(**ptr)) // Read integer part
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fae7 	bl	8002056 <Is_digit>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01c      	beq.n	8001ac8 <Decode_decimal_numeric_program_data+0xa8>
    {
        integer_part_exists = true;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	73bb      	strb	r3, [r7, #14]
        while (Is_digit(**ptr))
 8001a92:	e010      	b.n	8001ab6 <Decode_decimal_numeric_program_data+0x96>
        {
            mantissa_integer = mantissa_integer *10 + (**ptr - '0');
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	4613      	mov	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3b30      	subs	r3, #48	@ 0x30
 8001aaa:	617b      	str	r3, [r7, #20]
            (*ptr)++;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	601a      	str	r2, [r3, #0]
        while (Is_digit(**ptr))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f000 faca 	bl	8002056 <Is_digit>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d1e5      	bne.n	8001a94 <Decode_decimal_numeric_program_data+0x74>
        }
    }

    if(**ptr == '.') // Read fractional part
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b2e      	cmp	r3, #46	@ 0x2e
 8001ad0:	d152      	bne.n	8001b78 <Decode_decimal_numeric_program_data+0x158>
    {
        (*ptr)++; // Skip the decimal point
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	601a      	str	r2, [r3, #0]
        if(Is_digit(**ptr)) // Read fractional digits
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fab7 	bl	8002056 <Is_digit>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d044      	beq.n	8001b78 <Decode_decimal_numeric_program_data+0x158>
        {
            fraction_part_exists = true;
 8001aee:	2301      	movs	r3, #1
 8001af0:	737b      	strb	r3, [r7, #13]
            uint8_t fraction_digit_count = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	733b      	strb	r3, [r7, #12]
            while (Is_digit(**ptr))
 8001af6:	e036      	b.n	8001b66 <Decode_decimal_numeric_program_data+0x146>
            {
                mantissa_fraction = mantissa_fraction + ( (**ptr - '0') / pow(10, fraction_digit_count + 1) );
 8001af8:	6938      	ldr	r0, [r7, #16]
 8001afa:	f7fe fd4d 	bl	8000598 <__aeabi_f2d>
 8001afe:	4604      	mov	r4, r0
 8001b00:	460d      	mov	r5, r1
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	3b30      	subs	r3, #48	@ 0x30
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd32 	bl	8000574 <__aeabi_i2d>
 8001b10:	4680      	mov	r8, r0
 8001b12:	4689      	mov	r9, r1
 8001b14:	7b3b      	ldrb	r3, [r7, #12]
 8001b16:	3301      	adds	r3, #1
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fd2b 	bl	8000574 <__aeabi_i2d>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	ec43 2b11 	vmov	d1, r2, r3
 8001b26:	ed9f 0b66 	vldr	d0, [pc, #408]	@ 8001cc0 <Decode_decimal_numeric_program_data+0x2a0>
 8001b2a:	f005 ff77 	bl	8007a1c <pow>
 8001b2e:	ec53 2b10 	vmov	r2, r3, d0
 8001b32:	4640      	mov	r0, r8
 8001b34:	4649      	mov	r1, r9
 8001b36:	f7fe feb1 	bl	800089c <__aeabi_ddiv>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4620      	mov	r0, r4
 8001b40:	4629      	mov	r1, r5
 8001b42:	f7fe fbcb 	bl	80002dc <__adddf3>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f7ff f82b 	bl	8000ba8 <__aeabi_d2f>
 8001b52:	4603      	mov	r3, r0
 8001b54:	613b      	str	r3, [r7, #16]
                fraction_digit_count++;
 8001b56:	7b3b      	ldrb	r3, [r7, #12]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	733b      	strb	r3, [r7, #12]
                (*ptr)++;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	601a      	str	r2, [r3, #0]
            while (Is_digit(**ptr))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 fa72 	bl	8002056 <Is_digit>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1bf      	bne.n	8001af8 <Decode_decimal_numeric_program_data+0xd8>
            }
        }
    }

    if(!integer_part_exists && !fraction_part_exists)
 8001b78:	7bbb      	ldrb	r3, [r7, #14]
 8001b7a:	f083 0301 	eor.w	r3, r3, #1
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d007      	beq.n	8001b94 <Decode_decimal_numeric_program_data+0x174>
 8001b84:	7b7b      	ldrb	r3, [r7, #13]
 8001b86:	f083 0301 	eor.w	r3, r3, #1
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <Decode_decimal_numeric_program_data+0x174>
    {
        return 1; // No numeric data found
 8001b90:	2301      	movs	r3, #1
 8001b92:	e08e      	b.n	8001cb2 <Decode_decimal_numeric_program_data+0x292>
    }

    // Combine integer and fractional parts and apply sign
    mantissa = (float)mantissa_integer+(float)mantissa_fraction;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	ee07 3a90 	vmov	s15, r3
 8001b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b9e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba6:	edc7 7a07 	vstr	s15, [r7, #28]
    if(is_negative)
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <Decode_decimal_numeric_program_data+0x19c>
    {
        mantissa = -mantissa;
 8001bb0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bb4:	eef1 7a67 	vneg.f32	s15, s15
 8001bb8:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    Step_thru_white_space(ptr);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 fa5e 	bl	800207e <Step_thru_white_space>

    if((**ptr == 'E') || (**ptr == 'e')) // Read exponent part
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b45      	cmp	r3, #69	@ 0x45
 8001bca:	d004      	beq.n	8001bd6 <Decode_decimal_numeric_program_data+0x1b6>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b65      	cmp	r3, #101	@ 0x65
 8001bd4:	d14d      	bne.n	8001c72 <Decode_decimal_numeric_program_data+0x252>
    {
        (*ptr)++; // Skip the 'E' or 'e'
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	601a      	str	r2, [r3, #0]
        Step_thru_white_space(ptr);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f000 fa4c 	bl	800207e <Step_thru_white_space>

        bool exponent_negative = false;
 8001be6:	2300      	movs	r3, #0
 8001be8:	72fb      	strb	r3, [r7, #11]
        if(**ptr == '-')
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b2d      	cmp	r3, #45	@ 0x2d
 8001bf2:	d107      	bne.n	8001c04 <Decode_decimal_numeric_program_data+0x1e4>
        {
            exponent_negative = true;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	72fb      	strb	r3, [r7, #11]
            (*ptr)++; // Move past the negative sign
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	1c5a      	adds	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e009      	b.n	8001c18 <Decode_decimal_numeric_program_data+0x1f8>
        }
        else if(**ptr == '+')
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b2b      	cmp	r3, #43	@ 0x2b
 8001c0c:	d104      	bne.n	8001c18 <Decode_decimal_numeric_program_data+0x1f8>
        {
            (*ptr)++; // Move past the positive sign
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	601a      	str	r2, [r3, #0]
        }
        if(Is_digit(**ptr)) // Read exponent digits
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 fa19 	bl	8002056 <Is_digit>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d021      	beq.n	8001c6e <Decode_decimal_numeric_program_data+0x24e>
        {
            while (Is_digit(**ptr))
 8001c2a:	e010      	b.n	8001c4e <Decode_decimal_numeric_program_data+0x22e>
            {
                exponent = exponent *10 + (**ptr - '0');
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	461a      	mov	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	3b30      	subs	r3, #48	@ 0x30
 8001c40:	4413      	add	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
                (*ptr)++;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	601a      	str	r2, [r3, #0]
            while (Is_digit(**ptr))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f9fe 	bl	8002056 <Is_digit>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1e5      	bne.n	8001c2c <Decode_decimal_numeric_program_data+0x20c>
            }
            if(exponent_negative) // Apply exponent sign to exponent value
 8001c60:	7afb      	ldrb	r3, [r7, #11]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <Decode_decimal_numeric_program_data+0x252>
            {
                exponent = -((int32_t)exponent);
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	425b      	negs	r3, r3
 8001c6a:	61bb      	str	r3, [r7, #24]
 8001c6c:	e001      	b.n	8001c72 <Decode_decimal_numeric_program_data+0x252>
            }
        }
        else
        {
            return 1; // Invalid exponent format
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e01f      	b.n	8001cb2 <Decode_decimal_numeric_program_data+0x292>
        }
    }
    *output_value = mantissa * pow(10, exponent); // Apply exponent to mantissa
 8001c72:	69f8      	ldr	r0, [r7, #28]
 8001c74:	f7fe fc90 	bl	8000598 <__aeabi_f2d>
 8001c78:	4604      	mov	r4, r0
 8001c7a:	460d      	mov	r5, r1
 8001c7c:	69b8      	ldr	r0, [r7, #24]
 8001c7e:	f7fe fc79 	bl	8000574 <__aeabi_i2d>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	ec43 2b11 	vmov	d1, r2, r3
 8001c8a:	ed9f 0b0d 	vldr	d0, [pc, #52]	@ 8001cc0 <Decode_decimal_numeric_program_data+0x2a0>
 8001c8e:	f005 fec5 	bl	8007a1c <pow>
 8001c92:	ec53 2b10 	vmov	r2, r3, d0
 8001c96:	4620      	mov	r0, r4
 8001c98:	4629      	mov	r1, r5
 8001c9a:	f7fe fcd5 	bl	8000648 <__aeabi_dmul>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f7fe ff7f 	bl	8000ba8 <__aeabi_d2f>
 8001caa:	4602      	mov	r2, r0
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	601a      	str	r2, [r3, #0]
    return 0;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3720      	adds	r7, #32
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	00000000 	.word	0x00000000
 8001cc4:	40240000 	.word	0x40240000

08001cc8 <Decode_string_program_data>:
    // Implementation for decoding non-decimal numeric data goes here
    return 0;
}

uint8_t Decode_string_program_data(uint8_t** ptr, uint8_t* output_string)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
    uint8_t New_line_received_during_string = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]
    if(**ptr == '\"') // Check for opening double quote
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b22      	cmp	r3, #34	@ 0x22
 8001cde:	d156      	bne.n	8001d8e <Decode_string_program_data+0xc6>
    {
        (*ptr)++; // Move past the opening double quote
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	601a      	str	r2, [r3, #0]
        uint8_t index = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	73bb      	strb	r3, [r7, #14]
        while(1)
        {
            if(**ptr == '\"') // Check for closing double quote
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b22      	cmp	r3, #34	@ 0x22
 8001cf6:	d121      	bne.n	8001d3c <Decode_string_program_data+0x74>
            {
                (*ptr)++; // Move past the closing double quote
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	601a      	str	r2, [r3, #0]
                if(**ptr == '\"') // Check for inserted double quote
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b22      	cmp	r3, #34	@ 0x22
 8001d0a:	d110      	bne.n	8001d2e <Decode_string_program_data+0x66>
                {
                    if(index < 255) // Prevent buffer overflow
 8001d0c:	7bbb      	ldrb	r3, [r7, #14]
 8001d0e:	2bff      	cmp	r3, #255	@ 0xff
 8001d10:	d007      	beq.n	8001d22 <Decode_string_program_data+0x5a>
                    {
                        output_string[index++] = '\"'; // Add a single double quote to the output
 8001d12:	7bbb      	ldrb	r3, [r7, #14]
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	73ba      	strb	r2, [r7, #14]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	2222      	movs	r2, #34	@ 0x22
 8001d20:	701a      	strb	r2, [r3, #0]
                    }
                    (*ptr)++; // Move past the inserted double quote
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	e7df      	b.n	8001cee <Decode_string_program_data+0x26>
                }
                else
                {
                    output_string[index] = '\0'; // Null-terminate the string
 8001d2e:	7bbb      	ldrb	r3, [r7, #14]
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	4413      	add	r3, r2
 8001d34:	2200      	movs	r2, #0
 8001d36:	701a      	strb	r2, [r3, #0]
                    return 0; // Successfully decoded string
 8001d38:	2300      	movs	r3, #0
 8001d3a:	e075      	b.n	8001e28 <Decode_string_program_data+0x160>
                }
            }
            else
            {
                if(index < 255) // Prevent buffer overflow
 8001d3c:	7bbb      	ldrb	r3, [r7, #14]
 8001d3e:	2bff      	cmp	r3, #255	@ 0xff
 8001d40:	d017      	beq.n	8001d72 <Decode_string_program_data+0xaa>
                {
                    output_string[index++] = **ptr; // Copy character to output string
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	7bbb      	ldrb	r3, [r7, #14]
 8001d48:	1c59      	adds	r1, r3, #1
 8001d4a:	73b9      	strb	r1, [r7, #14]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	440b      	add	r3, r1
 8001d52:	7812      	ldrb	r2, [r2, #0]
 8001d54:	701a      	strb	r2, [r3, #0]
                    if(**ptr == '\n' || **ptr == '\r')
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b0a      	cmp	r3, #10
 8001d5e:	d004      	beq.n	8001d6a <Decode_string_program_data+0xa2>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b0d      	cmp	r3, #13
 8001d68:	d105      	bne.n	8001d76 <Decode_string_program_data+0xae>
                    {
                        New_line_received_during_string++;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	73fb      	strb	r3, [r7, #15]
 8001d70:	e001      	b.n	8001d76 <Decode_string_program_data+0xae>
                    }
                }
                else
                {
                    return 1; // Output string buffer overflow
 8001d72:	2301      	movs	r3, #1
 8001d74:	e058      	b.n	8001e28 <Decode_string_program_data+0x160>
                }
                if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move to the next character
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	482d      	ldr	r0, [pc, #180]	@ (8001e30 <Decode_string_program_data+0x168>)
 8001d7a:	f000 fac1 	bl	8002300 <Input_FIFO_Move_pointer>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d0b4      	beq.n	8001cee <Decode_string_program_data+0x26>
                {
                    printf("Buffer end reached while decoding string\n");
 8001d84:	482b      	ldr	r0, [pc, #172]	@ (8001e34 <Decode_string_program_data+0x16c>)
 8001d86:	f004 ff21 	bl	8006bcc <puts>
                    return 2; // String not completed before buffer end
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	e04c      	b.n	8001e28 <Decode_string_program_data+0x160>
                }
            }
        }
    }
    else if(**ptr == '\'')
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b27      	cmp	r3, #39	@ 0x27
 8001d96:	d146      	bne.n	8001e26 <Decode_string_program_data+0x15e>
    {
        (*ptr)++; // Move past the opening single quote
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	601a      	str	r2, [r3, #0]
        uint8_t index = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	737b      	strb	r3, [r7, #13]
        while(1)
        {
            if(**ptr == '\'') // Check for closing single quote
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b27      	cmp	r3, #39	@ 0x27
 8001dae:	d121      	bne.n	8001df4 <Decode_string_program_data+0x12c>
            {
                (*ptr)++; // Move past the closing single quote
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	601a      	str	r2, [r3, #0]
                if(**ptr == '\'') // Check for inserted single quote
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	2b27      	cmp	r3, #39	@ 0x27
 8001dc2:	d110      	bne.n	8001de6 <Decode_string_program_data+0x11e>
                {
                    if(index < 255) // Prevent buffer overflow
 8001dc4:	7b7b      	ldrb	r3, [r7, #13]
 8001dc6:	2bff      	cmp	r3, #255	@ 0xff
 8001dc8:	d007      	beq.n	8001dda <Decode_string_program_data+0x112>
                    {
                        output_string[index++] = '\''; // Add a single single quote to the output
 8001dca:	7b7b      	ldrb	r3, [r7, #13]
 8001dcc:	1c5a      	adds	r2, r3, #1
 8001dce:	737a      	strb	r2, [r7, #13]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	2227      	movs	r2, #39	@ 0x27
 8001dd8:	701a      	strb	r2, [r3, #0]
                    }
                    (*ptr)++; // Move past the inserted single quote
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e7df      	b.n	8001da6 <Decode_string_program_data+0xde>
                }
                else
                {
                    output_string[index] = '\0'; // Null-terminate the string
 8001de6:	7b7b      	ldrb	r3, [r7, #13]
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	4413      	add	r3, r2
 8001dec:	2200      	movs	r2, #0
 8001dee:	701a      	strb	r2, [r3, #0]
                    return 0; // Successfully decoded string
 8001df0:	2300      	movs	r3, #0
 8001df2:	e019      	b.n	8001e28 <Decode_string_program_data+0x160>
                }
            }
            else
            {
                if(index < 255) // Prevent buffer overflow
 8001df4:	7b7b      	ldrb	r3, [r7, #13]
 8001df6:	2bff      	cmp	r3, #255	@ 0xff
 8001df8:	d011      	beq.n	8001e1e <Decode_string_program_data+0x156>
                {
                    output_string[index++] = **ptr; // Copy character to output string
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	7b7b      	ldrb	r3, [r7, #13]
 8001e00:	1c59      	adds	r1, r3, #1
 8001e02:	7379      	strb	r1, [r7, #13]
 8001e04:	4619      	mov	r1, r3
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	440b      	add	r3, r1
 8001e0a:	7812      	ldrb	r2, [r2, #0]
 8001e0c:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                    return 1; // Output string buffer overflow
                }
                if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move to the next character
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	4807      	ldr	r0, [pc, #28]	@ (8001e30 <Decode_string_program_data+0x168>)
 8001e12:	f000 fa75 	bl	8002300 <Input_FIFO_Move_pointer>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d0c4      	beq.n	8001da6 <Decode_string_program_data+0xde>
 8001e1c:	e001      	b.n	8001e22 <Decode_string_program_data+0x15a>
                    return 1; // Output string buffer overflow
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e002      	b.n	8001e28 <Decode_string_program_data+0x160>
                {
                    //printf("Buffer end reached while decoding string\n");
                    return 2; // String not completed before buffer end
 8001e22:	2302      	movs	r3, #2
 8001e24:	e000      	b.n	8001e28 <Decode_string_program_data+0x160>
            }
        }
    }
    else
    {
        return 1; // Invalid string format
 8001e26:	2301      	movs	r3, #1
    }

    return 0;
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	200157fc 	.word	0x200157fc
 8001e34:	08008a68 	.word	0x08008a68

08001e38 <Decode_arbitrary_block_program_data>:

uint8_t Decode_arbitrary_block_program_data(uint8_t** ptr, uint8_t* output_string)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	77fb      	strb	r3, [r7, #31]
    if(**ptr != '#')
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b23      	cmp	r3, #35	@ 0x23
 8001e4e:	d001      	beq.n	8001e54 <Decode_arbitrary_block_program_data+0x1c>
    {
        return 1; // Invalid arbitrary block format
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0b0      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
    }
    (*ptr)++; // Move past the '#'
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	601a      	str	r2, [r3, #0]
    if(!Is_digit(**ptr))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 f8f6 	bl	8002056 <Is_digit>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	f083 0301 	eor.w	r3, r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <Decode_arbitrary_block_program_data+0x42>
    {
        return 1; // Invalid arbitrary block format
 8001e76:	2301      	movs	r3, #1
 8001e78:	e09d      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
    }
    if(**ptr == '0')
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b30      	cmp	r3, #48	@ 0x30
 8001e82:	d13c      	bne.n	8001efe <Decode_arbitrary_block_program_data+0xc6>
    {
        (*ptr)++; // Move past the '0'
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	601a      	str	r2, [r3, #0]
        while(**ptr != '\n')
 8001e8e:	e018      	b.n	8001ec2 <Decode_arbitrary_block_program_data+0x8a>
        {
            if(index < 255) // Prevent buffer overflow
 8001e90:	7ffb      	ldrb	r3, [r7, #31]
 8001e92:	2bff      	cmp	r3, #255	@ 0xff
 8001e94:	d00a      	beq.n	8001eac <Decode_arbitrary_block_program_data+0x74>
            {
                output_string[index++] = **ptr; // Copy character to output string
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	7ffb      	ldrb	r3, [r7, #31]
 8001e9c:	1c59      	adds	r1, r3, #1
 8001e9e:	77f9      	strb	r1, [r7, #31]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	440b      	add	r3, r1
 8001ea6:	7812      	ldrb	r2, [r2, #0]
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	e001      	b.n	8001eb0 <Decode_arbitrary_block_program_data+0x78>
            }
            else
            {
                return 1; // Output string buffer overflow
 8001eac:	2301      	movs	r3, #1
 8001eae:	e082      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
            }
            if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move to the next character
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	4843      	ldr	r0, [pc, #268]	@ (8001fc0 <Decode_arbitrary_block_program_data+0x188>)
 8001eb4:	f000 fa24 	bl	8002300 <Input_FIFO_Move_pointer>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <Decode_arbitrary_block_program_data+0x8a>
            {
                //printf("Buffer end reached while decoding arbitrary block\n");
                return 2; // String not completed before buffer end
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e079      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
        while(**ptr != '\n')
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b0a      	cmp	r3, #10
 8001eca:	d1e1      	bne.n	8001e90 <Decode_arbitrary_block_program_data+0x58>
            }
        }
        if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move past the newline character
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	483c      	ldr	r0, [pc, #240]	@ (8001fc0 <Decode_arbitrary_block_program_data+0x188>)
 8001ed0:	f000 fa16 	bl	8002300 <Input_FIFO_Move_pointer>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <Decode_arbitrary_block_program_data+0xa6>
            {
                //printf("Buffer end reached while decoding arbitrary block\n");
                return 2; // String not completed before buffer end
 8001eda:	2302      	movs	r3, #2
 8001edc:	e06b      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
            }
        if(**ptr == '\r')
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b0d      	cmp	r3, #13
 8001ee6:	d108      	bne.n	8001efa <Decode_arbitrary_block_program_data+0xc2>
        {
            if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move past the carriage return character
 8001ee8:	6879      	ldr	r1, [r7, #4]
 8001eea:	4835      	ldr	r0, [pc, #212]	@ (8001fc0 <Decode_arbitrary_block_program_data+0x188>)
 8001eec:	f000 fa08 	bl	8002300 <Input_FIFO_Move_pointer>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d05e      	beq.n	8001fb4 <Decode_arbitrary_block_program_data+0x17c>
            {
                //printf("Buffer end reached while decoding arbitrary block\n");
                return 2; // String not completed before buffer end
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	e05d      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
            } 
        }
        else
        {
            return 1; // Invalid arbitrary block format
 8001efa:	2301      	movs	r3, #1
 8001efc:	e05b      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
        }
    }
    else
    {
        uint8_t length_digits = **ptr - '0';
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	3b30      	subs	r3, #48	@ 0x30
 8001f06:	73fb      	strb	r3, [r7, #15]
        (*ptr)++; // Move past the length digit
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	601a      	str	r2, [r3, #0]
        uint32_t data_length = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
        for(uint8_t i = 0; i < length_digits; i++)
 8001f16:	2300      	movs	r3, #0
 8001f18:	75fb      	strb	r3, [r7, #23]
 8001f1a:	e021      	b.n	8001f60 <Decode_arbitrary_block_program_data+0x128>
        {
            if(!Is_digit(**ptr))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 f897 	bl	8002056 <Is_digit>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	f083 0301 	eor.w	r3, r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <Decode_arbitrary_block_program_data+0x100>
            {
                return 1; // Invalid arbitrary block format
 8001f34:	2301      	movs	r3, #1
 8001f36:	e03e      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
            }
            data_length = data_length *10 + (**ptr - '0');
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	461a      	mov	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3b30      	subs	r3, #48	@ 0x30
 8001f4e:	61bb      	str	r3, [r7, #24]
            (*ptr)++; // Move past the length digit
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	1c5a      	adds	r2, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i < length_digits; i++)
 8001f5a:	7dfb      	ldrb	r3, [r7, #23]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	75fb      	strb	r3, [r7, #23]
 8001f60:	7dfa      	ldrb	r2, [r7, #23]
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d3d9      	bcc.n	8001f1c <Decode_arbitrary_block_program_data+0xe4>
        }
        for(uint32_t i = 0; i < data_length; i++)
 8001f68:	2300      	movs	r3, #0
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	e01e      	b.n	8001fac <Decode_arbitrary_block_program_data+0x174>
        {
            if(index < 255) // Prevent buffer overflow
 8001f6e:	7ffb      	ldrb	r3, [r7, #31]
 8001f70:	2bff      	cmp	r3, #255	@ 0xff
 8001f72:	d011      	beq.n	8001f98 <Decode_arbitrary_block_program_data+0x160>
            {
                output_string[index++] = **ptr; // Copy character to output string
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	7ffb      	ldrb	r3, [r7, #31]
 8001f7a:	1c59      	adds	r1, r3, #1
 8001f7c:	77f9      	strb	r1, [r7, #31]
 8001f7e:	4619      	mov	r1, r3
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	440b      	add	r3, r1
 8001f84:	7812      	ldrb	r2, [r2, #0]
 8001f86:	701a      	strb	r2, [r3, #0]
            }
            else
            {
                return 1; // Output string buffer overflow
            }
            if (Input_FIFO_Move_pointer( &input_buffer, ptr ) != 0) // Move to the next character
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	480d      	ldr	r0, [pc, #52]	@ (8001fc0 <Decode_arbitrary_block_program_data+0x188>)
 8001f8c:	f000 f9b8 	bl	8002300 <Input_FIFO_Move_pointer>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d007      	beq.n	8001fa6 <Decode_arbitrary_block_program_data+0x16e>
 8001f96:	e001      	b.n	8001f9c <Decode_arbitrary_block_program_data+0x164>
                return 1; // Output string buffer overflow
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e00c      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
            {
                printf("Buffer end reached while decoding arbitrary block\n");
 8001f9c:	4809      	ldr	r0, [pc, #36]	@ (8001fc4 <Decode_arbitrary_block_program_data+0x18c>)
 8001f9e:	f004 fe15 	bl	8006bcc <puts>
                return 2; // String not completed before buffer end
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	e007      	b.n	8001fb6 <Decode_arbitrary_block_program_data+0x17e>
        for(uint32_t i = 0; i < data_length; i++)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d3dc      	bcc.n	8001f6e <Decode_arbitrary_block_program_data+0x136>
            }
        }
    }
    return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3720      	adds	r7, #32
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200157fc 	.word	0x200157fc
 8001fc4:	08008a94 	.word	0x08008a94

08001fc8 <Make_string_uppercase>:


// Utility Functions

void Make_string_uppercase(uint8_t* string)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
    while(*string)
 8001fd0:	e010      	b.n	8001ff4 <Make_string_uppercase+0x2c>
    {
        if((*string >= 'a') && (*string <= 'z'))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b60      	cmp	r3, #96	@ 0x60
 8001fd8:	d909      	bls.n	8001fee <Make_string_uppercase+0x26>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b7a      	cmp	r3, #122	@ 0x7a
 8001fe0:	d805      	bhi.n	8001fee <Make_string_uppercase+0x26>
        {
            *string = *string - ('a' - 'A');
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	3b20      	subs	r3, #32
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	701a      	strb	r2, [r3, #0]
        }
        string++;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	607b      	str	r3, [r7, #4]
    while(*string)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1ea      	bne.n	8001fd2 <Make_string_uppercase+0xa>
    }
}
 8001ffc:	bf00      	nop
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <Is_mnemonic_character>:

bool Is_mnemonic_character(uint8_t ptr)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	71fb      	strb	r3, [r7, #7]
    if(((ptr >= 'A') && (ptr <= 'Z')) || ((ptr >= 'a') && (ptr <= 'z')) || ((ptr >= '0') && (ptr <= '9')) || (ptr == '_') || (ptr == '?'))
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	2b40      	cmp	r3, #64	@ 0x40
 8002018:	d902      	bls.n	8002020 <Is_mnemonic_character+0x16>
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	2b5a      	cmp	r3, #90	@ 0x5a
 800201e:	d911      	bls.n	8002044 <Is_mnemonic_character+0x3a>
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	2b60      	cmp	r3, #96	@ 0x60
 8002024:	d902      	bls.n	800202c <Is_mnemonic_character+0x22>
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b7a      	cmp	r3, #122	@ 0x7a
 800202a:	d90b      	bls.n	8002044 <Is_mnemonic_character+0x3a>
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002030:	d902      	bls.n	8002038 <Is_mnemonic_character+0x2e>
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	2b39      	cmp	r3, #57	@ 0x39
 8002036:	d905      	bls.n	8002044 <Is_mnemonic_character+0x3a>
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	2b5f      	cmp	r3, #95	@ 0x5f
 800203c:	d002      	beq.n	8002044 <Is_mnemonic_character+0x3a>
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	2b3f      	cmp	r3, #63	@ 0x3f
 8002042:	d101      	bne.n	8002048 <Is_mnemonic_character+0x3e>
    {
        return true;
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <Is_mnemonic_character+0x40>
    }
    return false;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <Is_digit>:

bool Is_digit(uint8_t ptr)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
    if((ptr >= '0') && (ptr <= '9'))
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	2b2f      	cmp	r3, #47	@ 0x2f
 8002064:	d904      	bls.n	8002070 <Is_digit+0x1a>
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	2b39      	cmp	r3, #57	@ 0x39
 800206a:	d801      	bhi.n	8002070 <Is_digit+0x1a>
    {
        return true;
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <Is_digit+0x1c>
    }
    return false;
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <Step_thru_white_space>:

void Step_thru_white_space(uint8_t** ptr)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
    while(((**ptr >= 0x0) && (**ptr <= 0x09)) || ((**ptr >= 0x0B) && (**ptr <= 0x20)))
 8002086:	e004      	b.n	8002092 <Step_thru_white_space+0x14>
    {
        (*ptr)++;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	601a      	str	r2, [r3, #0]
    while(((**ptr >= 0x0) && (**ptr <= 0x09)) || ((**ptr >= 0x0B) && (**ptr <= 0x20)))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b09      	cmp	r3, #9
 800209a:	d9f5      	bls.n	8002088 <Step_thru_white_space+0xa>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b0a      	cmp	r3, #10
 80020a4:	d904      	bls.n	80020b0 <Step_thru_white_space+0x32>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b20      	cmp	r3, #32
 80020ae:	d9eb      	bls.n	8002088 <Step_thru_white_space+0xa>
    }
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <Is_white_space>:

bool Is_white_space(uint8_t** ptr)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    if((((**ptr) >= 0x0) && ((**ptr) <= 0x09)) || (((**ptr) >= 0x0B) && ((**ptr) <= 0x20)))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b09      	cmp	r3, #9
 80020cc:	d909      	bls.n	80020e2 <Is_white_space+0x26>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b0a      	cmp	r3, #10
 80020d6:	d906      	bls.n	80020e6 <Is_white_space+0x2a>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b20      	cmp	r3, #32
 80020e0:	d801      	bhi.n	80020e6 <Is_white_space+0x2a>
    {
        return true;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e000      	b.n	80020e8 <Is_white_space+0x2c>
    }
    return false;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <Is_program_mnemonic_separator>:


bool Is_program_mnemonic_separator(uint8_t** ptr)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
    if(**ptr == ':')
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b3a      	cmp	r3, #58	@ 0x3a
 8002104:	d101      	bne.n	800210a <Is_program_mnemonic_separator+0x16>
    {
        return true;
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <Is_program_mnemonic_separator+0x18>
    }
    return false;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <Step_thru_program_mnemonic_separator>:

void Step_thru_program_mnemonic_separator(uint8_t** ptr)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    (*ptr)++; // Move past the semicolon
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	601a      	str	r2, [r3, #0]
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <Step_thru_program_message_terminator>:

void Step_thru_program_message_terminator(uint8_t** ptr)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
    while((**ptr == '\n') || (**ptr == '\r'))
 800213e:	e004      	b.n	800214a <Step_thru_program_message_terminator+0x14>
    {
        (*ptr)++;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	1c5a      	adds	r2, r3, #1
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	601a      	str	r2, [r3, #0]
    while((**ptr == '\n') || (**ptr == '\r'))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b0a      	cmp	r3, #10
 8002152:	d0f5      	beq.n	8002140 <Step_thru_program_message_terminator+0xa>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b0d      	cmp	r3, #13
 800215c:	d0f0      	beq.n	8002140 <Step_thru_program_message_terminator+0xa>
    }
}
 800215e:	bf00      	nop
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <Is_program_message_terminator>:


bool Is_program_message_terminator(uint8_t** ptr)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
    if((**ptr == '\n') || (**ptr == '\r'))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b0a      	cmp	r3, #10
 800217c:	d004      	beq.n	8002188 <Is_program_message_terminator+0x1c>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b0d      	cmp	r3, #13
 8002186:	d101      	bne.n	800218c <Is_program_message_terminator+0x20>
    {
        return true;
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <Is_program_message_terminator+0x22>
    }
    return false;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <Is_program_header_separator>:

bool Is_program_header_separator(uint8_t** ptr)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b082      	sub	sp, #8
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
    return Is_white_space(ptr);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff8a 	bl	80020bc <Is_white_space>
 80021a8:	4603      	mov	r3, r0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <Step_thru_program_header_separator>:

void Step_thru_program_header_separator(uint8_t** ptr)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
    Step_thru_white_space(ptr);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ff5f 	bl	800207e <Step_thru_white_space>
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <Is_program_data_separator>:

bool Is_program_data_separator(uint8_t** ptr)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
    if(**ptr == ',')
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b2c      	cmp	r3, #44	@ 0x2c
 80021d8:	d101      	bne.n	80021de <Is_program_data_separator+0x16>
    {
        return true;
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <Is_program_data_separator+0x18>
    }
    return false;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <Step_thru_program_data_separator>:

void Step_thru_program_data_separator(uint8_t** ptr)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
    (*ptr)++; // Move past the comma
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	601a      	str	r2, [r3, #0]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <Is_program_message_unit_separator>:

bool Is_program_message_unit_separator(uint8_t** ptr)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
    if(**ptr == ';')
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b3b      	cmp	r3, #59	@ 0x3b
 800221a:	d101      	bne.n	8002220 <Is_program_message_unit_separator+0x16>
    {
        return true;
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <Is_program_message_unit_separator+0x18>
    }
    return false;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <Step_thru_program_message_unit_separator>:

void Step_thru_program_message_unit_separator(uint8_t** ptr)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
    (*ptr)++; // Move past the semicolon
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	1c5a      	adds	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	601a      	str	r2, [r3, #0]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <Input_FIFO_Init>:

// FIFO Functions

void Input_FIFO_Init( struct Input_FIFO *FIFO)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	FIFO->Write_P = FIFO->Data;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f103 0210 	add.w	r2, r3, #16
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	605a      	str	r2, [r3, #4]
	FIFO->Read_P = FIFO->Data;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f103 0210 	add.w	r2, r3, #16
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	601a      	str	r2, [r3, #0]
	FIFO->Empty = true;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	725a      	strb	r2, [r3, #9]
	FIFO->Full = false;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	721a      	strb	r2, [r3, #8]
	FIFO->Lenght = Input_buffer_Size;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800227a:	60da      	str	r2, [r3, #12]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <Input_FIFO_Write>:

uint8_t Input_FIFO_Write( struct Input_FIFO *FIFO, uint8_t *Data )
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
	if(!FIFO->Full)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	7a1b      	ldrb	r3, [r3, #8]
 8002296:	f083 0301 	eor.w	r3, r3, #1
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	d028      	beq.n	80022f2 <Input_FIFO_Write+0x6a>
	{
		*FIFO->Write_P = *Data;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	7812      	ldrb	r2, [r2, #0]
 80022a8:	701a      	strb	r2, [r3, #0]
		if(FIFO->Write_P<( FIFO->Data+FIFO->Lenght-1))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f103 0110 	add.w	r1, r3, #16
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	440b      	add	r3, r1
 80022bc:	429a      	cmp	r2, r3
 80022be:	d205      	bcs.n	80022cc <Input_FIFO_Write+0x44>
		{
			FIFO->Write_P++;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	e004      	b.n	80022d6 <Input_FIFO_Write+0x4e>
		}
		else
		{
			FIFO->Write_P = FIFO->Data;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f103 0210 	add.w	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	605a      	str	r2, [r3, #4]
		}
		FIFO->Empty = false;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	725a      	strb	r2, [r3, #9]
		if(FIFO->Write_P == FIFO->Read_P)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d102      	bne.n	80022ee <Input_FIFO_Write+0x66>
		{
			FIFO->Full = true;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	721a      	strb	r2, [r3, #8]
		}
		return 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	e000      	b.n	80022f4 <Input_FIFO_Write+0x6c>
	}
	return 1;
 80022f2:	2301      	movs	r3, #1
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <Input_FIFO_Move_pointer>:
	}
	return 1;
}

uint8_t Input_FIFO_Move_pointer( struct Input_FIFO *FIFO, uint8_t **ptr )
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
	if((*ptr != FIFO->Write_P) && (*ptr != read_input_buffer_until-1))
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	429a      	cmp	r2, r3
 8002314:	d01e      	beq.n	8002354 <Input_FIFO_Move_pointer+0x54>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <Input_FIFO_Move_pointer+0x64>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	3b01      	subs	r3, #1
 8002320:	429a      	cmp	r2, r3
 8002322:	d017      	beq.n	8002354 <Input_FIFO_Move_pointer+0x54>
	{
		if(*ptr<(FIFO->Data+FIFO->Lenght-1))
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f103 0110 	add.w	r1, r3, #16
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	3b01      	subs	r3, #1
 8002334:	440b      	add	r3, r1
 8002336:	429a      	cmp	r2, r3
 8002338:	d205      	bcs.n	8002346 <Input_FIFO_Move_pointer+0x46>
		{
			(*ptr)++;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	e004      	b.n	8002350 <Input_FIFO_Move_pointer+0x50>
		}
		else
		{
			*ptr = FIFO->Data;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f103 0210 	add.w	r2, r3, #16
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	601a      	str	r2, [r3, #0]
		}
		return 0;
 8002350:	2300      	movs	r3, #0
 8002352:	e000      	b.n	8002356 <Input_FIFO_Move_pointer+0x56>
	}
	return 1;
 8002354:	2301      	movs	r3, #1
}
 8002356:	4618      	mov	r0, r3
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	20015c60 	.word	0x20015c60

08002368 <Output_FIFO_Init>:

void Output_FIFO_Init( struct Output_FIFO *FIFO)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
	FIFO->Write_P = FIFO->Data;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f103 0210 	add.w	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	605a      	str	r2, [r3, #4]
	FIFO->Read_P = FIFO->Data;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f103 0210 	add.w	r2, r3, #16
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	601a      	str	r2, [r3, #0]
	FIFO->Empty = true;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	725a      	strb	r2, [r3, #9]
	FIFO->Full = false;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	721a      	strb	r2, [r3, #8]
	FIFO->Lenght = Output_buffer_Size;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002396:	60da      	str	r2, [r3, #12]
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <Program_Message_Terminator_FIFO_Init>:
	}
	return 1;
}

void Program_Message_Terminator_FIFO_Init( struct program_message_terminator_FIFO *FIFO)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
    FIFO->Write_P = (uint8_t**)&FIFO->Data[0];
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f103 0210 	add.w	r2, r3, #16
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	605a      	str	r2, [r3, #4]
    FIFO->Read_P = (uint8_t**)&FIFO->Data[0];
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f103 0210 	add.w	r2, r3, #16
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	601a      	str	r2, [r3, #0]
    FIFO->Empty = true;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	725a      	strb	r2, [r3, #9]
    FIFO->Full = false;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	721a      	strb	r2, [r3, #8]
    FIFO->Lenght = 32;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2220      	movs	r2, #32
 80023d0:	60da      	str	r2, [r3, #12]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <Program_Message_Terminator_FIFO_Write>:

uint8_t Program_Message_Terminator_FIFO_Write( struct program_message_terminator_FIFO *FIFO, uint8_t **Data )
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	6039      	str	r1, [r7, #0]
    if(!FIFO->Full)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7a1b      	ldrb	r3, [r3, #8]
 80023ec:	f083 0301 	eor.w	r3, r3, #1
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d028      	beq.n	8002448 <Program_Message_Terminator_FIFO_Write+0x6a>
    {
        *(FIFO->Write_P) = *Data;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	601a      	str	r2, [r3, #0]
        if(FIFO->Write_P < (uint8_t**)&FIFO->Data[FIFO->Lenght - 1])
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	3b01      	subs	r3, #1
 800240a:	3304      	adds	r3, #4
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	440b      	add	r3, r1
 8002412:	429a      	cmp	r2, r3
 8002414:	d205      	bcs.n	8002422 <Program_Message_Terminator_FIFO_Write+0x44>
        {
            FIFO->Write_P++;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	1d1a      	adds	r2, r3, #4
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	e004      	b.n	800242c <Program_Message_Terminator_FIFO_Write+0x4e>
        }
        else
        {
            FIFO->Write_P = (uint8_t**)&FIFO->Data[0];
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f103 0210 	add.w	r2, r3, #16
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	605a      	str	r2, [r3, #4]
        }
        FIFO->Empty = false;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	725a      	strb	r2, [r3, #9]
        if(FIFO->Write_P == FIFO->Read_P)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	429a      	cmp	r2, r3
 800243c:	d102      	bne.n	8002444 <Program_Message_Terminator_FIFO_Write+0x66>
        {
            FIFO->Full = true;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	721a      	strb	r2, [r3, #8]
        }
        return 0;
 8002444:	2300      	movs	r3, #0
 8002446:	e000      	b.n	800244a <Program_Message_Terminator_FIFO_Write+0x6c>
    }
    return 1;
 8002448:	2301      	movs	r3, #1
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <Program_Message_Terminator_FIFO_Read>:

uint8_t Program_Message_Terminator_FIFO_Read( struct program_message_terminator_FIFO *FIFO, uint8_t **Data )
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	6039      	str	r1, [r7, #0]
    if(!FIFO->Empty)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	7a5b      	ldrb	r3, [r3, #9]
 8002464:	f083 0301 	eor.w	r3, r3, #1
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d028      	beq.n	80024c0 <Program_Message_Terminator_FIFO_Read+0x6a>
    {
        *Data = *(FIFO->Read_P);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	601a      	str	r2, [r3, #0]
        if(FIFO->Read_P < (uint8_t**)&FIFO->Data[FIFO->Lenght - 1])
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	3b01      	subs	r3, #1
 8002482:	3304      	adds	r3, #4
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	440b      	add	r3, r1
 800248a:	429a      	cmp	r2, r3
 800248c:	d205      	bcs.n	800249a <Program_Message_Terminator_FIFO_Read+0x44>
        {
            FIFO->Read_P++;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	1d1a      	adds	r2, r3, #4
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	e004      	b.n	80024a4 <Program_Message_Terminator_FIFO_Read+0x4e>
        }
        else
        {
            FIFO->Read_P = (uint8_t**)&FIFO->Data[0];
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f103 0210 	add.w	r2, r3, #16
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	601a      	str	r2, [r3, #0]
        }
        FIFO->Full = false;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	721a      	strb	r2, [r3, #8]
        if(FIFO->Write_P == FIFO->Read_P)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d102      	bne.n	80024bc <Program_Message_Terminator_FIFO_Read+0x66>
        {
            FIFO->Empty = true;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	725a      	strb	r2, [r3, #9]
        }
        return 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	e000      	b.n	80024c2 <Program_Message_Terminator_FIFO_Read+0x6c>
    }
    return 1;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
	...

080024d0 <PET_4882_function_init>:
#include "main.h"

extern UART_HandleTypeDef huart3;

void PET_4882_function_init()
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
	strcpy(root_mnemonic.mnemonic_name, "ROOT");
 80024d4:	4b45      	ldr	r3, [pc, #276]	@ (80025ec <PET_4882_function_init+0x11c>)
 80024d6:	4a46      	ldr	r2, [pc, #280]	@ (80025f0 <PET_4882_function_init+0x120>)
 80024d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024dc:	6018      	str	r0, [r3, #0]
 80024de:	3304      	adds	r3, #4
 80024e0:	7019      	strb	r1, [r3, #0]
	root_mnemonic.parent = 0;
 80024e2:	4b42      	ldr	r3, [pc, #264]	@ (80025ec <PET_4882_function_init+0x11c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	611a      	str	r2, [r3, #16]
	memset(root_mnemonic.data_types, NON, 10);
 80024e8:	220a      	movs	r2, #10
 80024ea:	2100      	movs	r1, #0
 80024ec:	4841      	ldr	r0, [pc, #260]	@ (80025f4 <PET_4882_function_init+0x124>)
 80024ee:	f004 fc83 	bl	8006df8 <memset>
	root_mnemonic.function = 0;
 80024f2:	4b3e      	ldr	r3, [pc, #248]	@ (80025ec <PET_4882_function_init+0x11c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	621a      	str	r2, [r3, #32]
	root_mnemonic.is_end_mnemonic = false;
 80024f8:	4b3c      	ldr	r3, [pc, #240]	@ (80025ec <PET_4882_function_init+0x11c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	strcpy(IDN_mnemonic.mnemonic_name, "IDN?");
 8002500:	4b3d      	ldr	r3, [pc, #244]	@ (80025f8 <PET_4882_function_init+0x128>)
 8002502:	4a3e      	ldr	r2, [pc, #248]	@ (80025fc <PET_4882_function_init+0x12c>)
 8002504:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002508:	6018      	str	r0, [r3, #0]
 800250a:	3304      	adds	r3, #4
 800250c:	7019      	strb	r1, [r3, #0]
	IDN_mnemonic.parent = &root_mnemonic;
 800250e:	4b3a      	ldr	r3, [pc, #232]	@ (80025f8 <PET_4882_function_init+0x128>)
 8002510:	4a36      	ldr	r2, [pc, #216]	@ (80025ec <PET_4882_function_init+0x11c>)
 8002512:	611a      	str	r2, [r3, #16]
	memset(IDN_mnemonic.data_types, NON, 10);
 8002514:	220a      	movs	r2, #10
 8002516:	2100      	movs	r1, #0
 8002518:	4839      	ldr	r0, [pc, #228]	@ (8002600 <PET_4882_function_init+0x130>)
 800251a:	f004 fc6d 	bl	8006df8 <memset>
	IDN_mnemonic.function = &PET_4882_IDN_query;
 800251e:	4b36      	ldr	r3, [pc, #216]	@ (80025f8 <PET_4882_function_init+0x128>)
 8002520:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <PET_4882_function_init+0x134>)
 8002522:	621a      	str	r2, [r3, #32]
	IDN_mnemonic.is_end_mnemonic = true;
 8002524:	4b34      	ldr	r3, [pc, #208]	@ (80025f8 <PET_4882_function_init+0x128>)
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	strcpy(RST_mnemonic.mnemonic_name, "RST");
 800252c:	4b36      	ldr	r3, [pc, #216]	@ (8002608 <PET_4882_function_init+0x138>)
 800252e:	4a37      	ldr	r2, [pc, #220]	@ (800260c <PET_4882_function_init+0x13c>)
 8002530:	601a      	str	r2, [r3, #0]
	RST_mnemonic.parent = &root_mnemonic;
 8002532:	4b35      	ldr	r3, [pc, #212]	@ (8002608 <PET_4882_function_init+0x138>)
 8002534:	4a2d      	ldr	r2, [pc, #180]	@ (80025ec <PET_4882_function_init+0x11c>)
 8002536:	611a      	str	r2, [r3, #16]
	memset(IDN_mnemonic.data_types, NON, 10);
 8002538:	220a      	movs	r2, #10
 800253a:	2100      	movs	r1, #0
 800253c:	4830      	ldr	r0, [pc, #192]	@ (8002600 <PET_4882_function_init+0x130>)
 800253e:	f004 fc5b 	bl	8006df8 <memset>
	RST_mnemonic.function = &PET_4882_RST_command;
 8002542:	4b31      	ldr	r3, [pc, #196]	@ (8002608 <PET_4882_function_init+0x138>)
 8002544:	4a32      	ldr	r2, [pc, #200]	@ (8002610 <PET_4882_function_init+0x140>)
 8002546:	621a      	str	r2, [r3, #32]
	RST_mnemonic.is_end_mnemonic = true;
 8002548:	4b2f      	ldr	r3, [pc, #188]	@ (8002608 <PET_4882_function_init+0x138>)
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	strcpy(SYSTem_mnemonic.mnemonic_name, "SYSTem");
 8002550:	4b30      	ldr	r3, [pc, #192]	@ (8002614 <PET_4882_function_init+0x144>)
 8002552:	4a31      	ldr	r2, [pc, #196]	@ (8002618 <PET_4882_function_init+0x148>)
 8002554:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002558:	6018      	str	r0, [r3, #0]
 800255a:	3304      	adds	r3, #4
 800255c:	8019      	strh	r1, [r3, #0]
 800255e:	3302      	adds	r3, #2
 8002560:	0c0a      	lsrs	r2, r1, #16
 8002562:	701a      	strb	r2, [r3, #0]
	SYSTem_mnemonic.parent = &root_mnemonic;
 8002564:	4b2b      	ldr	r3, [pc, #172]	@ (8002614 <PET_4882_function_init+0x144>)
 8002566:	4a21      	ldr	r2, [pc, #132]	@ (80025ec <PET_4882_function_init+0x11c>)
 8002568:	611a      	str	r2, [r3, #16]
	memset(SYSTem_mnemonic.data_types, NON, 10);
 800256a:	220a      	movs	r2, #10
 800256c:	2100      	movs	r1, #0
 800256e:	482b      	ldr	r0, [pc, #172]	@ (800261c <PET_4882_function_init+0x14c>)
 8002570:	f004 fc42 	bl	8006df8 <memset>
	SYSTem_mnemonic.function = 0;
 8002574:	4b27      	ldr	r3, [pc, #156]	@ (8002614 <PET_4882_function_init+0x144>)
 8002576:	2200      	movs	r2, #0
 8002578:	621a      	str	r2, [r3, #32]
	SYSTem_mnemonic.is_end_mnemonic = false;
 800257a:	4b26      	ldr	r3, [pc, #152]	@ (8002614 <PET_4882_function_init+0x144>)
 800257c:	2200      	movs	r2, #0
 800257e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	strcpy(SYSTem_Ld_mnemonic.mnemonic_name, "Ld");
 8002582:	4b27      	ldr	r3, [pc, #156]	@ (8002620 <PET_4882_function_init+0x150>)
 8002584:	4a27      	ldr	r2, [pc, #156]	@ (8002624 <PET_4882_function_init+0x154>)
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	4611      	mov	r1, r2
 800258a:	8019      	strh	r1, [r3, #0]
 800258c:	3302      	adds	r3, #2
 800258e:	0c12      	lsrs	r2, r2, #16
 8002590:	701a      	strb	r2, [r3, #0]
	SYSTem_Ld_mnemonic.parent = &SYSTem_mnemonic;
 8002592:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <PET_4882_function_init+0x150>)
 8002594:	4a1f      	ldr	r2, [pc, #124]	@ (8002614 <PET_4882_function_init+0x144>)
 8002596:	611a      	str	r2, [r3, #16]
	memset(SYSTem_Ld_mnemonic.data_types, NON, 10);
 8002598:	220a      	movs	r2, #10
 800259a:	2100      	movs	r1, #0
 800259c:	4822      	ldr	r0, [pc, #136]	@ (8002628 <PET_4882_function_init+0x158>)
 800259e:	f004 fc2b 	bl	8006df8 <memset>
	SYSTem_Ld_mnemonic.data_types[0] = CHARACTER_PROGRAM_DATA;
 80025a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002620 <PET_4882_function_init+0x150>)
 80025a4:	2201      	movs	r2, #1
 80025a6:	751a      	strb	r2, [r3, #20]
	SYSTem_Ld_mnemonic.data_types[1] = CHARACTER_PROGRAM_DATA;
 80025a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002620 <PET_4882_function_init+0x150>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	755a      	strb	r2, [r3, #21]
	SYSTem_Ld_mnemonic.function = &PET_4882_SYSTem_Ld;
 80025ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <PET_4882_function_init+0x150>)
 80025b0:	4a1e      	ldr	r2, [pc, #120]	@ (800262c <PET_4882_function_init+0x15c>)
 80025b2:	621a      	str	r2, [r3, #32]
	SYSTem_Ld_mnemonic.is_end_mnemonic = true;
 80025b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <PET_4882_function_init+0x150>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	common_command_mnemonics[0] = &IDN_mnemonic;
 80025bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002630 <PET_4882_function_init+0x160>)
 80025be:	4a0e      	ldr	r2, [pc, #56]	@ (80025f8 <PET_4882_function_init+0x128>)
 80025c0:	601a      	str	r2, [r3, #0]
	common_command_mnemonics[1] = &RST_mnemonic;
 80025c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <PET_4882_function_init+0x160>)
 80025c4:	4a10      	ldr	r2, [pc, #64]	@ (8002608 <PET_4882_function_init+0x138>)
 80025c6:	605a      	str	r2, [r3, #4]
	common_command_mnemonics[2] = 0;
 80025c8:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <PET_4882_function_init+0x160>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	609a      	str	r2, [r3, #8]

	simple_command_mnemonics[0] = 0;
 80025ce:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <PET_4882_function_init+0x164>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

	compound_command_mnemonics[0] = &SYSTem_mnemonic;
 80025d4:	4b18      	ldr	r3, [pc, #96]	@ (8002638 <PET_4882_function_init+0x168>)
 80025d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002614 <PET_4882_function_init+0x144>)
 80025d8:	601a      	str	r2, [r3, #0]
	compound_command_mnemonics[1] = &SYSTem_Ld_mnemonic;
 80025da:	4b17      	ldr	r3, [pc, #92]	@ (8002638 <PET_4882_function_init+0x168>)
 80025dc:	4a10      	ldr	r2, [pc, #64]	@ (8002620 <PET_4882_function_init+0x150>)
 80025de:	605a      	str	r2, [r3, #4]
	compound_command_mnemonics[2] = 0;
 80025e0:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <PET_4882_function_init+0x168>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20015c64 	.word	0x20015c64
 80025f0:	08008ac8 	.word	0x08008ac8
 80025f4:	20015c78 	.word	0x20015c78
 80025f8:	2000036c 	.word	0x2000036c
 80025fc:	08008ad0 	.word	0x08008ad0
 8002600:	20000380 	.word	0x20000380
 8002604:	0800263d 	.word	0x0800263d
 8002608:	2000031c 	.word	0x2000031c
 800260c:	00545352 	.word	0x00545352
 8002610:	0800268d 	.word	0x0800268d
 8002614:	20000344 	.word	0x20000344
 8002618:	08008ad8 	.word	0x08008ad8
 800261c:	20000358 	.word	0x20000358
 8002620:	200153c4 	.word	0x200153c4
 8002624:	08008ae0 	.word	0x08008ae0
 8002628:	200153d8 	.word	0x200153d8
 800262c:	080026a9 	.word	0x080026a9
 8002630:	20015c0c 	.word	0x20015c0c
 8002634:	20018524 	.word	0x20018524
 8002638:	20015c38 	.word	0x20015c38

0800263c <PET_4882_IDN_query>:



// Common Commands
uint8_t PET_4882_IDN_query(union data_union *var_1, union data_union *var_2, union data_union *var_3, union data_union *var_4, union data_union *var_5)
{
 800263c:	b5b0      	push	{r4, r5, r7, lr}
 800263e:	b08e      	sub	sp, #56	@ 0x38
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	603b      	str	r3, [r7, #0]
    uint8_t response[] = "MyInstrument,Model1234,Serial0001,1.0\n";
 800264a:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <PET_4882_IDN_query+0x48>)
 800264c:	f107 0410 	add.w	r4, r7, #16
 8002650:	461d      	mov	r5, r3
 8002652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800265a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800265e:	6020      	str	r0, [r4, #0]
 8002660:	3404      	adds	r4, #4
 8002662:	8021      	strh	r1, [r4, #0]
 8002664:	3402      	adds	r4, #2
 8002666:	0c0b      	lsrs	r3, r1, #16
 8002668:	7023      	strb	r3, [r4, #0]
    //PET_4882_Send_response(response);
    HAL_UART_Transmit(&huart3, response, 40, 1000);
 800266a:	f107 0110 	add.w	r1, r7, #16
 800266e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002672:	2228      	movs	r2, #40	@ 0x28
 8002674:	4804      	ldr	r0, [pc, #16]	@ (8002688 <PET_4882_IDN_query+0x4c>)
 8002676:	f003 f91b 	bl	80058b0 <HAL_UART_Transmit>
    //printf("PET_4882_IDN_query\n");
    return 0;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3738      	adds	r7, #56	@ 0x38
 8002680:	46bd      	mov	sp, r7
 8002682:	bdb0      	pop	{r4, r5, r7, pc}
 8002684:	08008ae4 	.word	0x08008ae4
 8002688:	2001854c 	.word	0x2001854c

0800268c <PET_4882_RST_command>:

uint8_t PET_4882_RST_command(union data_union *var_1, union data_union *var_2, union data_union *var_3, union data_union *var_4, union data_union *var_5)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
 8002698:	603b      	str	r3, [r7, #0]
    //PET_4882_Init();
    //printf("PET_4882_RST_command\n");
    return 0;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <PET_4882_SYSTem_Ld>:


//Compound Commands

uint8_t PET_4882_SYSTem_Ld(union data_union *var_1, union data_union *var_2, union data_union *var_3, union data_union *var_4, union data_union *var_5)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
 80026b4:	603b      	str	r3, [r7, #0]
    //uint8_t response[] = "Firmware Version 1.0\n";
    //PET_4882_Send_response(response);
    //uint8_t message[256];
    //sprintf((char*)message, "ET_4882_SYSTem_NUMber_query %f\n", var_1->f);
    //printf("%s", message);
	if(var_1->i == '1')
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b31      	cmp	r3, #49	@ 0x31
 80026bc:	d111      	bne.n	80026e2 <PET_4882_SYSTem_Ld+0x3a>
	{
		if(var_2->i == '0')
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b30      	cmp	r3, #48	@ 0x30
 80026c4:	d104      	bne.n	80026d0 <PET_4882_SYSTem_Ld+0x28>
		{
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2101      	movs	r1, #1
 80026ca:	481f      	ldr	r0, [pc, #124]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 80026cc:	f001 fd50 	bl	8004170 <HAL_GPIO_WritePin>
		}
		if(var_2->i == '1')
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b31      	cmp	r3, #49	@ 0x31
 80026d6:	d104      	bne.n	80026e2 <PET_4882_SYSTem_Ld+0x3a>
		{
			HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 1);
 80026d8:	2201      	movs	r2, #1
 80026da:	2101      	movs	r1, #1
 80026dc:	481a      	ldr	r0, [pc, #104]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 80026de:	f001 fd47 	bl	8004170 <HAL_GPIO_WritePin>
		}
	}
	if(var_1->i == '2')
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2b32      	cmp	r3, #50	@ 0x32
 80026e8:	d111      	bne.n	800270e <PET_4882_SYSTem_Ld+0x66>
		{
			if(var_2->i == '0')
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2b30      	cmp	r3, #48	@ 0x30
 80026f0:	d104      	bne.n	80026fc <PET_4882_SYSTem_Ld+0x54>
			{
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2180      	movs	r1, #128	@ 0x80
 80026f6:	4814      	ldr	r0, [pc, #80]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 80026f8:	f001 fd3a 	bl	8004170 <HAL_GPIO_WritePin>
			}
			if(var_2->i == '1')
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b31      	cmp	r3, #49	@ 0x31
 8002702:	d104      	bne.n	800270e <PET_4882_SYSTem_Ld+0x66>
			{
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8002704:	2201      	movs	r2, #1
 8002706:	2180      	movs	r1, #128	@ 0x80
 8002708:	480f      	ldr	r0, [pc, #60]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 800270a:	f001 fd31 	bl	8004170 <HAL_GPIO_WritePin>
			}
		}
	if(var_1->i == '3')
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2b33      	cmp	r3, #51	@ 0x33
 8002714:	d113      	bne.n	800273e <PET_4882_SYSTem_Ld+0x96>
		{
			if(var_2->i == '0')
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b30      	cmp	r3, #48	@ 0x30
 800271c:	d105      	bne.n	800272a <PET_4882_SYSTem_Ld+0x82>
			{
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800271e:	2200      	movs	r2, #0
 8002720:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002724:	4808      	ldr	r0, [pc, #32]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 8002726:	f001 fd23 	bl	8004170 <HAL_GPIO_WritePin>
			}
			if(var_2->i == '1')
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b31      	cmp	r3, #49	@ 0x31
 8002730:	d105      	bne.n	800273e <PET_4882_SYSTem_Ld+0x96>
			{
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002732:	2201      	movs	r2, #1
 8002734:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002738:	4803      	ldr	r0, [pc, #12]	@ (8002748 <PET_4882_SYSTem_Ld+0xa0>)
 800273a:	f001 fd19 	bl	8004170 <HAL_GPIO_WritePin>
		}




    return 0;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40020400 	.word	0x40020400

0800274c <Error_Event>:
    Init_Error_led();
}


uint8_t Error_Event( struct Error_FIFO *FIFO, uint8_t* description)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b098      	sub	sp, #96	@ 0x60
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
    struct Error_Structure new_error;

	//printf(description);
    HAL_UART_Transmit(&huart3, description, 40, 1000);
 8002756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800275a:	2228      	movs	r2, #40	@ 0x28
 800275c:	6839      	ldr	r1, [r7, #0]
 800275e:	4819      	ldr	r0, [pc, #100]	@ (80027c4 <Error_Event+0x78>)
 8002760:	f003 f8a6 	bl	80058b0 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, "\n\r", 2, 1000);
 8002764:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002768:	2202      	movs	r2, #2
 800276a:	4917      	ldr	r1, [pc, #92]	@ (80027c8 <Error_Event+0x7c>)
 800276c:	4815      	ldr	r0, [pc, #84]	@ (80027c4 <Error_Event+0x78>)
 800276e:	f003 f89f 	bl	80058b0 <HAL_UART_Transmit>
    // Get current timestamp
    snprintf((char*)new_error.Timestamp, sizeof(new_error.Timestamp), "2024-01-01 12:00:00"); // Placeholder timestamp
 8002772:	f107 030c 	add.w	r3, r7, #12
 8002776:	4a15      	ldr	r2, [pc, #84]	@ (80027cc <Error_Event+0x80>)
 8002778:	211b      	movs	r1, #27
 800277a:	4618      	mov	r0, r3
 800277c:	f004 fa2e 	bl	8006bdc <sniprintf>
    new_error.Err_num = Error_num++;
 8002780:	4b13      	ldr	r3, [pc, #76]	@ (80027d0 <Error_Event+0x84>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	4912      	ldr	r1, [pc, #72]	@ (80027d0 <Error_Event+0x84>)
 8002788:	600a      	str	r2, [r1, #0]
 800278a:	62bb      	str	r3, [r7, #40]	@ 0x28
    strncpy((char*)new_error.Err_description, (char*)description, max_description_len - 1);
 800278c:	f107 030c 	add.w	r3, r7, #12
 8002790:	3320      	adds	r3, #32
 8002792:	2231      	movs	r2, #49	@ 0x31
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f004 fb36 	bl	8006e08 <strncpy>
    new_error.Err_description[max_description_len - 1] = '\0'; // Ensure null-termination
 800279c:	2300      	movs	r3, #0
 800279e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    if (Error_FIFO_Write(FIFO, &new_error) != 0) {
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4619      	mov	r1, r3
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f831 	bl	8002810 <Error_FIFO_Write>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <Error_Event+0x6c>
        // Handle FIFO full error
        return 1;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <Error_Event+0x6e>
    }
    return 0;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3760      	adds	r7, #96	@ 0x60
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	2001854c 	.word	0x2001854c
 80027c8:	08008b0c 	.word	0x08008b0c
 80027cc:	08008b10 	.word	0x08008b10
 80027d0:	20015d1c 	.word	0x20015d1c

080027d4 <Error_FIFO_Init>:
}



void Error_FIFO_Init(struct Error_FIFO *FIFO)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	FIFO->Write_P = FIFO->Data;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f103 0210 	add.w	r2, r3, #16
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	605a      	str	r2, [r3, #4]
	FIFO->Read_P = FIFO->Data;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f103 0210 	add.w	r2, r3, #16
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	601a      	str	r2, [r3, #0]
	FIFO->Empty = true;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	725a      	strb	r2, [r3, #9]
	FIFO->Full = false;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	721a      	strb	r2, [r3, #8]
	FIFO->Lenght = ERROR_FIFO_Size;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002802:	60da      	str	r2, [r3, #12]
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <Error_FIFO_Write>:

uint8_t Error_FIFO_Write( struct Error_FIFO *FIFO, struct Error_Structure* struct_pointer )
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
	if(!FIFO->Full)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	7a1b      	ldrb	r3, [r3, #8]
 800281e:	f083 0301 	eor.w	r3, r3, #1
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02d      	beq.n	8002884 <Error_FIFO_Write+0x74>
	{
		Error_copy(FIFO->Write_P, struct_pointer);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	6839      	ldr	r1, [r7, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f000 f82d 	bl	800288e <Error_copy>
		if(FIFO->Write_P<( FIFO->Data+FIFO->Lenght-1))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f103 0110 	add.w	r1, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	2054      	movs	r0, #84	@ 0x54
 8002844:	fb00 f303 	mul.w	r3, r0, r3
 8002848:	3b54      	subs	r3, #84	@ 0x54
 800284a:	440b      	add	r3, r1
 800284c:	429a      	cmp	r2, r3
 800284e:	d206      	bcs.n	800285e <Error_FIFO_Write+0x4e>
		{
			FIFO->Write_P++;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	605a      	str	r2, [r3, #4]
 800285c:	e004      	b.n	8002868 <Error_FIFO_Write+0x58>
		}
		else
		{
			FIFO->Write_P = FIFO->Data;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f103 0210 	add.w	r2, r3, #16
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	605a      	str	r2, [r3, #4]
		}
		FIFO->Empty = false;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	725a      	strb	r2, [r3, #9]
		if(FIFO->Write_P == FIFO->Read_P)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d102      	bne.n	8002880 <Error_FIFO_Write+0x70>
		{
			FIFO->Full = true;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	721a      	strb	r2, [r3, #8]
		}
		return 0;
 8002880:	2300      	movs	r3, #0
 8002882:	e000      	b.n	8002886 <Error_FIFO_Write+0x76>
	}
	return 1;
 8002884:	2301      	movs	r3, #1
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <Error_copy>:
	}
	return 1;
}

void Error_copy(struct Error_Structure* dest, struct Error_Structure* src)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
    memcpy(&(dest->Timestamp), &(src->Timestamp), sizeof(src->Timestamp));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6839      	ldr	r1, [r7, #0]
 800289c:	221b      	movs	r2, #27
 800289e:	4618      	mov	r0, r3
 80028a0:	f004 fb41 	bl	8006f26 <memcpy>
    dest->Err_num = src->Err_num;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	69da      	ldr	r2, [r3, #28]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	61da      	str	r2, [r3, #28]
    memcpy(dest->Err_description, src->Err_description, sizeof(src->Err_description));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f103 0020 	add.w	r0, r3, #32
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	3320      	adds	r3, #32
 80028b6:	2232      	movs	r2, #50	@ 0x32
 80028b8:	4619      	mov	r1, r3
 80028ba:	f004 fb34 	bl	8006f26 <memcpy>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
	...

080028c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80028ce:	f000 fa21 	bl	8002d14 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028d2:	f000 fd74 	bl	80033be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028d6:	f000 f827 	bl	8002928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028da:	f000 f979 	bl	8002bd0 <MX_GPIO_Init>
  MX_ETH_Init();
 80028de:	f000 f88b 	bl	80029f8 <MX_ETH_Init>
  MX_I2C1_Init();
 80028e2:	f000 f8d7 	bl	8002a94 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80028e6:	f000 f915 	bl	8002b14 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80028ea:	f000 f943 	bl	8002b74 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  PET_4882_Init();
 80028ee:	f7fe fb41 	bl	8000f74 <PET_4882_Init>
  Error_FIFO_Init(&Error_FIFO_1);
 80028f2:	480b      	ldr	r0, [pc, #44]	@ (8002920 <main+0x58>)
 80028f4:	f7ff ff6e 	bl	80027d4 <Error_FIFO_Init>
  uint8_t tmp_data = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_UART_Receive(&huart3, &tmp_data, 1, 1000) != HAL_TIMEOUT)
 80028fc:	1df9      	adds	r1, r7, #7
 80028fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002902:	2201      	movs	r2, #1
 8002904:	4807      	ldr	r0, [pc, #28]	@ (8002924 <main+0x5c>)
 8002906:	f003 f85c 	bl	80059c2 <HAL_UART_Receive>
 800290a:	4603      	mov	r3, r0
 800290c:	2b03      	cmp	r3, #3
 800290e:	d0f5      	beq.n	80028fc <main+0x34>
	  {
		  //HAL_UART_Transmit(&huart3, &tmp_data, 1, 1000);
		  PET_4882_Recive_character(tmp_data);
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	4618      	mov	r0, r3
 8002914:	f7fe fb4a 	bl	8000fac <PET_4882_Recive_character>
		  PET_4882_Process();
 8002918:	f7fe fb72 	bl	8001000 <PET_4882_Process>
	  if(HAL_UART_Receive(&huart3, &tmp_data, 1, 1000) != HAL_TIMEOUT)
 800291c:	e7ee      	b.n	80028fc <main+0x34>
 800291e:	bf00      	nop
 8002920:	200003b4 	.word	0x200003b4
 8002924:	2001854c 	.word	0x2001854c

08002928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b094      	sub	sp, #80	@ 0x50
 800292c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800292e:	f107 0320 	add.w	r3, r7, #32
 8002932:	2230      	movs	r2, #48	@ 0x30
 8002934:	2100      	movs	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f004 fa5e 	bl	8006df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800293c:	f107 030c 	add.w	r3, r7, #12
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800294c:	f001 fe98 	bl	8004680 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002950:	4b27      	ldr	r3, [pc, #156]	@ (80029f0 <SystemClock_Config+0xc8>)
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	4a26      	ldr	r2, [pc, #152]	@ (80029f0 <SystemClock_Config+0xc8>)
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295a:	6413      	str	r3, [r2, #64]	@ 0x40
 800295c:	4b24      	ldr	r3, [pc, #144]	@ (80029f0 <SystemClock_Config+0xc8>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002968:	4b22      	ldr	r3, [pc, #136]	@ (80029f4 <SystemClock_Config+0xcc>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002970:	4a20      	ldr	r2, [pc, #128]	@ (80029f4 <SystemClock_Config+0xcc>)
 8002972:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <SystemClock_Config+0xcc>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002980:	607b      	str	r3, [r7, #4]
 8002982:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002984:	2301      	movs	r3, #1
 8002986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002988:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800298e:	2302      	movs	r3, #2
 8002990:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002992:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002998:	2304      	movs	r3, #4
 800299a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800299c:	2348      	movs	r3, #72	@ 0x48
 800299e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029a0:	2302      	movs	r3, #2
 80029a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80029a4:	2303      	movs	r3, #3
 80029a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029a8:	f107 0320 	add.w	r3, r7, #32
 80029ac:	4618      	mov	r0, r3
 80029ae:	f001 fe77 	bl	80046a0 <HAL_RCC_OscConfig>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029b8:	f000 f9d8 	bl	8002d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029bc:	230f      	movs	r3, #15
 80029be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029c0:	2302      	movs	r3, #2
 80029c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2102      	movs	r1, #2
 80029d8:	4618      	mov	r0, r3
 80029da:	f002 f905 	bl	8004be8 <HAL_RCC_ClockConfig>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80029e4:	f000 f9c2 	bl	8002d6c <Error_Handler>
  }
}
 80029e8:	bf00      	nop
 80029ea:	3750      	adds	r7, #80	@ 0x50
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40007000 	.word	0x40007000

080029f8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80029fc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a7c <MX_ETH_Init+0x84>)
 80029fe:	4a20      	ldr	r2, [pc, #128]	@ (8002a80 <MX_ETH_Init+0x88>)
 8002a00:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8002a02:	4b20      	ldr	r3, [pc, #128]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8002a08:	4b1e      	ldr	r3, [pc, #120]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a0a:	2280      	movs	r2, #128	@ 0x80
 8002a0c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a10:	22e1      	movs	r2, #225	@ 0xe1
 8002a12:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8002a20:	4b18      	ldr	r3, [pc, #96]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8002a26:	4b15      	ldr	r3, [pc, #84]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a28:	4a16      	ldr	r2, [pc, #88]	@ (8002a84 <MX_ETH_Init+0x8c>)
 8002a2a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002a2c:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a2e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002a32:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a36:	4a14      	ldr	r2, [pc, #80]	@ (8002a88 <MX_ETH_Init+0x90>)
 8002a38:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8002a3a:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a3c:	4a13      	ldr	r2, [pc, #76]	@ (8002a8c <MX_ETH_Init+0x94>)
 8002a3e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8002a40:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a42:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002a46:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002a48:	480c      	ldr	r0, [pc, #48]	@ (8002a7c <MX_ETH_Init+0x84>)
 8002a4a:	f000 fe97 	bl	800377c <HAL_ETH_Init>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8002a54:	f000 f98a 	bl	8002d6c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8002a58:	2238      	movs	r2, #56	@ 0x38
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	480c      	ldr	r0, [pc, #48]	@ (8002a90 <MX_ETH_Init+0x98>)
 8002a5e:	f004 f9cb 	bl	8006df8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8002a62:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <MX_ETH_Init+0x98>)
 8002a64:	2221      	movs	r2, #33	@ 0x21
 8002a66:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002a68:	4b09      	ldr	r3, [pc, #36]	@ (8002a90 <MX_ETH_Init+0x98>)
 8002a6a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8002a6e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8002a70:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <MX_ETH_Init+0x98>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20018b08 	.word	0x20018b08
 8002a80:	40028000 	.word	0x40028000
 8002a84:	200001c4 	.word	0x200001c4
 8002a88:	20000108 	.word	0x20000108
 8002a8c:	20000068 	.word	0x20000068
 8002a90:	20018bb8 	.word	0x20018bb8

08002a94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a98:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b0c <MX_I2C1_Init+0x78>)
 8002a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8002a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <MX_I2C1_Init+0x7c>)
 8002aa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002aa4:	4b18      	ldr	r3, [pc, #96]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002aaa:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ab0:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ab6:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ac2:	4b11      	ldr	r3, [pc, #68]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ace:	480e      	ldr	r0, [pc, #56]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002ad0:	f001 fb68 	bl	80041a4 <HAL_I2C_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ada:	f000 f947 	bl	8002d6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ade:	2100      	movs	r1, #0
 8002ae0:	4809      	ldr	r0, [pc, #36]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002ae2:	f001 fbfb 	bl	80042dc <HAL_I2CEx_ConfigAnalogFilter>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002aec:	f000 f93e 	bl	8002d6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002af0:	2100      	movs	r1, #0
 8002af2:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <MX_I2C1_Init+0x74>)
 8002af4:	f001 fc3d 	bl	8004372 <HAL_I2CEx_ConfigDigitalFilter>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002afe:	f000 f935 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	200185d4 	.word	0x200185d4
 8002b0c:	40005400 	.word	0x40005400
 8002b10:	00808cd2 	.word	0x00808cd2

08002b14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002b18:	4b14      	ldr	r3, [pc, #80]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b1a:	4a15      	ldr	r2, [pc, #84]	@ (8002b70 <MX_USART3_UART_Init+0x5c>)
 8002b1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002b1e:	4b13      	ldr	r3, [pc, #76]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002b26:	4b11      	ldr	r3, [pc, #68]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002b32:	4b0e      	ldr	r3, [pc, #56]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002b38:	4b0c      	ldr	r3, [pc, #48]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b3a:	220c      	movs	r2, #12
 8002b3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b44:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b4a:	4b08      	ldr	r3, [pc, #32]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b56:	4805      	ldr	r0, [pc, #20]	@ (8002b6c <MX_USART3_UART_Init+0x58>)
 8002b58:	f002 fe5c 	bl	8005814 <HAL_UART_Init>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002b62:	f000 f903 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2001854c 	.word	0x2001854c
 8002b70:	40004800 	.word	0x40004800

08002b74 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b7a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002b7e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002b80:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b82:	2206      	movs	r2, #6
 8002b84:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002b86:	4b11      	ldr	r3, [pc, #68]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b88:	2202      	movs	r2, #2
 8002b8a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002b92:	4b0e      	ldr	r3, [pc, #56]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b94:	2202      	movs	r2, #2
 8002b96:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002b98:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002ba4:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002baa:	4b08      	ldr	r3, [pc, #32]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002bb6:	4805      	ldr	r0, [pc, #20]	@ (8002bcc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002bb8:	f001 fc27 	bl	800440a <HAL_PCD_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002bc2:	f000 f8d3 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20018628 	.word	0x20018628

08002bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08c      	sub	sp, #48	@ 0x30
 8002bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd6:	f107 031c 	add.w	r3, r7, #28
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	605a      	str	r2, [r3, #4]
 8002be0:	609a      	str	r2, [r3, #8]
 8002be2:	60da      	str	r2, [r3, #12]
 8002be4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be6:	4b47      	ldr	r3, [pc, #284]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	4a46      	ldr	r2, [pc, #280]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002bec:	f043 0304 	orr.w	r3, r3, #4
 8002bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bf2:	4b44      	ldr	r3, [pc, #272]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	61bb      	str	r3, [r7, #24]
 8002bfc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bfe:	4b41      	ldr	r3, [pc, #260]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c02:	4a40      	ldr	r2, [pc, #256]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	4b3b      	ldr	r3, [pc, #236]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1a:	4a3a      	ldr	r2, [pc, #232]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c22:	4b38      	ldr	r3, [pc, #224]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2e:	4b35      	ldr	r3, [pc, #212]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	4a34      	ldr	r2, [pc, #208]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c3a:	4b32      	ldr	r3, [pc, #200]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c46:	4b2f      	ldr	r3, [pc, #188]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c4c:	f043 0308 	orr.w	r3, r3, #8
 8002c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c52:	4b2c      	ldr	r3, [pc, #176]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c5e:	4b29      	ldr	r3, [pc, #164]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a28      	ldr	r2, [pc, #160]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b26      	ldr	r3, [pc, #152]	@ (8002d04 <MX_GPIO_Init+0x134>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c72:	607b      	str	r3, [r7, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002c76:	2200      	movs	r2, #0
 8002c78:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002c7c:	4822      	ldr	r0, [pc, #136]	@ (8002d08 <MX_GPIO_Init+0x138>)
 8002c7e:	f001 fa77 	bl	8004170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2140      	movs	r1, #64	@ 0x40
 8002c86:	4821      	ldr	r0, [pc, #132]	@ (8002d0c <MX_GPIO_Init+0x13c>)
 8002c88:	f001 fa72 	bl	8004170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002c8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002c9c:	f107 031c 	add.w	r3, r7, #28
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	481b      	ldr	r0, [pc, #108]	@ (8002d10 <MX_GPIO_Init+0x140>)
 8002ca4:	f001 f8b8 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002ca8:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cba:	f107 031c 	add.w	r3, r7, #28
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4811      	ldr	r0, [pc, #68]	@ (8002d08 <MX_GPIO_Init+0x138>)
 8002cc2:	f001 f8a9 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002cc6:	2340      	movs	r3, #64	@ 0x40
 8002cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002cd6:	f107 031c 	add.w	r3, r7, #28
 8002cda:	4619      	mov	r1, r3
 8002cdc:	480b      	ldr	r0, [pc, #44]	@ (8002d0c <MX_GPIO_Init+0x13c>)
 8002cde:	f001 f89b 	bl	8003e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002ce2:	2380      	movs	r3, #128	@ 0x80
 8002ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002cee:	f107 031c 	add.w	r3, r7, #28
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4805      	ldr	r0, [pc, #20]	@ (8002d0c <MX_GPIO_Init+0x13c>)
 8002cf6:	f001 f88f 	bl	8003e18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002cfa:	bf00      	nop
 8002cfc:	3730      	adds	r7, #48	@ 0x30
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40020400 	.word	0x40020400
 8002d0c:	40021800 	.word	0x40021800
 8002d10:	40020800 	.word	0x40020800

08002d14 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002d26:	f000 fcb1 	bl	800368c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002d36:	231f      	movs	r3, #31
 8002d38:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002d3a:	2387      	movs	r3, #135	@ 0x87
 8002d3c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002d42:	2300      	movs	r3, #0
 8002d44:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002d46:	2301      	movs	r3, #1
 8002d48:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002d56:	463b      	mov	r3, r7
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 fccf 	bl	80036fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002d5e:	2004      	movs	r0, #4
 8002d60:	f000 fcac 	bl	80036bc <HAL_MPU_Enable>

}
 8002d64:	bf00      	nop
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
}
 8002d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d74:	bf00      	nop
 8002d76:	e7fd      	b.n	8002d74 <Error_Handler+0x8>

08002d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002dbc <HAL_MspInit+0x44>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	4a0e      	ldr	r2, [pc, #56]	@ (8002dbc <HAL_MspInit+0x44>)
 8002d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dbc <HAL_MspInit+0x44>)
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d96:	4b09      	ldr	r3, [pc, #36]	@ (8002dbc <HAL_MspInit+0x44>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	4a08      	ldr	r2, [pc, #32]	@ (8002dbc <HAL_MspInit+0x44>)
 8002d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002da2:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_MspInit+0x44>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800

08002dc0 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08e      	sub	sp, #56	@ 0x38
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a4e      	ldr	r2, [pc, #312]	@ (8002f18 <HAL_ETH_MspInit+0x158>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	f040 8096 	bne.w	8002f10 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002de4:	4b4d      	ldr	r3, [pc, #308]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de8:	4a4c      	ldr	r2, [pc, #304]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002dea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dee:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df0:	4b4a      	ldr	r3, [pc, #296]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df8:	623b      	str	r3, [r7, #32]
 8002dfa:	6a3b      	ldr	r3, [r7, #32]
 8002dfc:	4b47      	ldr	r3, [pc, #284]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	4a46      	ldr	r2, [pc, #280]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e06:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e08:	4b44      	ldr	r3, [pc, #272]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e10:	61fb      	str	r3, [r7, #28]
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	4b41      	ldr	r3, [pc, #260]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e18:	4a40      	ldr	r2, [pc, #256]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e20:	4b3e      	ldr	r3, [pc, #248]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e28:	61bb      	str	r3, [r7, #24]
 8002e2a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e30:	4a3a      	ldr	r2, [pc, #232]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e32:	f043 0304 	orr.w	r3, r3, #4
 8002e36:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e38:	4b38      	ldr	r3, [pc, #224]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	4b35      	ldr	r3, [pc, #212]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e48:	4a34      	ldr	r2, [pc, #208]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e50:	4b32      	ldr	r3, [pc, #200]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	4a2e      	ldr	r2, [pc, #184]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e62:	f043 0302 	orr.w	r3, r3, #2
 8002e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e68:	4b2c      	ldr	r3, [pc, #176]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e74:	4b29      	ldr	r3, [pc, #164]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	4a28      	ldr	r2, [pc, #160]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e80:	4b26      	ldr	r3, [pc, #152]	@ (8002f1c <HAL_ETH_MspInit+0x15c>)
 8002e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002e8c:	2332      	movs	r3, #50	@ 0x32
 8002e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e90:	2302      	movs	r3, #2
 8002e92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	2300      	movs	r3, #0
 8002e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e9c:	230b      	movs	r3, #11
 8002e9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	481e      	ldr	r0, [pc, #120]	@ (8002f20 <HAL_ETH_MspInit+0x160>)
 8002ea8:	f000 ffb6 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002eac:	2386      	movs	r3, #134	@ 0x86
 8002eae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ebc:	230b      	movs	r3, #11
 8002ebe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4817      	ldr	r0, [pc, #92]	@ (8002f24 <HAL_ETH_MspInit+0x164>)
 8002ec8:	f000 ffa6 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002ecc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002eda:	2302      	movs	r3, #2
 8002edc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ede:	230b      	movs	r3, #11
 8002ee0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	480f      	ldr	r0, [pc, #60]	@ (8002f28 <HAL_ETH_MspInit+0x168>)
 8002eea:	f000 ff95 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002eee:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002efc:	2302      	movs	r3, #2
 8002efe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002f00:	230b      	movs	r3, #11
 8002f02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4808      	ldr	r0, [pc, #32]	@ (8002f2c <HAL_ETH_MspInit+0x16c>)
 8002f0c:	f000 ff84 	bl	8003e18 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002f10:	bf00      	nop
 8002f12:	3738      	adds	r7, #56	@ 0x38
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40028000 	.word	0x40028000
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020800 	.word	0x40020800
 8002f24:	40020000 	.word	0x40020000
 8002f28:	40020400 	.word	0x40020400
 8002f2c:	40021800 	.word	0x40021800

08002f30 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b0aa      	sub	sp, #168	@ 0xa8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f38:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	2284      	movs	r2, #132	@ 0x84
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f003 ff51 	bl	8006df8 <memset>
  if(hi2c->Instance==I2C1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a22      	ldr	r2, [pc, #136]	@ (8002fe4 <HAL_I2C_MspInit+0xb4>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d13c      	bne.n	8002fda <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f60:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f64:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002f66:	2300      	movs	r3, #0
 8002f68:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f6a:	f107 0310 	add.w	r3, r7, #16
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f002 f860 	bl	8005034 <HAL_RCCEx_PeriphCLKConfig>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002f7a:	f7ff fef7 	bl	8002d6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	4a19      	ldr	r2, [pc, #100]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8a:	4b17      	ldr	r3, [pc, #92]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002f9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f9e:	2312      	movs	r3, #18
 8002fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002faa:	2303      	movs	r3, #3
 8002fac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002fba:	4619      	mov	r1, r3
 8002fbc:	480b      	ldr	r0, [pc, #44]	@ (8002fec <HAL_I2C_MspInit+0xbc>)
 8002fbe:	f000 ff2b 	bl	8003e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fc2:	4b09      	ldr	r3, [pc, #36]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	4a08      	ldr	r2, [pc, #32]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002fc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fce:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <HAL_I2C_MspInit+0xb8>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002fda:	bf00      	nop
 8002fdc:	37a8      	adds	r7, #168	@ 0xa8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40005400 	.word	0x40005400
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020400 	.word	0x40020400

08002ff0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b0aa      	sub	sp, #168	@ 0xa8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003008:	f107 0310 	add.w	r3, r7, #16
 800300c:	2284      	movs	r2, #132	@ 0x84
 800300e:	2100      	movs	r1, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f003 fef1 	bl	8006df8 <memset>
  if(huart->Instance==USART3)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a22      	ldr	r2, [pc, #136]	@ (80030a4 <HAL_UART_MspInit+0xb4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d13c      	bne.n	800309a <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003020:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003024:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003026:	2300      	movs	r3, #0
 8003028:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800302a:	f107 0310 	add.w	r3, r7, #16
 800302e:	4618      	mov	r0, r3
 8003030:	f002 f800 	bl	8005034 <HAL_RCCEx_PeriphCLKConfig>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800303a:	f7ff fe97 	bl	8002d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800303e:	4b1a      	ldr	r3, [pc, #104]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	4a19      	ldr	r2, [pc, #100]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 8003044:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003048:	6413      	str	r3, [r2, #64]	@ 0x40
 800304a:	4b17      	ldr	r3, [pc, #92]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003056:	4b14      	ldr	r3, [pc, #80]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	4a13      	ldr	r2, [pc, #76]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 800305c:	f043 0308 	orr.w	r3, r3, #8
 8003060:	6313      	str	r3, [r2, #48]	@ 0x30
 8003062:	4b11      	ldr	r3, [pc, #68]	@ (80030a8 <HAL_UART_MspInit+0xb8>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	60bb      	str	r3, [r7, #8]
 800306c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800306e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003076:	2302      	movs	r3, #2
 8003078:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	2300      	movs	r3, #0
 800307e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003082:	2303      	movs	r3, #3
 8003084:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003088:	2307      	movs	r3, #7
 800308a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800308e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003092:	4619      	mov	r1, r3
 8003094:	4805      	ldr	r0, [pc, #20]	@ (80030ac <HAL_UART_MspInit+0xbc>)
 8003096:	f000 febf 	bl	8003e18 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800309a:	bf00      	nop
 800309c:	37a8      	adds	r7, #168	@ 0xa8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40004800 	.word	0x40004800
 80030a8:	40023800 	.word	0x40023800
 80030ac:	40020c00 	.word	0x40020c00

080030b0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b0ac      	sub	sp, #176	@ 0xb0
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030c8:	f107 0318 	add.w	r3, r7, #24
 80030cc:	2284      	movs	r2, #132	@ 0x84
 80030ce:	2100      	movs	r1, #0
 80030d0:	4618      	mov	r0, r3
 80030d2:	f003 fe91 	bl	8006df8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030de:	d159      	bne.n	8003194 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80030e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80030e4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ec:	f107 0318 	add.w	r3, r7, #24
 80030f0:	4618      	mov	r0, r3
 80030f2:	f001 ff9f 	bl	8005034 <HAL_RCCEx_PeriphCLKConfig>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80030fc:	f7ff fe36 	bl	8002d6c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003100:	4b26      	ldr	r3, [pc, #152]	@ (800319c <HAL_PCD_MspInit+0xec>)
 8003102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003104:	4a25      	ldr	r2, [pc, #148]	@ (800319c <HAL_PCD_MspInit+0xec>)
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	6313      	str	r3, [r2, #48]	@ 0x30
 800310c:	4b23      	ldr	r3, [pc, #140]	@ (800319c <HAL_PCD_MspInit+0xec>)
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003118:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800311c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003120:	2302      	movs	r3, #2
 8003122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003126:	2300      	movs	r3, #0
 8003128:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312c:	2303      	movs	r3, #3
 800312e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003132:	230a      	movs	r3, #10
 8003134:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003138:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800313c:	4619      	mov	r1, r3
 800313e:	4818      	ldr	r0, [pc, #96]	@ (80031a0 <HAL_PCD_MspInit+0xf0>)
 8003140:	f000 fe6a 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003144:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003148:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800314c:	2300      	movs	r3, #0
 800314e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003158:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800315c:	4619      	mov	r1, r3
 800315e:	4810      	ldr	r0, [pc, #64]	@ (80031a0 <HAL_PCD_MspInit+0xf0>)
 8003160:	f000 fe5a 	bl	8003e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003164:	4b0d      	ldr	r3, [pc, #52]	@ (800319c <HAL_PCD_MspInit+0xec>)
 8003166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003168:	4a0c      	ldr	r2, [pc, #48]	@ (800319c <HAL_PCD_MspInit+0xec>)
 800316a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800316e:	6353      	str	r3, [r2, #52]	@ 0x34
 8003170:	4b0a      	ldr	r3, [pc, #40]	@ (800319c <HAL_PCD_MspInit+0xec>)
 8003172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	4b07      	ldr	r3, [pc, #28]	@ (800319c <HAL_PCD_MspInit+0xec>)
 800317e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003180:	4a06      	ldr	r2, [pc, #24]	@ (800319c <HAL_PCD_MspInit+0xec>)
 8003182:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003186:	6453      	str	r3, [r2, #68]	@ 0x44
 8003188:	4b04      	ldr	r3, [pc, #16]	@ (800319c <HAL_PCD_MspInit+0xec>)
 800318a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003194:	bf00      	nop
 8003196:	37b0      	adds	r7, #176	@ 0xb0
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40023800 	.word	0x40023800
 80031a0:	40020000 	.word	0x40020000

080031a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <NMI_Handler+0x4>

080031ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <HardFault_Handler+0x4>

080031b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031b8:	bf00      	nop
 80031ba:	e7fd      	b.n	80031b8 <MemManage_Handler+0x4>

080031bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031c0:	bf00      	nop
 80031c2:	e7fd      	b.n	80031c0 <BusFault_Handler+0x4>

080031c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031c8:	bf00      	nop
 80031ca:	e7fd      	b.n	80031c8 <UsageFault_Handler+0x4>

080031cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031d0:	bf00      	nop
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031da:	b480      	push	{r7}
 80031dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ec:	bf00      	nop
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031fa:	f000 f91d 	bl	8003438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}

08003202 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b086      	sub	sp, #24
 8003206:	af00      	add	r7, sp, #0
 8003208:	60f8      	str	r0, [r7, #12]
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800320e:	2300      	movs	r3, #0
 8003210:	617b      	str	r3, [r7, #20]
 8003212:	e00a      	b.n	800322a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003214:	f3af 8000 	nop.w
 8003218:	4601      	mov	r1, r0
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	1c5a      	adds	r2, r3, #1
 800321e:	60ba      	str	r2, [r7, #8]
 8003220:	b2ca      	uxtb	r2, r1
 8003222:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	3301      	adds	r3, #1
 8003228:	617b      	str	r3, [r7, #20]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	429a      	cmp	r2, r3
 8003230:	dbf0      	blt.n	8003214 <_read+0x12>
  }

  return len;
 8003232:	687b      	ldr	r3, [r7, #4]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
 800324c:	e009      	b.n	8003262 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	60ba      	str	r2, [r7, #8]
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	3301      	adds	r3, #1
 8003260:	617b      	str	r3, [r7, #20]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	429a      	cmp	r2, r3
 8003268:	dbf1      	blt.n	800324e <_write+0x12>
  }
  return len;
 800326a:	687b      	ldr	r3, [r7, #4]
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <_close>:

int _close(int file)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800327c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800329c:	605a      	str	r2, [r3, #4]
  return 0;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <_isatty>:

int _isatty(int file)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032b4:	2301      	movs	r3, #1
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032c2:	b480      	push	{r7}
 80032c4:	b085      	sub	sp, #20
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032e4:	4a14      	ldr	r2, [pc, #80]	@ (8003338 <_sbrk+0x5c>)
 80032e6:	4b15      	ldr	r3, [pc, #84]	@ (800333c <_sbrk+0x60>)
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032f0:	4b13      	ldr	r3, [pc, #76]	@ (8003340 <_sbrk+0x64>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d102      	bne.n	80032fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032f8:	4b11      	ldr	r3, [pc, #68]	@ (8003340 <_sbrk+0x64>)
 80032fa:	4a12      	ldr	r2, [pc, #72]	@ (8003344 <_sbrk+0x68>)
 80032fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032fe:	4b10      	ldr	r3, [pc, #64]	@ (8003340 <_sbrk+0x64>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4413      	add	r3, r2
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	429a      	cmp	r2, r3
 800330a:	d207      	bcs.n	800331c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800330c:	f003 fdd6 	bl	8006ebc <__errno>
 8003310:	4603      	mov	r3, r0
 8003312:	220c      	movs	r2, #12
 8003314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003316:	f04f 33ff 	mov.w	r3, #4294967295
 800331a:	e009      	b.n	8003330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800331c:	4b08      	ldr	r3, [pc, #32]	@ (8003340 <_sbrk+0x64>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003322:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <_sbrk+0x64>)
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4413      	add	r3, r2
 800332a:	4a05      	ldr	r2, [pc, #20]	@ (8003340 <_sbrk+0x64>)
 800332c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800332e:	68fb      	ldr	r3, [r7, #12]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	20050000 	.word	0x20050000
 800333c:	00000400 	.word	0x00000400
 8003340:	200001cc 	.word	0x200001cc
 8003344:	20018bf8 	.word	0x20018bf8

08003348 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800334c:	4b06      	ldr	r3, [pc, #24]	@ (8003368 <SystemInit+0x20>)
 800334e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003352:	4a05      	ldr	r2, [pc, #20]	@ (8003368 <SystemInit+0x20>)
 8003354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003358:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800336c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003370:	f7ff ffea 	bl	8003348 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003374:	480c      	ldr	r0, [pc, #48]	@ (80033a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003376:	490d      	ldr	r1, [pc, #52]	@ (80033ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003378:	4a0d      	ldr	r2, [pc, #52]	@ (80033b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800337a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800337c:	e002      	b.n	8003384 <LoopCopyDataInit>

0800337e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800337e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003382:	3304      	adds	r3, #4

08003384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003388:	d3f9      	bcc.n	800337e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800338a:	4a0a      	ldr	r2, [pc, #40]	@ (80033b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800338c:	4c0a      	ldr	r4, [pc, #40]	@ (80033b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800338e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003390:	e001      	b.n	8003396 <LoopFillZerobss>

08003392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003394:	3204      	adds	r2, #4

08003396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003398:	d3fb      	bcc.n	8003392 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800339a:	f003 fd95 	bl	8006ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800339e:	f7ff fa93 	bl	80028c8 <main>
  bx  lr    
 80033a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033a4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80033a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80033b0:	08008bc0 	.word	0x08008bc0
  ldr r2, =_sbss
 80033b4:	200001a8 	.word	0x200001a8
  ldr r4, =_ebss
 80033b8:	20018bf4 	.word	0x20018bf4

080033bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033bc:	e7fe      	b.n	80033bc <ADC_IRQHandler>

080033be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033c2:	2003      	movs	r0, #3
 80033c4:	f000 f92e 	bl	8003624 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033c8:	2000      	movs	r0, #0
 80033ca:	f000 f805 	bl	80033d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033ce:	f7ff fcd3 	bl	8002d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033e0:	4b12      	ldr	r3, [pc, #72]	@ (800342c <HAL_InitTick+0x54>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4b12      	ldr	r3, [pc, #72]	@ (8003430 <HAL_InitTick+0x58>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	4619      	mov	r1, r3
 80033ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80033f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 f93b 	bl	8003672 <HAL_SYSTICK_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e00e      	b.n	8003424 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b0f      	cmp	r3, #15
 800340a:	d80a      	bhi.n	8003422 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800340c:	2200      	movs	r2, #0
 800340e:	6879      	ldr	r1, [r7, #4]
 8003410:	f04f 30ff 	mov.w	r0, #4294967295
 8003414:	f000 f911 	bl	800363a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003418:	4a06      	ldr	r2, [pc, #24]	@ (8003434 <HAL_InitTick+0x5c>)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800341e:	2300      	movs	r3, #0
 8003420:	e000      	b.n	8003424 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20000000 	.word	0x20000000
 8003430:	20000008 	.word	0x20000008
 8003434:	20000004 	.word	0x20000004

08003438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800343c:	4b06      	ldr	r3, [pc, #24]	@ (8003458 <HAL_IncTick+0x20>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	4b06      	ldr	r3, [pc, #24]	@ (800345c <HAL_IncTick+0x24>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4413      	add	r3, r2
 8003448:	4a04      	ldr	r2, [pc, #16]	@ (800345c <HAL_IncTick+0x24>)
 800344a:	6013      	str	r3, [r2, #0]
}
 800344c:	bf00      	nop
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	20000008 	.word	0x20000008
 800345c:	20018bf0 	.word	0x20018bf0

08003460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  return uwTick;
 8003464:	4b03      	ldr	r3, [pc, #12]	@ (8003474 <HAL_GetTick+0x14>)
 8003466:	681b      	ldr	r3, [r3, #0]
}
 8003468:	4618      	mov	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	20018bf0 	.word	0x20018bf0

08003478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7ff ffee 	bl	8003460 <HAL_GetTick>
 8003484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003490:	d005      	beq.n	800349e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003492:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <HAL_Delay+0x44>)
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4413      	add	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800349e:	bf00      	nop
 80034a0:	f7ff ffde 	bl	8003460 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d8f7      	bhi.n	80034a0 <HAL_Delay+0x28>
  {
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20000008 	.word	0x20000008

080034c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <__NVIC_SetPriorityGrouping+0x40>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034dc:	4013      	ands	r3, r2
 80034de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <__NVIC_SetPriorityGrouping+0x44>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ee:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <__NVIC_SetPriorityGrouping+0x40>)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	60d3      	str	r3, [r2, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000ed00 	.word	0xe000ed00
 8003504:	05fa0000 	.word	0x05fa0000

08003508 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800350c:	4b04      	ldr	r3, [pc, #16]	@ (8003520 <__NVIC_GetPriorityGrouping+0x18>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	0a1b      	lsrs	r3, r3, #8
 8003512:	f003 0307 	and.w	r3, r3, #7
}
 8003516:	4618      	mov	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	db0a      	blt.n	800354e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	490c      	ldr	r1, [pc, #48]	@ (8003570 <__NVIC_SetPriority+0x4c>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	0112      	lsls	r2, r2, #4
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	440b      	add	r3, r1
 8003548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800354c:	e00a      	b.n	8003564 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	4908      	ldr	r1, [pc, #32]	@ (8003574 <__NVIC_SetPriority+0x50>)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3b04      	subs	r3, #4
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	440b      	add	r3, r1
 8003562:	761a      	strb	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	e000e100 	.word	0xe000e100
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f1c3 0307 	rsb	r3, r3, #7
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf28      	it	cs
 8003596:	2304      	movcs	r3, #4
 8003598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3304      	adds	r3, #4
 800359e:	2b06      	cmp	r3, #6
 80035a0:	d902      	bls.n	80035a8 <NVIC_EncodePriority+0x30>
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	3b03      	subs	r3, #3
 80035a6:	e000      	b.n	80035aa <NVIC_EncodePriority+0x32>
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c0:	f04f 31ff 	mov.w	r1, #4294967295
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ca:	43d9      	mvns	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d0:	4313      	orrs	r3, r2
         );
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3724      	adds	r7, #36	@ 0x24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f0:	d301      	bcc.n	80035f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00f      	b.n	8003616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <SysTick_Config+0x40>)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fe:	210f      	movs	r1, #15
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	f7ff ff8e 	bl	8003524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003608:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <SysTick_Config+0x40>)
 800360a:	2200      	movs	r2, #0
 800360c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360e:	4b04      	ldr	r3, [pc, #16]	@ (8003620 <SysTick_Config+0x40>)
 8003610:	2207      	movs	r2, #7
 8003612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	e000e010 	.word	0xe000e010

08003624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff47 	bl	80034c0 <__NVIC_SetPriorityGrouping>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800363a:	b580      	push	{r7, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af00      	add	r7, sp, #0
 8003640:	4603      	mov	r3, r0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800364c:	f7ff ff5c 	bl	8003508 <__NVIC_GetPriorityGrouping>
 8003650:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	6978      	ldr	r0, [r7, #20]
 8003658:	f7ff ff8e 	bl	8003578 <NVIC_EncodePriority>
 800365c:	4602      	mov	r2, r0
 800365e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003662:	4611      	mov	r1, r2
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff ff5d 	bl	8003524 <__NVIC_SetPriority>
}
 800366a:	bf00      	nop
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff ffb0 	bl	80035e0 <SysTick_Config>
 8003680:	4603      	mov	r3, r0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003690:	f3bf 8f5f 	dmb	sy
}
 8003694:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003696:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <HAL_MPU_Disable+0x28>)
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	4a06      	ldr	r2, [pc, #24]	@ (80036b4 <HAL_MPU_Disable+0x28>)
 800369c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036a0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80036a2:	4b05      	ldr	r3, [pc, #20]	@ (80036b8 <HAL_MPU_Disable+0x2c>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	605a      	str	r2, [r3, #4]
}
 80036a8:	bf00      	nop
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	e000ed00 	.word	0xe000ed00
 80036b8:	e000ed90 	.word	0xe000ed90

080036bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80036c4:	4a0b      	ldr	r2, [pc, #44]	@ (80036f4 <HAL_MPU_Enable+0x38>)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80036ce:	4b0a      	ldr	r3, [pc, #40]	@ (80036f8 <HAL_MPU_Enable+0x3c>)
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	4a09      	ldr	r2, [pc, #36]	@ (80036f8 <HAL_MPU_Enable+0x3c>)
 80036d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80036da:	f3bf 8f4f 	dsb	sy
}
 80036de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80036e0:	f3bf 8f6f 	isb	sy
}
 80036e4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80036e6:	bf00      	nop
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	e000ed90 	.word	0xe000ed90
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	785a      	ldrb	r2, [r3, #1]
 8003708:	4b1b      	ldr	r3, [pc, #108]	@ (8003778 <HAL_MPU_ConfigRegion+0x7c>)
 800370a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800370c:	4b1a      	ldr	r3, [pc, #104]	@ (8003778 <HAL_MPU_ConfigRegion+0x7c>)
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	4a19      	ldr	r2, [pc, #100]	@ (8003778 <HAL_MPU_ConfigRegion+0x7c>)
 8003712:	f023 0301 	bic.w	r3, r3, #1
 8003716:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003718:	4a17      	ldr	r2, [pc, #92]	@ (8003778 <HAL_MPU_ConfigRegion+0x7c>)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	7b1b      	ldrb	r3, [r3, #12]
 8003724:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	7adb      	ldrb	r3, [r3, #11]
 800372a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800372c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	7a9b      	ldrb	r3, [r3, #10]
 8003732:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003734:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	7b5b      	ldrb	r3, [r3, #13]
 800373a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800373c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	7b9b      	ldrb	r3, [r3, #14]
 8003742:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003744:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	7bdb      	ldrb	r3, [r3, #15]
 800374a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800374c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	7a5b      	ldrb	r3, [r3, #9]
 8003752:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003754:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	7a1b      	ldrb	r3, [r3, #8]
 800375a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800375c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	7812      	ldrb	r2, [r2, #0]
 8003762:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003764:	4a04      	ldr	r2, [pc, #16]	@ (8003778 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003766:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003768:	6113      	str	r3, [r2, #16]
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	e000ed90 	.word	0xe000ed90

0800377c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e086      	b.n	800389c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003794:	2b00      	cmp	r3, #0
 8003796:	d106      	bne.n	80037a6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2220      	movs	r2, #32
 800379c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff fb0d 	bl	8002dc0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a6:	4b3f      	ldr	r3, [pc, #252]	@ (80038a4 <HAL_ETH_Init+0x128>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	4a3e      	ldr	r2, [pc, #248]	@ (80038a4 <HAL_ETH_Init+0x128>)
 80037ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037b2:	4b3c      	ldr	r3, [pc, #240]	@ (80038a4 <HAL_ETH_Init+0x128>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80037be:	4b3a      	ldr	r3, [pc, #232]	@ (80038a8 <HAL_ETH_Init+0x12c>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	4a39      	ldr	r2, [pc, #228]	@ (80038a8 <HAL_ETH_Init+0x12c>)
 80037c4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80037c8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80037ca:	4b37      	ldr	r3, [pc, #220]	@ (80038a8 <HAL_ETH_Init+0x12c>)
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	4935      	ldr	r1, [pc, #212]	@ (80038a8 <HAL_ETH_Init+0x12c>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80037d8:	4b33      	ldr	r3, [pc, #204]	@ (80038a8 <HAL_ETH_Init+0x12c>)
 80037da:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6812      	ldr	r2, [r2, #0]
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037f4:	f7ff fe34 	bl	8003460 <HAL_GetTick>
 80037f8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80037fa:	e011      	b.n	8003820 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80037fc:	f7ff fe30 	bl	8003460 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800380a:	d909      	bls.n	8003820 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2204      	movs	r2, #4
 8003810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	22e0      	movs	r2, #224	@ 0xe0
 8003818:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e03d      	b.n	800389c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1e4      	bne.n	80037fc <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f97a 	bl	8003b2c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 fa25 	bl	8003c88 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 fa7b 	bl	8003d3a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	461a      	mov	r2, r3
 800384a:	2100      	movs	r1, #0
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 f9e3 	bl	8003c18 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003860:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	4b0f      	ldr	r3, [pc, #60]	@ (80038ac <HAL_ETH_Init+0x130>)
 8003870:	430b      	orrs	r3, r1
 8003872:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003886:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2210      	movs	r2, #16
 8003896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40023800 	.word	0x40023800
 80038a8:	40013800 	.word	0x40013800
 80038ac:	00020060 	.word	0x00020060

080038b0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	4b53      	ldr	r3, [pc, #332]	@ (8003a14 <ETH_SetMACConfig+0x164>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	7b9b      	ldrb	r3, [r3, #14]
 80038ce:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	7c12      	ldrb	r2, [r2, #16]
 80038d4:	2a00      	cmp	r2, #0
 80038d6:	d102      	bne.n	80038de <ETH_SetMACConfig+0x2e>
 80038d8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80038dc:	e000      	b.n	80038e0 <ETH_SetMACConfig+0x30>
 80038de:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80038e0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	7c52      	ldrb	r2, [r2, #17]
 80038e6:	2a00      	cmp	r2, #0
 80038e8:	d102      	bne.n	80038f0 <ETH_SetMACConfig+0x40>
 80038ea:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80038ee:	e000      	b.n	80038f2 <ETH_SetMACConfig+0x42>
 80038f0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80038f2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80038f8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	7fdb      	ldrb	r3, [r3, #31]
 80038fe:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003900:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003906:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	7f92      	ldrb	r2, [r2, #30]
 800390c:	2a00      	cmp	r2, #0
 800390e:	d102      	bne.n	8003916 <ETH_SetMACConfig+0x66>
 8003910:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003914:	e000      	b.n	8003918 <ETH_SetMACConfig+0x68>
 8003916:	2200      	movs	r2, #0
                        macconf->Speed |
 8003918:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	7f1b      	ldrb	r3, [r3, #28]
 800391e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003920:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003926:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	791b      	ldrb	r3, [r3, #4]
 800392c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800392e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003936:	2a00      	cmp	r2, #0
 8003938:	d102      	bne.n	8003940 <ETH_SetMACConfig+0x90>
 800393a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800393e:	e000      	b.n	8003942 <ETH_SetMACConfig+0x92>
 8003940:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003942:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	7bdb      	ldrb	r3, [r3, #15]
 8003948:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800394a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003950:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003958:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800395a:	4313      	orrs	r3, r2
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003972:	2001      	movs	r0, #1
 8003974:	f7ff fd80 	bl	8003478 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800398e:	4013      	ands	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003996:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003998:	683a      	ldr	r2, [r7, #0]
 800399a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800399e:	2a00      	cmp	r2, #0
 80039a0:	d101      	bne.n	80039a6 <ETH_SetMACConfig+0xf6>
 80039a2:	2280      	movs	r2, #128	@ 0x80
 80039a4:	e000      	b.n	80039a8 <ETH_SetMACConfig+0xf8>
 80039a6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80039a8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80039ae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80039b6:	2a01      	cmp	r2, #1
 80039b8:	d101      	bne.n	80039be <ETH_SetMACConfig+0x10e>
 80039ba:	2208      	movs	r2, #8
 80039bc:	e000      	b.n	80039c0 <ETH_SetMACConfig+0x110>
 80039be:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80039c0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80039c8:	2a01      	cmp	r2, #1
 80039ca:	d101      	bne.n	80039d0 <ETH_SetMACConfig+0x120>
 80039cc:	2204      	movs	r2, #4
 80039ce:	e000      	b.n	80039d2 <ETH_SetMACConfig+0x122>
 80039d0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80039d2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80039da:	2a01      	cmp	r2, #1
 80039dc:	d101      	bne.n	80039e2 <ETH_SetMACConfig+0x132>
 80039de:	2202      	movs	r2, #2
 80039e0:	e000      	b.n	80039e4 <ETH_SetMACConfig+0x134>
 80039e2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80039e4:	4313      	orrs	r3, r2
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039fc:	2001      	movs	r0, #1
 80039fe:	f7ff fd3b 	bl	8003478 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	619a      	str	r2, [r3, #24]
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	fd20810f 	.word	0xfd20810f

08003a18 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	4b3d      	ldr	r3, [pc, #244]	@ (8003b28 <ETH_SetDMAConfig+0x110>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	7b1b      	ldrb	r3, [r3, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <ETH_SetDMAConfig+0x2c>
 8003a3e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003a42:	e000      	b.n	8003a46 <ETH_SetDMAConfig+0x2e>
 8003a44:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	7b5b      	ldrb	r3, [r3, #13]
 8003a4a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a4c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	7f52      	ldrb	r2, [r2, #29]
 8003a52:	2a00      	cmp	r2, #0
 8003a54:	d102      	bne.n	8003a5c <ETH_SetDMAConfig+0x44>
 8003a56:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003a5a:	e000      	b.n	8003a5e <ETH_SetDMAConfig+0x46>
 8003a5c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003a5e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	7b9b      	ldrb	r3, [r3, #14]
 8003a64:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003a66:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003a6c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	7f1b      	ldrb	r3, [r3, #28]
 8003a72:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003a74:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	7f9b      	ldrb	r3, [r3, #30]
 8003a7a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003a7c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003a82:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a8a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003aae:	2001      	movs	r0, #1
 8003ab0:	f7ff fce2 	bl	8003478 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003abc:	461a      	mov	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	791b      	ldrb	r3, [r3, #4]
 8003ac6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003acc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003ad2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003ad8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ae0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003ae2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003aea:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003af0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003afa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003afe:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	f7ff fcb3 	bl	8003478 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6013      	str	r3, [r2, #0]
}
 8003b20:	bf00      	nop
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	f8de3f23 	.word	0xf8de3f23

08003b2c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b0a6      	sub	sp, #152	@ 0x98
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003b34:	2301      	movs	r3, #1
 8003b36:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003b40:	2300      	movs	r3, #0
 8003b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003b44:	2300      	movs	r3, #0
 8003b46:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003b50:	2300      	movs	r3, #0
 8003b52:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003b56:	2301      	movs	r3, #1
 8003b58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003b62:	2300      	movs	r3, #0
 8003b64:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003b82:	2300      	movs	r3, #0
 8003b84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003b94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003b98:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003b9a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003ba6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003baa:	4619      	mov	r1, r3
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff fe7f 	bl	80038b0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003bde:	2301      	movs	r3, #1
 8003be0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003be2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003be6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003be8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003bec:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003bee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003bf2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003c02:	f107 0308 	add.w	r3, r7, #8
 8003c06:	4619      	mov	r1, r3
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f7ff ff05 	bl	8003a18 <ETH_SetDMAConfig>
}
 8003c0e:	bf00      	nop
 8003c10:	3798      	adds	r7, #152	@ 0x98
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
	...

08003c18 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b087      	sub	sp, #28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3305      	adds	r3, #5
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	3204      	adds	r2, #4
 8003c30:	7812      	ldrb	r2, [r2, #0]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4b11      	ldr	r3, [pc, #68]	@ (8003c80 <ETH_MACAddressConfig+0x68>)
 8003c3a:	4413      	add	r3, r2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3303      	adds	r3, #3
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	061a      	lsls	r2, r3, #24
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3302      	adds	r3, #2
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	041b      	lsls	r3, r3, #16
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3301      	adds	r3, #1
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	021b      	lsls	r3, r3, #8
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	7812      	ldrb	r2, [r2, #0]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	4b06      	ldr	r3, [pc, #24]	@ (8003c84 <ETH_MACAddressConfig+0x6c>)
 8003c6a:	4413      	add	r3, r2
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	6013      	str	r3, [r2, #0]
}
 8003c72:	bf00      	nop
 8003c74:	371c      	adds	r7, #28
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40028040 	.word	0x40028040
 8003c84:	40028044 	.word	0x40028044

08003c88 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	e03e      	b.n	8003d14 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68d9      	ldr	r1, [r3, #12]
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	440b      	add	r3, r1
 8003ca6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	3206      	adds	r2, #6
 8003cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d80c      	bhi.n	8003cf8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68d9      	ldr	r1, [r3, #12]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	00db      	lsls	r3, r3, #3
 8003cee:	440b      	add	r3, r1
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e004      	b.n	8003d02 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	3301      	adds	r3, #1
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d9bd      	bls.n	8003c96 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68da      	ldr	r2, [r3, #12]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d2c:	611a      	str	r2, [r3, #16]
}
 8003d2e:	bf00      	nop
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	e048      	b.n	8003dda <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6919      	ldr	r1, [r3, #16]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	440b      	add	r3, r1
 8003d58:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	2200      	movs	r2, #0
 8003d64:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2200      	movs	r2, #0
 8003d76:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003d84:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003d9e:	68b9      	ldr	r1, [r7, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	3212      	adds	r2, #18
 8003da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d80c      	bhi.n	8003dca <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6919      	ldr	r1, [r3, #16]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	4613      	mov	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	440b      	add	r3, r1
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	60da      	str	r2, [r3, #12]
 8003dc8:	e004      	b.n	8003dd4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d9b3      	bls.n	8003d48 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e0a:	60da      	str	r2, [r3, #12]
}
 8003e0c:	bf00      	nop
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	@ 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003e22:	2300      	movs	r3, #0
 8003e24:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003e26:	2300      	movs	r3, #0
 8003e28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003e32:	2300      	movs	r3, #0
 8003e34:	61fb      	str	r3, [r7, #28]
 8003e36:	e175      	b.n	8004124 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e38:	2201      	movs	r2, #1
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	f040 8164 	bne.w	800411e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d005      	beq.n	8003e6e <HAL_GPIO_Init+0x56>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d130      	bne.n	8003ed0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	2203      	movs	r2, #3
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43db      	mvns	r3, r3
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	4013      	ands	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	43db      	mvns	r3, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	091b      	lsrs	r3, r3, #4
 8003eba:	f003 0201 	and.w	r2, r3, #1
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0303 	and.w	r3, r3, #3
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d017      	beq.n	8003f0c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	43db      	mvns	r3, r3
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 0303 	and.w	r3, r3, #3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d123      	bne.n	8003f60 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	08da      	lsrs	r2, r3, #3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3208      	adds	r2, #8
 8003f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	220f      	movs	r2, #15
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	08da      	lsrs	r2, r3, #3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3208      	adds	r2, #8
 8003f5a:	69b9      	ldr	r1, [r7, #24]
 8003f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	2203      	movs	r2, #3
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	4013      	ands	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f003 0203 	and.w	r2, r3, #3
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 80be 	beq.w	800411e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fa2:	4b66      	ldr	r3, [pc, #408]	@ (800413c <HAL_GPIO_Init+0x324>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	4a65      	ldr	r2, [pc, #404]	@ (800413c <HAL_GPIO_Init+0x324>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fae:	4b63      	ldr	r3, [pc, #396]	@ (800413c <HAL_GPIO_Init+0x324>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003fba:	4a61      	ldr	r2, [pc, #388]	@ (8004140 <HAL_GPIO_Init+0x328>)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a58      	ldr	r2, [pc, #352]	@ (8004144 <HAL_GPIO_Init+0x32c>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d037      	beq.n	8004056 <HAL_GPIO_Init+0x23e>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a57      	ldr	r2, [pc, #348]	@ (8004148 <HAL_GPIO_Init+0x330>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d031      	beq.n	8004052 <HAL_GPIO_Init+0x23a>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a56      	ldr	r2, [pc, #344]	@ (800414c <HAL_GPIO_Init+0x334>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d02b      	beq.n	800404e <HAL_GPIO_Init+0x236>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a55      	ldr	r2, [pc, #340]	@ (8004150 <HAL_GPIO_Init+0x338>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d025      	beq.n	800404a <HAL_GPIO_Init+0x232>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a54      	ldr	r2, [pc, #336]	@ (8004154 <HAL_GPIO_Init+0x33c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01f      	beq.n	8004046 <HAL_GPIO_Init+0x22e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a53      	ldr	r2, [pc, #332]	@ (8004158 <HAL_GPIO_Init+0x340>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d019      	beq.n	8004042 <HAL_GPIO_Init+0x22a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a52      	ldr	r2, [pc, #328]	@ (800415c <HAL_GPIO_Init+0x344>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_GPIO_Init+0x226>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a51      	ldr	r2, [pc, #324]	@ (8004160 <HAL_GPIO_Init+0x348>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d00d      	beq.n	800403a <HAL_GPIO_Init+0x222>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a50      	ldr	r2, [pc, #320]	@ (8004164 <HAL_GPIO_Init+0x34c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d007      	beq.n	8004036 <HAL_GPIO_Init+0x21e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a4f      	ldr	r2, [pc, #316]	@ (8004168 <HAL_GPIO_Init+0x350>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d101      	bne.n	8004032 <HAL_GPIO_Init+0x21a>
 800402e:	2309      	movs	r3, #9
 8004030:	e012      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004032:	230a      	movs	r3, #10
 8004034:	e010      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004036:	2308      	movs	r3, #8
 8004038:	e00e      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800403a:	2307      	movs	r3, #7
 800403c:	e00c      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800403e:	2306      	movs	r3, #6
 8004040:	e00a      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004042:	2305      	movs	r3, #5
 8004044:	e008      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004046:	2304      	movs	r3, #4
 8004048:	e006      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800404a:	2303      	movs	r3, #3
 800404c:	e004      	b.n	8004058 <HAL_GPIO_Init+0x240>
 800404e:	2302      	movs	r3, #2
 8004050:	e002      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_GPIO_Init+0x240>
 8004056:	2300      	movs	r3, #0
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	f002 0203 	and.w	r2, r2, #3
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	4093      	lsls	r3, r2
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004068:	4935      	ldr	r1, [pc, #212]	@ (8004140 <HAL_GPIO_Init+0x328>)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	3302      	adds	r3, #2
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004076:	4b3d      	ldr	r3, [pc, #244]	@ (800416c <HAL_GPIO_Init+0x354>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	43db      	mvns	r3, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4013      	ands	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409a:	4a34      	ldr	r2, [pc, #208]	@ (800416c <HAL_GPIO_Init+0x354>)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a0:	4b32      	ldr	r3, [pc, #200]	@ (800416c <HAL_GPIO_Init+0x354>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	43db      	mvns	r3, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4013      	ands	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c4:	4a29      	ldr	r2, [pc, #164]	@ (800416c <HAL_GPIO_Init+0x354>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040ca:	4b28      	ldr	r3, [pc, #160]	@ (800416c <HAL_GPIO_Init+0x354>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4013      	ands	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ee:	4a1f      	ldr	r2, [pc, #124]	@ (800416c <HAL_GPIO_Init+0x354>)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f4:	4b1d      	ldr	r3, [pc, #116]	@ (800416c <HAL_GPIO_Init+0x354>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	43db      	mvns	r3, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004118:	4a14      	ldr	r2, [pc, #80]	@ (800416c <HAL_GPIO_Init+0x354>)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	3301      	adds	r3, #1
 8004122:	61fb      	str	r3, [r7, #28]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b0f      	cmp	r3, #15
 8004128:	f67f ae86 	bls.w	8003e38 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3724      	adds	r7, #36	@ 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40013800 	.word	0x40013800
 8004144:	40020000 	.word	0x40020000
 8004148:	40020400 	.word	0x40020400
 800414c:	40020800 	.word	0x40020800
 8004150:	40020c00 	.word	0x40020c00
 8004154:	40021000 	.word	0x40021000
 8004158:	40021400 	.word	0x40021400
 800415c:	40021800 	.word	0x40021800
 8004160:	40021c00 	.word	0x40021c00
 8004164:	40022000 	.word	0x40022000
 8004168:	40022400 	.word	0x40022400
 800416c:	40013c00 	.word	0x40013c00

08004170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]
 800417c:	4613      	mov	r3, r2
 800417e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004180:	787b      	ldrb	r3, [r7, #1]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004186:	887a      	ldrh	r2, [r7, #2]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800418c:	e003      	b.n	8004196 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800418e:	887b      	ldrh	r3, [r7, #2]
 8004190:	041a      	lsls	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	619a      	str	r2, [r3, #24]
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
	...

080041a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d101      	bne.n	80041b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e08b      	b.n	80042ce <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fe feb0 	bl	8002f30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2224      	movs	r2, #36	@ 0x24
 80041d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 0201 	bic.w	r2, r2, #1
 80041e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80041f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004204:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d107      	bne.n	800421e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	e006      	b.n	800422c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800422a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d108      	bne.n	8004246 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004242:	605a      	str	r2, [r3, #4]
 8004244:	e007      	b.n	8004256 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004254:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	6859      	ldr	r1, [r3, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <HAL_I2C_Init+0x134>)
 8004262:	430b      	orrs	r3, r1
 8004264:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68da      	ldr	r2, [r3, #12]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004274:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691a      	ldr	r2, [r3, #16]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	69d9      	ldr	r1, [r3, #28]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a1a      	ldr	r2, [r3, #32]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	02008000 	.word	0x02008000

080042dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d138      	bne.n	8004364 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d101      	bne.n	8004300 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e032      	b.n	8004366 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2224      	movs	r2, #36	@ 0x24
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f022 0201 	bic.w	r2, r2, #1
 800431e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800432e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6819      	ldr	r1, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2220      	movs	r2, #32
 8004354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004360:	2300      	movs	r3, #0
 8004362:	e000      	b.n	8004366 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004364:	2302      	movs	r3, #2
  }
}
 8004366:	4618      	mov	r0, r3
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004372:	b480      	push	{r7}
 8004374:	b085      	sub	sp, #20
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b20      	cmp	r3, #32
 8004386:	d139      	bne.n	80043fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004392:	2302      	movs	r3, #2
 8004394:	e033      	b.n	80043fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2224      	movs	r2, #36	@ 0x24
 80043a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0201 	bic.w	r2, r2, #1
 80043b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80043c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	e000      	b.n	80043fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80043fc:	2302      	movs	r3, #2
  }
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b086      	sub	sp, #24
 800440e:	af02      	add	r7, sp, #8
 8004410:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e108      	b.n	800462e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d106      	bne.n	800443c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fe fe3a 	bl	80030b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2203      	movs	r2, #3
 8004440:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800444a:	d102      	bne.n	8004452 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f002 f804 	bl	8006464 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	7c1a      	ldrb	r2, [r3, #16]
 8004464:	f88d 2000 	strb.w	r2, [sp]
 8004468:	3304      	adds	r3, #4
 800446a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800446c:	f001 ffa0 	bl	80063b0 <USB_CoreInit>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e0d5      	b.n	800462e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2100      	movs	r1, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f001 fffc 	bl	8006486 <USB_SetCurrentMode>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0c6      	b.n	800462e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044a0:	2300      	movs	r3, #0
 80044a2:	73fb      	strb	r3, [r7, #15]
 80044a4:	e04a      	b.n	800453c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80044a6:	7bfa      	ldrb	r2, [r7, #15]
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	00db      	lsls	r3, r3, #3
 80044ae:	4413      	add	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	440b      	add	r3, r1
 80044b4:	3315      	adds	r3, #21
 80044b6:	2201      	movs	r2, #1
 80044b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80044ba:	7bfa      	ldrb	r2, [r7, #15]
 80044bc:	6879      	ldr	r1, [r7, #4]
 80044be:	4613      	mov	r3, r2
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	4413      	add	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	440b      	add	r3, r1
 80044c8:	3314      	adds	r3, #20
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044ce:	7bfa      	ldrb	r2, [r7, #15]
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
 80044d2:	b298      	uxth	r0, r3
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4413      	add	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	440b      	add	r3, r1
 80044e0:	332e      	adds	r3, #46	@ 0x2e
 80044e2:	4602      	mov	r2, r0
 80044e4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044e6:	7bfa      	ldrb	r2, [r7, #15]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	00db      	lsls	r3, r3, #3
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	3318      	adds	r3, #24
 80044f6:	2200      	movs	r2, #0
 80044f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044fa:	7bfa      	ldrb	r2, [r7, #15]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	331c      	adds	r3, #28
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800450e:	7bfa      	ldrb	r2, [r7, #15]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	00db      	lsls	r3, r3, #3
 8004516:	4413      	add	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	3320      	adds	r3, #32
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004522:	7bfa      	ldrb	r2, [r7, #15]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	3324      	adds	r3, #36	@ 0x24
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004536:	7bfb      	ldrb	r3, [r7, #15]
 8004538:	3301      	adds	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	791b      	ldrb	r3, [r3, #4]
 8004540:	7bfa      	ldrb	r2, [r7, #15]
 8004542:	429a      	cmp	r2, r3
 8004544:	d3af      	bcc.n	80044a6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004546:	2300      	movs	r3, #0
 8004548:	73fb      	strb	r3, [r7, #15]
 800454a:	e044      	b.n	80045d6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800454c:	7bfa      	ldrb	r2, [r7, #15]
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	4413      	add	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800455e:	2200      	movs	r2, #0
 8004560:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004562:	7bfa      	ldrb	r2, [r7, #15]
 8004564:	6879      	ldr	r1, [r7, #4]
 8004566:	4613      	mov	r3, r2
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	440b      	add	r3, r1
 8004570:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004574:	7bfa      	ldrb	r2, [r7, #15]
 8004576:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004578:	7bfa      	ldrb	r2, [r7, #15]
 800457a:	6879      	ldr	r1, [r7, #4]
 800457c:	4613      	mov	r3, r2
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	4413      	add	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	440b      	add	r3, r1
 8004586:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800458e:	7bfa      	ldrb	r2, [r7, #15]
 8004590:	6879      	ldr	r1, [r7, #4]
 8004592:	4613      	mov	r3, r2
 8004594:	00db      	lsls	r3, r3, #3
 8004596:	4413      	add	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	440b      	add	r3, r1
 800459c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80045a4:	7bfa      	ldrb	r2, [r7, #15]
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	4613      	mov	r3, r2
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	4413      	add	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80045ba:	7bfa      	ldrb	r2, [r7, #15]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	4413      	add	r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
 80045d2:	3301      	adds	r3, #1
 80045d4:	73fb      	strb	r3, [r7, #15]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	791b      	ldrb	r3, [r3, #4]
 80045da:	7bfa      	ldrb	r2, [r7, #15]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d3b5      	bcc.n	800454c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6818      	ldr	r0, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	7c1a      	ldrb	r2, [r3, #16]
 80045e8:	f88d 2000 	strb.w	r2, [sp]
 80045ec:	3304      	adds	r3, #4
 80045ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045f0:	f001 ff96 	bl	8006520 <USB_DevInit>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d005      	beq.n	8004606 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2202      	movs	r2, #2
 80045fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e013      	b.n	800462e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	7b1b      	ldrb	r3, [r3, #12]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d102      	bne.n	8004622 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 f80b 	bl	8004638 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f002 f951 	bl	80068ce <USB_DevDisconnect>

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
	...

08004638 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004666:	4b05      	ldr	r3, [pc, #20]	@ (800467c <HAL_PCDEx_ActivateLPM+0x44>)
 8004668:	4313      	orrs	r3, r2
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	10000003 	.word	0x10000003

08004680 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004684:	4b05      	ldr	r3, [pc, #20]	@ (800469c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a04      	ldr	r2, [pc, #16]	@ (800469c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800468a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800468e:	6013      	str	r3, [r2, #0]
}
 8004690:	bf00      	nop
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40007000 	.word	0x40007000

080046a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80046a8:	2300      	movs	r3, #0
 80046aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e291      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 8087 	beq.w	80047d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046c4:	4b96      	ldr	r3, [pc, #600]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f003 030c 	and.w	r3, r3, #12
 80046cc:	2b04      	cmp	r3, #4
 80046ce:	d00c      	beq.n	80046ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046d0:	4b93      	ldr	r3, [pc, #588]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 030c 	and.w	r3, r3, #12
 80046d8:	2b08      	cmp	r3, #8
 80046da:	d112      	bne.n	8004702 <HAL_RCC_OscConfig+0x62>
 80046dc:	4b90      	ldr	r3, [pc, #576]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046e8:	d10b      	bne.n	8004702 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ea:	4b8d      	ldr	r3, [pc, #564]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d06c      	beq.n	80047d0 <HAL_RCC_OscConfig+0x130>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d168      	bne.n	80047d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e26b      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470a:	d106      	bne.n	800471a <HAL_RCC_OscConfig+0x7a>
 800470c:	4b84      	ldr	r3, [pc, #528]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a83      	ldr	r2, [pc, #524]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	e02e      	b.n	8004778 <HAL_RCC_OscConfig+0xd8>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10c      	bne.n	800473c <HAL_RCC_OscConfig+0x9c>
 8004722:	4b7f      	ldr	r3, [pc, #508]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a7e      	ldr	r2, [pc, #504]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004728:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	4b7c      	ldr	r3, [pc, #496]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a7b      	ldr	r2, [pc, #492]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004734:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	e01d      	b.n	8004778 <HAL_RCC_OscConfig+0xd8>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004744:	d10c      	bne.n	8004760 <HAL_RCC_OscConfig+0xc0>
 8004746:	4b76      	ldr	r3, [pc, #472]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a75      	ldr	r2, [pc, #468]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800474c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	4b73      	ldr	r3, [pc, #460]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a72      	ldr	r2, [pc, #456]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	e00b      	b.n	8004778 <HAL_RCC_OscConfig+0xd8>
 8004760:	4b6f      	ldr	r3, [pc, #444]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a6e      	ldr	r2, [pc, #440]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	4b6c      	ldr	r3, [pc, #432]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a6b      	ldr	r2, [pc, #428]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d013      	beq.n	80047a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004780:	f7fe fe6e 	bl	8003460 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004788:	f7fe fe6a 	bl	8003460 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b64      	cmp	r3, #100	@ 0x64
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e21f      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800479a:	4b61      	ldr	r3, [pc, #388]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f0      	beq.n	8004788 <HAL_RCC_OscConfig+0xe8>
 80047a6:	e014      	b.n	80047d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a8:	f7fe fe5a 	bl	8003460 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047b0:	f7fe fe56 	bl	8003460 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b64      	cmp	r3, #100	@ 0x64
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e20b      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047c2:	4b57      	ldr	r3, [pc, #348]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f0      	bne.n	80047b0 <HAL_RCC_OscConfig+0x110>
 80047ce:	e000      	b.n	80047d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d069      	beq.n	80048b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047de:	4b50      	ldr	r3, [pc, #320]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 030c 	and.w	r3, r3, #12
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00b      	beq.n	8004802 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ea:	4b4d      	ldr	r3, [pc, #308]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d11c      	bne.n	8004830 <HAL_RCC_OscConfig+0x190>
 80047f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d116      	bne.n	8004830 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004802:	4b47      	ldr	r3, [pc, #284]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d005      	beq.n	800481a <HAL_RCC_OscConfig+0x17a>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d001      	beq.n	800481a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e1df      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800481a:	4b41      	ldr	r3, [pc, #260]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	493d      	ldr	r1, [pc, #244]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800482a:	4313      	orrs	r3, r2
 800482c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800482e:	e040      	b.n	80048b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d023      	beq.n	8004880 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004838:	4b39      	ldr	r3, [pc, #228]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a38      	ldr	r2, [pc, #224]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004844:	f7fe fe0c 	bl	8003460 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800484c:	f7fe fe08 	bl	8003460 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e1bd      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800485e:	4b30      	ldr	r3, [pc, #192]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0f0      	beq.n	800484c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800486a:	4b2d      	ldr	r3, [pc, #180]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	4929      	ldr	r1, [pc, #164]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 800487a:	4313      	orrs	r3, r2
 800487c:	600b      	str	r3, [r1, #0]
 800487e:	e018      	b.n	80048b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004880:	4b27      	ldr	r3, [pc, #156]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a26      	ldr	r2, [pc, #152]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004886:	f023 0301 	bic.w	r3, r3, #1
 800488a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fe fde8 	bl	8003460 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004894:	f7fe fde4 	bl	8003460 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e199      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d038      	beq.n	8004930 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d019      	beq.n	80048fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048c6:	4b16      	ldr	r3, [pc, #88]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80048c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ca:	4a15      	ldr	r2, [pc, #84]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80048cc:	f043 0301 	orr.w	r3, r3, #1
 80048d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d2:	f7fe fdc5 	bl	8003460 <HAL_GetTick>
 80048d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d8:	e008      	b.n	80048ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048da:	f7fe fdc1 	bl	8003460 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e176      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80048ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0f0      	beq.n	80048da <HAL_RCC_OscConfig+0x23a>
 80048f8:	e01a      	b.n	8004930 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048fa:	4b09      	ldr	r3, [pc, #36]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 80048fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048fe:	4a08      	ldr	r2, [pc, #32]	@ (8004920 <HAL_RCC_OscConfig+0x280>)
 8004900:	f023 0301 	bic.w	r3, r3, #1
 8004904:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004906:	f7fe fdab 	bl	8003460 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800490c:	e00a      	b.n	8004924 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800490e:	f7fe fda7 	bl	8003460 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b02      	cmp	r3, #2
 800491a:	d903      	bls.n	8004924 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e15c      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
 8004920:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004924:	4b91      	ldr	r3, [pc, #580]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004926:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1ee      	bne.n	800490e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80a4 	beq.w	8004a86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800493e:	4b8b      	ldr	r3, [pc, #556]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10d      	bne.n	8004966 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800494a:	4b88      	ldr	r3, [pc, #544]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	4a87      	ldr	r2, [pc, #540]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004954:	6413      	str	r3, [r2, #64]	@ 0x40
 8004956:	4b85      	ldr	r3, [pc, #532]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004962:	2301      	movs	r3, #1
 8004964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004966:	4b82      	ldr	r3, [pc, #520]	@ (8004b70 <HAL_RCC_OscConfig+0x4d0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800496e:	2b00      	cmp	r3, #0
 8004970:	d118      	bne.n	80049a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004972:	4b7f      	ldr	r3, [pc, #508]	@ (8004b70 <HAL_RCC_OscConfig+0x4d0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a7e      	ldr	r2, [pc, #504]	@ (8004b70 <HAL_RCC_OscConfig+0x4d0>)
 8004978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800497c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800497e:	f7fe fd6f 	bl	8003460 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004984:	e008      	b.n	8004998 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004986:	f7fe fd6b 	bl	8003460 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b64      	cmp	r3, #100	@ 0x64
 8004992:	d901      	bls.n	8004998 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e120      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004998:	4b75      	ldr	r3, [pc, #468]	@ (8004b70 <HAL_RCC_OscConfig+0x4d0>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0f0      	beq.n	8004986 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d106      	bne.n	80049ba <HAL_RCC_OscConfig+0x31a>
 80049ac:	4b6f      	ldr	r3, [pc, #444]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b0:	4a6e      	ldr	r2, [pc, #440]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049b2:	f043 0301 	orr.w	r3, r3, #1
 80049b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80049b8:	e02d      	b.n	8004a16 <HAL_RCC_OscConfig+0x376>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10c      	bne.n	80049dc <HAL_RCC_OscConfig+0x33c>
 80049c2:	4b6a      	ldr	r3, [pc, #424]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c6:	4a69      	ldr	r2, [pc, #420]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049c8:	f023 0301 	bic.w	r3, r3, #1
 80049cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ce:	4b67      	ldr	r3, [pc, #412]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d2:	4a66      	ldr	r2, [pc, #408]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049d4:	f023 0304 	bic.w	r3, r3, #4
 80049d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80049da:	e01c      	b.n	8004a16 <HAL_RCC_OscConfig+0x376>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	2b05      	cmp	r3, #5
 80049e2:	d10c      	bne.n	80049fe <HAL_RCC_OscConfig+0x35e>
 80049e4:	4b61      	ldr	r3, [pc, #388]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e8:	4a60      	ldr	r2, [pc, #384]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049ea:	f043 0304 	orr.w	r3, r3, #4
 80049ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80049f0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f4:	4a5d      	ldr	r2, [pc, #372]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 80049f6:	f043 0301 	orr.w	r3, r3, #1
 80049fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80049fc:	e00b      	b.n	8004a16 <HAL_RCC_OscConfig+0x376>
 80049fe:	4b5b      	ldr	r3, [pc, #364]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a02:	4a5a      	ldr	r2, [pc, #360]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a04:	f023 0301 	bic.w	r3, r3, #1
 8004a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a0a:	4b58      	ldr	r3, [pc, #352]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a0e:	4a57      	ldr	r2, [pc, #348]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a10:	f023 0304 	bic.w	r3, r3, #4
 8004a14:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d015      	beq.n	8004a4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a1e:	f7fe fd1f 	bl	8003460 <HAL_GetTick>
 8004a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a24:	e00a      	b.n	8004a3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a26:	f7fe fd1b 	bl	8003460 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e0ce      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0ee      	beq.n	8004a26 <HAL_RCC_OscConfig+0x386>
 8004a48:	e014      	b.n	8004a74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4a:	f7fe fd09 	bl	8003460 <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a50:	e00a      	b.n	8004a68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a52:	f7fe fd05 	bl	8003460 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e0b8      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a68:	4b40      	ldr	r3, [pc, #256]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1ee      	bne.n	8004a52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a74:	7dfb      	ldrb	r3, [r7, #23]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d105      	bne.n	8004a86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	4a3b      	ldr	r2, [pc, #236]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a84:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 80a4 	beq.w	8004bd8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a90:	4b36      	ldr	r3, [pc, #216]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 030c 	and.w	r3, r3, #12
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d06b      	beq.n	8004b74 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d149      	bne.n	8004b38 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aa4:	4b31      	ldr	r3, [pc, #196]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a30      	ldr	r2, [pc, #192]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004aaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab0:	f7fe fcd6 	bl	8003460 <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ab6:	e008      	b.n	8004aca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ab8:	f7fe fcd2 	bl	8003460 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e087      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aca:	4b28      	ldr	r3, [pc, #160]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f0      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	69da      	ldr	r2, [r3, #28]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	019b      	lsls	r3, r3, #6
 8004ae6:	431a      	orrs	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aec:	085b      	lsrs	r3, r3, #1
 8004aee:	3b01      	subs	r3, #1
 8004af0:	041b      	lsls	r3, r3, #16
 8004af2:	431a      	orrs	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af8:	061b      	lsls	r3, r3, #24
 8004afa:	4313      	orrs	r3, r2
 8004afc:	4a1b      	ldr	r2, [pc, #108]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004afe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b02:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b04:	4b19      	ldr	r3, [pc, #100]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a18      	ldr	r2, [pc, #96]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b10:	f7fe fca6 	bl	8003460 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b18:	f7fe fca2 	bl	8003460 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e057      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b2a:	4b10      	ldr	r3, [pc, #64]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCC_OscConfig+0x478>
 8004b36:	e04f      	b.n	8004bd8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b38:	4b0c      	ldr	r3, [pc, #48]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b44:	f7fe fc8c 	bl	8003460 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4c:	f7fe fc88 	bl	8003460 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e03d      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b5e:	4b03      	ldr	r3, [pc, #12]	@ (8004b6c <HAL_RCC_OscConfig+0x4cc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f0      	bne.n	8004b4c <HAL_RCC_OscConfig+0x4ac>
 8004b6a:	e035      	b.n	8004bd8 <HAL_RCC_OscConfig+0x538>
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004b74:	4b1b      	ldr	r3, [pc, #108]	@ (8004be4 <HAL_RCC_OscConfig+0x544>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d028      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d121      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d11a      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004baa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d111      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bba:	085b      	lsrs	r3, r3, #1
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d107      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d001      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e000      	b.n	8004bda <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40023800 	.word	0x40023800

08004be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e0d0      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c00:	4b6a      	ldr	r3, [pc, #424]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 030f 	and.w	r3, r3, #15
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d910      	bls.n	8004c30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c0e:	4b67      	ldr	r3, [pc, #412]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f023 020f 	bic.w	r2, r3, #15
 8004c16:	4965      	ldr	r1, [pc, #404]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c1e:	4b63      	ldr	r3, [pc, #396]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	683a      	ldr	r2, [r7, #0]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d001      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e0b8      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d020      	beq.n	8004c7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c48:	4b59      	ldr	r3, [pc, #356]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	4a58      	ldr	r2, [pc, #352]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0308 	and.w	r3, r3, #8
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d005      	beq.n	8004c6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c60:	4b53      	ldr	r3, [pc, #332]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	4a52      	ldr	r2, [pc, #328]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c6c:	4b50      	ldr	r3, [pc, #320]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	494d      	ldr	r1, [pc, #308]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d040      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d107      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c92:	4b47      	ldr	r3, [pc, #284]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d115      	bne.n	8004cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e07f      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d107      	bne.n	8004cba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004caa:	4b41      	ldr	r3, [pc, #260]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d109      	bne.n	8004cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e073      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cba:	4b3d      	ldr	r3, [pc, #244]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e06b      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cca:	4b39      	ldr	r3, [pc, #228]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f023 0203 	bic.w	r2, r3, #3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	4936      	ldr	r1, [pc, #216]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cdc:	f7fe fbc0 	bl	8003460 <HAL_GetTick>
 8004ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce2:	e00a      	b.n	8004cfa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce4:	f7fe fbbc 	bl	8003460 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e053      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 020c 	and.w	r2, r3, #12
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d1eb      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d0c:	4b27      	ldr	r3, [pc, #156]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 030f 	and.w	r3, r3, #15
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d210      	bcs.n	8004d3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1a:	4b24      	ldr	r3, [pc, #144]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f023 020f 	bic.w	r2, r3, #15
 8004d22:	4922      	ldr	r1, [pc, #136]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d2a:	4b20      	ldr	r3, [pc, #128]	@ (8004dac <HAL_RCC_ClockConfig+0x1c4>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 030f 	and.w	r3, r3, #15
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d001      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e032      	b.n	8004da2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d48:	4b19      	ldr	r3, [pc, #100]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	4916      	ldr	r1, [pc, #88]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d009      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d66:	4b12      	ldr	r3, [pc, #72]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	490e      	ldr	r1, [pc, #56]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d7a:	f000 f821 	bl	8004dc0 <HAL_RCC_GetSysClockFreq>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <HAL_RCC_ClockConfig+0x1c8>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	091b      	lsrs	r3, r3, #4
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	490a      	ldr	r1, [pc, #40]	@ (8004db4 <HAL_RCC_ClockConfig+0x1cc>)
 8004d8c:	5ccb      	ldrb	r3, [r1, r3]
 8004d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004d92:	4a09      	ldr	r2, [pc, #36]	@ (8004db8 <HAL_RCC_ClockConfig+0x1d0>)
 8004d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004d96:	4b09      	ldr	r3, [pc, #36]	@ (8004dbc <HAL_RCC_ClockConfig+0x1d4>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fe fb1c 	bl	80033d8 <HAL_InitTick>

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	40023c00 	.word	0x40023c00
 8004db0:	40023800 	.word	0x40023800
 8004db4:	08008b24 	.word	0x08008b24
 8004db8:	20000000 	.word	0x20000000
 8004dbc:	20000004 	.word	0x20000004

08004dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dc4:	b094      	sub	sp, #80	@ 0x50
 8004dc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dcc:	2300      	movs	r3, #0
 8004dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dd8:	4b79      	ldr	r3, [pc, #484]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 030c 	and.w	r3, r3, #12
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d00d      	beq.n	8004e00 <HAL_RCC_GetSysClockFreq+0x40>
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	f200 80e1 	bhi.w	8004fac <HAL_RCC_GetSysClockFreq+0x1ec>
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d002      	beq.n	8004df4 <HAL_RCC_GetSysClockFreq+0x34>
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	d003      	beq.n	8004dfa <HAL_RCC_GetSysClockFreq+0x3a>
 8004df2:	e0db      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004df4:	4b73      	ldr	r3, [pc, #460]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004df8:	e0db      	b.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004dfa:	4b73      	ldr	r3, [pc, #460]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004dfe:	e0d8      	b.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e00:	4b6f      	ldr	r3, [pc, #444]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d063      	beq.n	8004ede <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e16:	4b6a      	ldr	r3, [pc, #424]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	099b      	lsrs	r3, r3, #6
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e28:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004e32:	4622      	mov	r2, r4
 8004e34:	462b      	mov	r3, r5
 8004e36:	f04f 0000 	mov.w	r0, #0
 8004e3a:	f04f 0100 	mov.w	r1, #0
 8004e3e:	0159      	lsls	r1, r3, #5
 8004e40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e44:	0150      	lsls	r0, r2, #5
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	1a51      	subs	r1, r2, r1
 8004e4e:	6139      	str	r1, [r7, #16]
 8004e50:	4629      	mov	r1, r5
 8004e52:	eb63 0301 	sbc.w	r3, r3, r1
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e64:	4659      	mov	r1, fp
 8004e66:	018b      	lsls	r3, r1, #6
 8004e68:	4651      	mov	r1, sl
 8004e6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e6e:	4651      	mov	r1, sl
 8004e70:	018a      	lsls	r2, r1, #6
 8004e72:	4651      	mov	r1, sl
 8004e74:	ebb2 0801 	subs.w	r8, r2, r1
 8004e78:	4659      	mov	r1, fp
 8004e7a:	eb63 0901 	sbc.w	r9, r3, r1
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e92:	4690      	mov	r8, r2
 8004e94:	4699      	mov	r9, r3
 8004e96:	4623      	mov	r3, r4
 8004e98:	eb18 0303 	adds.w	r3, r8, r3
 8004e9c:	60bb      	str	r3, [r7, #8]
 8004e9e:	462b      	mov	r3, r5
 8004ea0:	eb49 0303 	adc.w	r3, r9, r3
 8004ea4:	60fb      	str	r3, [r7, #12]
 8004ea6:	f04f 0200 	mov.w	r2, #0
 8004eaa:	f04f 0300 	mov.w	r3, #0
 8004eae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004eb2:	4629      	mov	r1, r5
 8004eb4:	024b      	lsls	r3, r1, #9
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ebc:	4621      	mov	r1, r4
 8004ebe:	024a      	lsls	r2, r1, #9
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ecc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ed0:	f7fb feba 	bl	8000c48 <__aeabi_uldivmod>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4613      	mov	r3, r2
 8004eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004edc:	e058      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ede:	4b38      	ldr	r3, [pc, #224]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	099b      	lsrs	r3, r3, #6
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	4611      	mov	r1, r2
 8004eea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004eee:	623b      	str	r3, [r7, #32]
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ef4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ef8:	4642      	mov	r2, r8
 8004efa:	464b      	mov	r3, r9
 8004efc:	f04f 0000 	mov.w	r0, #0
 8004f00:	f04f 0100 	mov.w	r1, #0
 8004f04:	0159      	lsls	r1, r3, #5
 8004f06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f0a:	0150      	lsls	r0, r2, #5
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4641      	mov	r1, r8
 8004f12:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f16:	4649      	mov	r1, r9
 8004f18:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f1c:	f04f 0200 	mov.w	r2, #0
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f30:	ebb2 040a 	subs.w	r4, r2, sl
 8004f34:	eb63 050b 	sbc.w	r5, r3, fp
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	00eb      	lsls	r3, r5, #3
 8004f42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f46:	00e2      	lsls	r2, r4, #3
 8004f48:	4614      	mov	r4, r2
 8004f4a:	461d      	mov	r5, r3
 8004f4c:	4643      	mov	r3, r8
 8004f4e:	18e3      	adds	r3, r4, r3
 8004f50:	603b      	str	r3, [r7, #0]
 8004f52:	464b      	mov	r3, r9
 8004f54:	eb45 0303 	adc.w	r3, r5, r3
 8004f58:	607b      	str	r3, [r7, #4]
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f66:	4629      	mov	r1, r5
 8004f68:	028b      	lsls	r3, r1, #10
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f70:	4621      	mov	r1, r4
 8004f72:	028a      	lsls	r2, r1, #10
 8004f74:	4610      	mov	r0, r2
 8004f76:	4619      	mov	r1, r3
 8004f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	61bb      	str	r3, [r7, #24]
 8004f7e:	61fa      	str	r2, [r7, #28]
 8004f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f84:	f7fb fe60 	bl	8000c48 <__aeabi_uldivmod>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004f90:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	0c1b      	lsrs	r3, r3, #16
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004fa0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004faa:	e002      	b.n	8004fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fac:	4b05      	ldr	r3, [pc, #20]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3750      	adds	r7, #80	@ 0x50
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fbe:	bf00      	nop
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	00f42400 	.word	0x00f42400
 8004fc8:	007a1200 	.word	0x007a1200

08004fcc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd0:	4b03      	ldr	r3, [pc, #12]	@ (8004fe0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	20000000 	.word	0x20000000

08004fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fe8:	f7ff fff0 	bl	8004fcc <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b05      	ldr	r3, [pc, #20]	@ (8005004 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	0a9b      	lsrs	r3, r3, #10
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4903      	ldr	r1, [pc, #12]	@ (8005008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005000:	4618      	mov	r0, r3
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40023800 	.word	0x40023800
 8005008:	08008b34 	.word	0x08008b34

0800500c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005010:	f7ff ffdc 	bl	8004fcc <HAL_RCC_GetHCLKFreq>
 8005014:	4602      	mov	r2, r0
 8005016:	4b05      	ldr	r3, [pc, #20]	@ (800502c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	0b5b      	lsrs	r3, r3, #13
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	4903      	ldr	r1, [pc, #12]	@ (8005030 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005022:	5ccb      	ldrb	r3, [r1, r3]
 8005024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005028:	4618      	mov	r0, r3
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40023800 	.word	0x40023800
 8005030:	08008b34 	.word	0x08008b34

08005034 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800503c:	2300      	movs	r3, #0
 800503e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005040:	2300      	movs	r3, #0
 8005042:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005044:	2300      	movs	r3, #0
 8005046:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005048:	2300      	movs	r3, #0
 800504a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800504c:	2300      	movs	r3, #0
 800504e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d012      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800505c:	4b69      	ldr	r3, [pc, #420]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	4a68      	ldr	r2, [pc, #416]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005062:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005066:	6093      	str	r3, [r2, #8]
 8005068:	4b66      	ldr	r3, [pc, #408]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005070:	4964      	ldr	r1, [pc, #400]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005072:	4313      	orrs	r3, r2
 8005074:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800507e:	2301      	movs	r3, #1
 8005080:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d017      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800508e:	4b5d      	ldr	r3, [pc, #372]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005090:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005094:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800509c:	4959      	ldr	r1, [pc, #356]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ac:	d101      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80050ae:	2301      	movs	r3, #1
 80050b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80050ba:	2301      	movs	r3, #1
 80050bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d017      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	494a      	ldr	r1, [pc, #296]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050e8:	d101      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80050ea:	2301      	movs	r3, #1
 80050ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80050f6:	2301      	movs	r3, #1
 80050f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005106:	2301      	movs	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0320 	and.w	r3, r3, #32
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 808b 	beq.w	800522e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005118:	4b3a      	ldr	r3, [pc, #232]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800511a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511c:	4a39      	ldr	r2, [pc, #228]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800511e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005122:	6413      	str	r3, [r2, #64]	@ 0x40
 8005124:	4b37      	ldr	r3, [pc, #220]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800512c:	60bb      	str	r3, [r7, #8]
 800512e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005130:	4b35      	ldr	r3, [pc, #212]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a34      	ldr	r2, [pc, #208]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800513a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800513c:	f7fe f990 	bl	8003460 <HAL_GetTick>
 8005140:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005142:	e008      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005144:	f7fe f98c 	bl	8003460 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	2b64      	cmp	r3, #100	@ 0x64
 8005150:	d901      	bls.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e357      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005156:	4b2c      	ldr	r3, [pc, #176]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0f0      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005162:	4b28      	ldr	r3, [pc, #160]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800516a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d035      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	429a      	cmp	r2, r3
 800517e:	d02e      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005180:	4b20      	ldr	r3, [pc, #128]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005184:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005188:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800518a:	4b1e      	ldr	r3, [pc, #120]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800518c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800518e:	4a1d      	ldr	r2, [pc, #116]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005194:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005196:	4b1b      	ldr	r3, [pc, #108]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800519a:	4a1a      	ldr	r2, [pc, #104]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800519c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80051a2:	4a18      	ldr	r2, [pc, #96]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051a8:	4b16      	ldr	r3, [pc, #88]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d114      	bne.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7fe f954 	bl	8003460 <HAL_GetTick>
 80051b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ba:	e00a      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051bc:	f7fe f950 	bl	8003460 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d901      	bls.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e319      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0ee      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ea:	d111      	bne.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80051ec:	4b05      	ldr	r3, [pc, #20]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80051f8:	4b04      	ldr	r3, [pc, #16]	@ (800520c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80051fa:	400b      	ands	r3, r1
 80051fc:	4901      	ldr	r1, [pc, #4]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	608b      	str	r3, [r1, #8]
 8005202:	e00b      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005204:	40023800 	.word	0x40023800
 8005208:	40007000 	.word	0x40007000
 800520c:	0ffffcff 	.word	0x0ffffcff
 8005210:	4baa      	ldr	r3, [pc, #680]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	4aa9      	ldr	r2, [pc, #676]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005216:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800521a:	6093      	str	r3, [r2, #8]
 800521c:	4ba7      	ldr	r3, [pc, #668]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800521e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005228:	49a4      	ldr	r1, [pc, #656]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800522a:	4313      	orrs	r3, r2
 800522c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	2b00      	cmp	r3, #0
 8005238:	d010      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800523a:	4ba0      	ldr	r3, [pc, #640]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800523c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005240:	4a9e      	ldr	r2, [pc, #632]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005242:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005246:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800524a:	4b9c      	ldr	r3, [pc, #624]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800524c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005254:	4999      	ldr	r1, [pc, #612]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005256:	4313      	orrs	r3, r2
 8005258:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00a      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005268:	4b94      	ldr	r3, [pc, #592]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800526a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800526e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005276:	4991      	ldr	r1, [pc, #580]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005278:	4313      	orrs	r3, r2
 800527a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00a      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800528a:	4b8c      	ldr	r3, [pc, #560]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800528c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005290:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005298:	4988      	ldr	r1, [pc, #544]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800529a:	4313      	orrs	r3, r2
 800529c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00a      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052ac:	4b83      	ldr	r3, [pc, #524]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ba:	4980      	ldr	r1, [pc, #512]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00a      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80052ce:	4b7b      	ldr	r3, [pc, #492]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052dc:	4977      	ldr	r1, [pc, #476]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00a      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052f0:	4b72      	ldr	r3, [pc, #456]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f6:	f023 0203 	bic.w	r2, r3, #3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	496f      	ldr	r1, [pc, #444]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00a      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005312:	4b6a      	ldr	r3, [pc, #424]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005318:	f023 020c 	bic.w	r2, r3, #12
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005320:	4966      	ldr	r1, [pc, #408]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00a      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005334:	4b61      	ldr	r3, [pc, #388]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005342:	495e      	ldr	r1, [pc, #376]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005344:	4313      	orrs	r3, r2
 8005346:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005356:	4b59      	ldr	r3, [pc, #356]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800535c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005364:	4955      	ldr	r1, [pc, #340]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005366:	4313      	orrs	r3, r2
 8005368:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00a      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005378:	4b50      	ldr	r3, [pc, #320]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800537a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005386:	494d      	ldr	r1, [pc, #308]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800539a:	4b48      	ldr	r3, [pc, #288]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800539c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a8:	4944      	ldr	r1, [pc, #272]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00a      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80053bc:	4b3f      	ldr	r3, [pc, #252]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ca:	493c      	ldr	r1, [pc, #240]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00a      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80053de:	4b37      	ldr	r3, [pc, #220]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053ec:	4933      	ldr	r1, [pc, #204]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00a      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005400:	4b2e      	ldr	r3, [pc, #184]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005406:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800540e:	492b      	ldr	r1, [pc, #172]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d011      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005422:	4b26      	ldr	r3, [pc, #152]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005428:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005430:	4922      	ldr	r1, [pc, #136]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005432:	4313      	orrs	r3, r2
 8005434:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800543c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005440:	d101      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005442:	2301      	movs	r3, #1
 8005444:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005452:	2301      	movs	r3, #1
 8005454:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00a      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005462:	4b16      	ldr	r3, [pc, #88]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005468:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005470:	4912      	ldr	r1, [pc, #72]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005472:	4313      	orrs	r3, r2
 8005474:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00b      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005484:	4b0d      	ldr	r3, [pc, #52]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005494:	4909      	ldr	r1, [pc, #36]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005496:	4313      	orrs	r3, r2
 8005498:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d006      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80d9 	beq.w	8005662 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054b0:	4b02      	ldr	r3, [pc, #8]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a01      	ldr	r2, [pc, #4]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054ba:	e001      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80054bc:	40023800 	.word	0x40023800
 80054c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054c2:	f7fd ffcd 	bl	8003460 <HAL_GetTick>
 80054c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054c8:	e008      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80054ca:	f7fd ffc9 	bl	8003460 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b64      	cmp	r3, #100	@ 0x64
 80054d6:	d901      	bls.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e194      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054dc:	4b6c      	ldr	r3, [pc, #432]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1f0      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d021      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d11d      	bne.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80054fc:	4b64      	ldr	r3, [pc, #400]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005502:	0c1b      	lsrs	r3, r3, #16
 8005504:	f003 0303 	and.w	r3, r3, #3
 8005508:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800550a:	4b61      	ldr	r3, [pc, #388]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800550c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005510:	0e1b      	lsrs	r3, r3, #24
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	019a      	lsls	r2, r3, #6
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	041b      	lsls	r3, r3, #16
 8005522:	431a      	orrs	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	061b      	lsls	r3, r3, #24
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	071b      	lsls	r3, r3, #28
 8005530:	4957      	ldr	r1, [pc, #348]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d004      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005548:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800554c:	d00a      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005556:	2b00      	cmp	r3, #0
 8005558:	d02e      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005562:	d129      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005564:	4b4a      	ldr	r3, [pc, #296]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005566:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800556a:	0c1b      	lsrs	r3, r3, #16
 800556c:	f003 0303 	and.w	r3, r3, #3
 8005570:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005572:	4b47      	ldr	r3, [pc, #284]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005574:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005578:	0f1b      	lsrs	r3, r3, #28
 800557a:	f003 0307 	and.w	r3, r3, #7
 800557e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	019a      	lsls	r2, r3, #6
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	041b      	lsls	r3, r3, #16
 800558a:	431a      	orrs	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	061b      	lsls	r3, r3, #24
 8005592:	431a      	orrs	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	071b      	lsls	r3, r3, #28
 8005598:	493d      	ldr	r1, [pc, #244]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800559a:	4313      	orrs	r3, r2
 800559c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80055a0:	4b3b      	ldr	r3, [pc, #236]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055a6:	f023 021f 	bic.w	r2, r3, #31
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ae:	3b01      	subs	r3, #1
 80055b0:	4937      	ldr	r1, [pc, #220]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01d      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80055c4:	4b32      	ldr	r3, [pc, #200]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055ca:	0e1b      	lsrs	r3, r3, #24
 80055cc:	f003 030f 	and.w	r3, r3, #15
 80055d0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80055d2:	4b2f      	ldr	r3, [pc, #188]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055d8:	0f1b      	lsrs	r3, r3, #28
 80055da:	f003 0307 	and.w	r3, r3, #7
 80055de:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	019a      	lsls	r2, r3, #6
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	041b      	lsls	r3, r3, #16
 80055ec:	431a      	orrs	r2, r3
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	061b      	lsls	r3, r3, #24
 80055f2:	431a      	orrs	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	071b      	lsls	r3, r3, #28
 80055f8:	4925      	ldr	r1, [pc, #148]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d011      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	019a      	lsls	r2, r3, #6
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	041b      	lsls	r3, r3, #16
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	061b      	lsls	r3, r3, #24
 8005620:	431a      	orrs	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	071b      	lsls	r3, r3, #28
 8005628:	4919      	ldr	r1, [pc, #100]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800562a:	4313      	orrs	r3, r2
 800562c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005630:	4b17      	ldr	r3, [pc, #92]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a16      	ldr	r2, [pc, #88]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005636:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800563a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800563c:	f7fd ff10 	bl	8003460 <HAL_GetTick>
 8005640:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005644:	f7fd ff0c 	bl	8003460 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b64      	cmp	r3, #100	@ 0x64
 8005650:	d901      	bls.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e0d7      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005656:	4b0e      	ldr	r3, [pc, #56]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f0      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	2b01      	cmp	r3, #1
 8005666:	f040 80cd 	bne.w	8005804 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800566a:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a08      	ldr	r2, [pc, #32]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005674:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005676:	f7fd fef3 	bl	8003460 <HAL_GetTick>
 800567a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800567c:	e00a      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800567e:	f7fd feef 	bl	8003460 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b64      	cmp	r3, #100	@ 0x64
 800568a:	d903      	bls.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e0ba      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005690:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005694:	4b5e      	ldr	r3, [pc, #376]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800569c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056a0:	d0ed      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d009      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d02e      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d12a      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056ca:	4b51      	ldr	r3, [pc, #324]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d0:	0c1b      	lsrs	r3, r3, #16
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056de:	0f1b      	lsrs	r3, r3, #28
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	019a      	lsls	r2, r3, #6
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	041b      	lsls	r3, r3, #16
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	061b      	lsls	r3, r3, #24
 80056f8:	431a      	orrs	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	071b      	lsls	r3, r3, #28
 80056fe:	4944      	ldr	r1, [pc, #272]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005700:	4313      	orrs	r3, r2
 8005702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005706:	4b42      	ldr	r3, [pc, #264]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800570c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	3b01      	subs	r3, #1
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	493d      	ldr	r1, [pc, #244]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d022      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005730:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005734:	d11d      	bne.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005736:	4b36      	ldr	r3, [pc, #216]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573c:	0e1b      	lsrs	r3, r3, #24
 800573e:	f003 030f 	and.w	r3, r3, #15
 8005742:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005744:	4b32      	ldr	r3, [pc, #200]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574a:	0f1b      	lsrs	r3, r3, #28
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	019a      	lsls	r2, r3, #6
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	041b      	lsls	r3, r3, #16
 800575e:	431a      	orrs	r2, r3
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	061b      	lsls	r3, r3, #24
 8005764:	431a      	orrs	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	071b      	lsls	r3, r3, #28
 800576a:	4929      	ldr	r1, [pc, #164]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0308 	and.w	r3, r3, #8
 800577a:	2b00      	cmp	r3, #0
 800577c:	d028      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800577e:	4b24      	ldr	r3, [pc, #144]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005784:	0e1b      	lsrs	r3, r3, #24
 8005786:	f003 030f 	and.w	r3, r3, #15
 800578a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800578c:	4b20      	ldr	r3, [pc, #128]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800578e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005792:	0c1b      	lsrs	r3, r3, #16
 8005794:	f003 0303 	and.w	r3, r3, #3
 8005798:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	019a      	lsls	r2, r3, #6
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	041b      	lsls	r3, r3, #16
 80057a4:	431a      	orrs	r2, r3
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	431a      	orrs	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	69db      	ldr	r3, [r3, #28]
 80057b0:	071b      	lsls	r3, r3, #28
 80057b2:	4917      	ldr	r1, [pc, #92]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80057ba:	4b15      	ldr	r3, [pc, #84]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c8:	4911      	ldr	r1, [pc, #68]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80057d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a0e      	ldr	r2, [pc, #56]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057dc:	f7fd fe40 	bl	8003460 <HAL_GetTick>
 80057e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80057e2:	e008      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80057e4:	f7fd fe3c 	bl	8003460 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b64      	cmp	r3, #100	@ 0x64
 80057f0:	d901      	bls.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e007      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80057f6:	4b06      	ldr	r3, [pc, #24]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005802:	d1ef      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3720      	adds	r7, #32
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023800 	.word	0x40023800

08005814 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e040      	b.n	80058a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fd fbda 	bl	8002ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2224      	movs	r2, #36	@ 0x24
 8005840:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 0201 	bic.w	r2, r2, #1
 8005850:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005856:	2b00      	cmp	r3, #0
 8005858:	d002      	beq.n	8005860 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 fbde 	bl	800601c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f977 	bl	8005b54 <UART_SetConfig>
 8005866:	4603      	mov	r3, r0
 8005868:	2b01      	cmp	r3, #1
 800586a:	d101      	bne.n	8005870 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e01b      	b.n	80058a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800587e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800588e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f042 0201 	orr.w	r2, r2, #1
 800589e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fc5d 	bl	8006160 <UART_CheckIdleState>
 80058a6:	4603      	mov	r3, r0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3708      	adds	r7, #8
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	@ 0x28
 80058b4:	af02      	add	r7, sp, #8
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	603b      	str	r3, [r7, #0]
 80058bc:	4613      	mov	r3, r2
 80058be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d177      	bne.n	80059b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d002      	beq.n	80058d4 <HAL_UART_Transmit+0x24>
 80058ce:	88fb      	ldrh	r3, [r7, #6]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d101      	bne.n	80058d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e070      	b.n	80059ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2221      	movs	r2, #33	@ 0x21
 80058e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058e6:	f7fd fdbb 	bl	8003460 <HAL_GetTick>
 80058ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	88fa      	ldrh	r2, [r7, #6]
 80058f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	88fa      	ldrh	r2, [r7, #6]
 80058f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005904:	d108      	bne.n	8005918 <HAL_UART_Transmit+0x68>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d104      	bne.n	8005918 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800590e:	2300      	movs	r3, #0
 8005910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	61bb      	str	r3, [r7, #24]
 8005916:	e003      	b.n	8005920 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800591c:	2300      	movs	r3, #0
 800591e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005920:	e02f      	b.n	8005982 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2200      	movs	r2, #0
 800592a:	2180      	movs	r1, #128	@ 0x80
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 fc6e 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d004      	beq.n	8005942 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e03b      	b.n	80059ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10b      	bne.n	8005960 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	461a      	mov	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005956:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	3302      	adds	r3, #2
 800595c:	61bb      	str	r3, [r7, #24]
 800595e:	e007      	b.n	8005970 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	3301      	adds	r3, #1
 800596e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1c9      	bne.n	8005922 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2200      	movs	r2, #0
 8005996:	2140      	movs	r1, #64	@ 0x40
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fc38 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 800599e:	4603      	mov	r3, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d004      	beq.n	80059ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2220      	movs	r2, #32
 80059a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e005      	b.n	80059ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2220      	movs	r2, #32
 80059b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	e000      	b.n	80059ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80059b8:	2302      	movs	r3, #2
  }
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3720      	adds	r7, #32
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b08a      	sub	sp, #40	@ 0x28
 80059c6:	af02      	add	r7, sp, #8
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	603b      	str	r3, [r7, #0]
 80059ce:	4613      	mov	r3, r2
 80059d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059d8:	2b20      	cmp	r3, #32
 80059da:	f040 80b5 	bne.w	8005b48 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <HAL_UART_Receive+0x28>
 80059e4:	88fb      	ldrh	r3, [r7, #6]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e0ad      	b.n	8005b4a <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2222      	movs	r2, #34	@ 0x22
 80059fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a04:	f7fd fd2c 	bl	8003460 <HAL_GetTick>
 8005a08:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	88fa      	ldrh	r2, [r7, #6]
 8005a0e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	88fa      	ldrh	r2, [r7, #6]
 8005a16:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a22:	d10e      	bne.n	8005a42 <HAL_UART_Receive+0x80>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d105      	bne.n	8005a38 <HAL_UART_Receive+0x76>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005a32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a36:	e02d      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	22ff      	movs	r2, #255	@ 0xff
 8005a3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a40:	e028      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10d      	bne.n	8005a66 <HAL_UART_Receive+0xa4>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d104      	bne.n	8005a5c <HAL_UART_Receive+0x9a>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	22ff      	movs	r2, #255	@ 0xff
 8005a56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a5a:	e01b      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	227f      	movs	r2, #127	@ 0x7f
 8005a60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a64:	e016      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a6e:	d10d      	bne.n	8005a8c <HAL_UART_Receive+0xca>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d104      	bne.n	8005a82 <HAL_UART_Receive+0xc0>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	227f      	movs	r2, #127	@ 0x7f
 8005a7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a80:	e008      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	223f      	movs	r2, #63	@ 0x3f
 8005a86:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a8a:	e003      	b.n	8005a94 <HAL_UART_Receive+0xd2>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005a9a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aa4:	d108      	bne.n	8005ab8 <HAL_UART_Receive+0xf6>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d104      	bne.n	8005ab8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	e003      	b.n	8005ac0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005abc:	2300      	movs	r3, #0
 8005abe:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005ac0:	e036      	b.n	8005b30 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2120      	movs	r1, #32
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f000 fb9e 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e032      	b.n	8005b4a <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10c      	bne.n	8005b04 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af0:	b29a      	uxth	r2, r3
 8005af2:	8a7b      	ldrh	r3, [r7, #18]
 8005af4:	4013      	ands	r3, r2
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	3302      	adds	r3, #2
 8005b00:	61bb      	str	r3, [r7, #24]
 8005b02:	e00c      	b.n	8005b1e <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	8a7b      	ldrh	r3, [r7, #18]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	4013      	ands	r3, r2
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	3b01      	subs	r3, #1
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1c2      	bne.n	8005ac2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	e000      	b.n	8005b4a <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005b48:	2302      	movs	r3, #2
  }
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3720      	adds	r7, #32
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
	...

08005b54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	4ba6      	ldr	r3, [pc, #664]	@ (8005e18 <UART_SetConfig+0x2c4>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	6979      	ldr	r1, [r7, #20]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a94      	ldr	r2, [pc, #592]	@ (8005e1c <UART_SetConfig+0x2c8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d120      	bne.n	8005c12 <UART_SetConfig+0xbe>
 8005bd0:	4b93      	ldr	r3, [pc, #588]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b03      	cmp	r3, #3
 8005bdc:	d816      	bhi.n	8005c0c <UART_SetConfig+0xb8>
 8005bde:	a201      	add	r2, pc, #4	@ (adr r2, 8005be4 <UART_SetConfig+0x90>)
 8005be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be4:	08005bf5 	.word	0x08005bf5
 8005be8:	08005c01 	.word	0x08005c01
 8005bec:	08005bfb 	.word	0x08005bfb
 8005bf0:	08005c07 	.word	0x08005c07
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	77fb      	strb	r3, [r7, #31]
 8005bf8:	e150      	b.n	8005e9c <UART_SetConfig+0x348>
 8005bfa:	2302      	movs	r3, #2
 8005bfc:	77fb      	strb	r3, [r7, #31]
 8005bfe:	e14d      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c00:	2304      	movs	r3, #4
 8005c02:	77fb      	strb	r3, [r7, #31]
 8005c04:	e14a      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c06:	2308      	movs	r3, #8
 8005c08:	77fb      	strb	r3, [r7, #31]
 8005c0a:	e147      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	77fb      	strb	r3, [r7, #31]
 8005c10:	e144      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a83      	ldr	r2, [pc, #524]	@ (8005e24 <UART_SetConfig+0x2d0>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d132      	bne.n	8005c82 <UART_SetConfig+0x12e>
 8005c1c:	4b80      	ldr	r3, [pc, #512]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c22:	f003 030c 	and.w	r3, r3, #12
 8005c26:	2b0c      	cmp	r3, #12
 8005c28:	d828      	bhi.n	8005c7c <UART_SetConfig+0x128>
 8005c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c30 <UART_SetConfig+0xdc>)
 8005c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c30:	08005c65 	.word	0x08005c65
 8005c34:	08005c7d 	.word	0x08005c7d
 8005c38:	08005c7d 	.word	0x08005c7d
 8005c3c:	08005c7d 	.word	0x08005c7d
 8005c40:	08005c71 	.word	0x08005c71
 8005c44:	08005c7d 	.word	0x08005c7d
 8005c48:	08005c7d 	.word	0x08005c7d
 8005c4c:	08005c7d 	.word	0x08005c7d
 8005c50:	08005c6b 	.word	0x08005c6b
 8005c54:	08005c7d 	.word	0x08005c7d
 8005c58:	08005c7d 	.word	0x08005c7d
 8005c5c:	08005c7d 	.word	0x08005c7d
 8005c60:	08005c77 	.word	0x08005c77
 8005c64:	2300      	movs	r3, #0
 8005c66:	77fb      	strb	r3, [r7, #31]
 8005c68:	e118      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	77fb      	strb	r3, [r7, #31]
 8005c6e:	e115      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c70:	2304      	movs	r3, #4
 8005c72:	77fb      	strb	r3, [r7, #31]
 8005c74:	e112      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c76:	2308      	movs	r3, #8
 8005c78:	77fb      	strb	r3, [r7, #31]
 8005c7a:	e10f      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c7c:	2310      	movs	r3, #16
 8005c7e:	77fb      	strb	r3, [r7, #31]
 8005c80:	e10c      	b.n	8005e9c <UART_SetConfig+0x348>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a68      	ldr	r2, [pc, #416]	@ (8005e28 <UART_SetConfig+0x2d4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d120      	bne.n	8005cce <UART_SetConfig+0x17a>
 8005c8c:	4b64      	ldr	r3, [pc, #400]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c92:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c96:	2b30      	cmp	r3, #48	@ 0x30
 8005c98:	d013      	beq.n	8005cc2 <UART_SetConfig+0x16e>
 8005c9a:	2b30      	cmp	r3, #48	@ 0x30
 8005c9c:	d814      	bhi.n	8005cc8 <UART_SetConfig+0x174>
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d009      	beq.n	8005cb6 <UART_SetConfig+0x162>
 8005ca2:	2b20      	cmp	r3, #32
 8005ca4:	d810      	bhi.n	8005cc8 <UART_SetConfig+0x174>
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <UART_SetConfig+0x15c>
 8005caa:	2b10      	cmp	r3, #16
 8005cac:	d006      	beq.n	8005cbc <UART_SetConfig+0x168>
 8005cae:	e00b      	b.n	8005cc8 <UART_SetConfig+0x174>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	77fb      	strb	r3, [r7, #31]
 8005cb4:	e0f2      	b.n	8005e9c <UART_SetConfig+0x348>
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	77fb      	strb	r3, [r7, #31]
 8005cba:	e0ef      	b.n	8005e9c <UART_SetConfig+0x348>
 8005cbc:	2304      	movs	r3, #4
 8005cbe:	77fb      	strb	r3, [r7, #31]
 8005cc0:	e0ec      	b.n	8005e9c <UART_SetConfig+0x348>
 8005cc2:	2308      	movs	r3, #8
 8005cc4:	77fb      	strb	r3, [r7, #31]
 8005cc6:	e0e9      	b.n	8005e9c <UART_SetConfig+0x348>
 8005cc8:	2310      	movs	r3, #16
 8005cca:	77fb      	strb	r3, [r7, #31]
 8005ccc:	e0e6      	b.n	8005e9c <UART_SetConfig+0x348>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a56      	ldr	r2, [pc, #344]	@ (8005e2c <UART_SetConfig+0x2d8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d120      	bne.n	8005d1a <UART_SetConfig+0x1c6>
 8005cd8:	4b51      	ldr	r3, [pc, #324]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce4:	d013      	beq.n	8005d0e <UART_SetConfig+0x1ba>
 8005ce6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce8:	d814      	bhi.n	8005d14 <UART_SetConfig+0x1c0>
 8005cea:	2b80      	cmp	r3, #128	@ 0x80
 8005cec:	d009      	beq.n	8005d02 <UART_SetConfig+0x1ae>
 8005cee:	2b80      	cmp	r3, #128	@ 0x80
 8005cf0:	d810      	bhi.n	8005d14 <UART_SetConfig+0x1c0>
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <UART_SetConfig+0x1a8>
 8005cf6:	2b40      	cmp	r3, #64	@ 0x40
 8005cf8:	d006      	beq.n	8005d08 <UART_SetConfig+0x1b4>
 8005cfa:	e00b      	b.n	8005d14 <UART_SetConfig+0x1c0>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	77fb      	strb	r3, [r7, #31]
 8005d00:	e0cc      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d02:	2302      	movs	r3, #2
 8005d04:	77fb      	strb	r3, [r7, #31]
 8005d06:	e0c9      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d08:	2304      	movs	r3, #4
 8005d0a:	77fb      	strb	r3, [r7, #31]
 8005d0c:	e0c6      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d0e:	2308      	movs	r3, #8
 8005d10:	77fb      	strb	r3, [r7, #31]
 8005d12:	e0c3      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d14:	2310      	movs	r3, #16
 8005d16:	77fb      	strb	r3, [r7, #31]
 8005d18:	e0c0      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a44      	ldr	r2, [pc, #272]	@ (8005e30 <UART_SetConfig+0x2dc>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d125      	bne.n	8005d70 <UART_SetConfig+0x21c>
 8005d24:	4b3e      	ldr	r3, [pc, #248]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d32:	d017      	beq.n	8005d64 <UART_SetConfig+0x210>
 8005d34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d38:	d817      	bhi.n	8005d6a <UART_SetConfig+0x216>
 8005d3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d3e:	d00b      	beq.n	8005d58 <UART_SetConfig+0x204>
 8005d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d44:	d811      	bhi.n	8005d6a <UART_SetConfig+0x216>
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <UART_SetConfig+0x1fe>
 8005d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d4e:	d006      	beq.n	8005d5e <UART_SetConfig+0x20a>
 8005d50:	e00b      	b.n	8005d6a <UART_SetConfig+0x216>
 8005d52:	2300      	movs	r3, #0
 8005d54:	77fb      	strb	r3, [r7, #31]
 8005d56:	e0a1      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	77fb      	strb	r3, [r7, #31]
 8005d5c:	e09e      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d5e:	2304      	movs	r3, #4
 8005d60:	77fb      	strb	r3, [r7, #31]
 8005d62:	e09b      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d64:	2308      	movs	r3, #8
 8005d66:	77fb      	strb	r3, [r7, #31]
 8005d68:	e098      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d6a:	2310      	movs	r3, #16
 8005d6c:	77fb      	strb	r3, [r7, #31]
 8005d6e:	e095      	b.n	8005e9c <UART_SetConfig+0x348>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a2f      	ldr	r2, [pc, #188]	@ (8005e34 <UART_SetConfig+0x2e0>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d125      	bne.n	8005dc6 <UART_SetConfig+0x272>
 8005d7a:	4b29      	ldr	r3, [pc, #164]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d88:	d017      	beq.n	8005dba <UART_SetConfig+0x266>
 8005d8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d8e:	d817      	bhi.n	8005dc0 <UART_SetConfig+0x26c>
 8005d90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d94:	d00b      	beq.n	8005dae <UART_SetConfig+0x25a>
 8005d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d9a:	d811      	bhi.n	8005dc0 <UART_SetConfig+0x26c>
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d003      	beq.n	8005da8 <UART_SetConfig+0x254>
 8005da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da4:	d006      	beq.n	8005db4 <UART_SetConfig+0x260>
 8005da6:	e00b      	b.n	8005dc0 <UART_SetConfig+0x26c>
 8005da8:	2301      	movs	r3, #1
 8005daa:	77fb      	strb	r3, [r7, #31]
 8005dac:	e076      	b.n	8005e9c <UART_SetConfig+0x348>
 8005dae:	2302      	movs	r3, #2
 8005db0:	77fb      	strb	r3, [r7, #31]
 8005db2:	e073      	b.n	8005e9c <UART_SetConfig+0x348>
 8005db4:	2304      	movs	r3, #4
 8005db6:	77fb      	strb	r3, [r7, #31]
 8005db8:	e070      	b.n	8005e9c <UART_SetConfig+0x348>
 8005dba:	2308      	movs	r3, #8
 8005dbc:	77fb      	strb	r3, [r7, #31]
 8005dbe:	e06d      	b.n	8005e9c <UART_SetConfig+0x348>
 8005dc0:	2310      	movs	r3, #16
 8005dc2:	77fb      	strb	r3, [r7, #31]
 8005dc4:	e06a      	b.n	8005e9c <UART_SetConfig+0x348>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a1b      	ldr	r2, [pc, #108]	@ (8005e38 <UART_SetConfig+0x2e4>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d138      	bne.n	8005e42 <UART_SetConfig+0x2ee>
 8005dd0:	4b13      	ldr	r3, [pc, #76]	@ (8005e20 <UART_SetConfig+0x2cc>)
 8005dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005dda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005dde:	d017      	beq.n	8005e10 <UART_SetConfig+0x2bc>
 8005de0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005de4:	d82a      	bhi.n	8005e3c <UART_SetConfig+0x2e8>
 8005de6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dea:	d00b      	beq.n	8005e04 <UART_SetConfig+0x2b0>
 8005dec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005df0:	d824      	bhi.n	8005e3c <UART_SetConfig+0x2e8>
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <UART_SetConfig+0x2aa>
 8005df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dfa:	d006      	beq.n	8005e0a <UART_SetConfig+0x2b6>
 8005dfc:	e01e      	b.n	8005e3c <UART_SetConfig+0x2e8>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	77fb      	strb	r3, [r7, #31]
 8005e02:	e04b      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e04:	2302      	movs	r3, #2
 8005e06:	77fb      	strb	r3, [r7, #31]
 8005e08:	e048      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e0a:	2304      	movs	r3, #4
 8005e0c:	77fb      	strb	r3, [r7, #31]
 8005e0e:	e045      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e10:	2308      	movs	r3, #8
 8005e12:	77fb      	strb	r3, [r7, #31]
 8005e14:	e042      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e16:	bf00      	nop
 8005e18:	efff69f3 	.word	0xefff69f3
 8005e1c:	40011000 	.word	0x40011000
 8005e20:	40023800 	.word	0x40023800
 8005e24:	40004400 	.word	0x40004400
 8005e28:	40004800 	.word	0x40004800
 8005e2c:	40004c00 	.word	0x40004c00
 8005e30:	40005000 	.word	0x40005000
 8005e34:	40011400 	.word	0x40011400
 8005e38:	40007800 	.word	0x40007800
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	77fb      	strb	r3, [r7, #31]
 8005e40:	e02c      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a72      	ldr	r2, [pc, #456]	@ (8006010 <UART_SetConfig+0x4bc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d125      	bne.n	8005e98 <UART_SetConfig+0x344>
 8005e4c:	4b71      	ldr	r3, [pc, #452]	@ (8006014 <UART_SetConfig+0x4c0>)
 8005e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e52:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005e56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005e5a:	d017      	beq.n	8005e8c <UART_SetConfig+0x338>
 8005e5c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005e60:	d817      	bhi.n	8005e92 <UART_SetConfig+0x33e>
 8005e62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e66:	d00b      	beq.n	8005e80 <UART_SetConfig+0x32c>
 8005e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e6c:	d811      	bhi.n	8005e92 <UART_SetConfig+0x33e>
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <UART_SetConfig+0x326>
 8005e72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e76:	d006      	beq.n	8005e86 <UART_SetConfig+0x332>
 8005e78:	e00b      	b.n	8005e92 <UART_SetConfig+0x33e>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	77fb      	strb	r3, [r7, #31]
 8005e7e:	e00d      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e80:	2302      	movs	r3, #2
 8005e82:	77fb      	strb	r3, [r7, #31]
 8005e84:	e00a      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e86:	2304      	movs	r3, #4
 8005e88:	77fb      	strb	r3, [r7, #31]
 8005e8a:	e007      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e8c:	2308      	movs	r3, #8
 8005e8e:	77fb      	strb	r3, [r7, #31]
 8005e90:	e004      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e92:	2310      	movs	r3, #16
 8005e94:	77fb      	strb	r3, [r7, #31]
 8005e96:	e001      	b.n	8005e9c <UART_SetConfig+0x348>
 8005e98:	2310      	movs	r3, #16
 8005e9a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ea4:	d15b      	bne.n	8005f5e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005ea6:	7ffb      	ldrb	r3, [r7, #31]
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d828      	bhi.n	8005efe <UART_SetConfig+0x3aa>
 8005eac:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <UART_SetConfig+0x360>)
 8005eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb2:	bf00      	nop
 8005eb4:	08005ed9 	.word	0x08005ed9
 8005eb8:	08005ee1 	.word	0x08005ee1
 8005ebc:	08005ee9 	.word	0x08005ee9
 8005ec0:	08005eff 	.word	0x08005eff
 8005ec4:	08005eef 	.word	0x08005eef
 8005ec8:	08005eff 	.word	0x08005eff
 8005ecc:	08005eff 	.word	0x08005eff
 8005ed0:	08005eff 	.word	0x08005eff
 8005ed4:	08005ef7 	.word	0x08005ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ed8:	f7ff f884 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8005edc:	61b8      	str	r0, [r7, #24]
        break;
 8005ede:	e013      	b.n	8005f08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee0:	f7ff f894 	bl	800500c <HAL_RCC_GetPCLK2Freq>
 8005ee4:	61b8      	str	r0, [r7, #24]
        break;
 8005ee6:	e00f      	b.n	8005f08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee8:	4b4b      	ldr	r3, [pc, #300]	@ (8006018 <UART_SetConfig+0x4c4>)
 8005eea:	61bb      	str	r3, [r7, #24]
        break;
 8005eec:	e00c      	b.n	8005f08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eee:	f7fe ff67 	bl	8004dc0 <HAL_RCC_GetSysClockFreq>
 8005ef2:	61b8      	str	r0, [r7, #24]
        break;
 8005ef4:	e008      	b.n	8005f08 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005efa:	61bb      	str	r3, [r7, #24]
        break;
 8005efc:	e004      	b.n	8005f08 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	77bb      	strb	r3, [r7, #30]
        break;
 8005f06:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d074      	beq.n	8005ff8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	005a      	lsls	r2, r3, #1
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	085b      	lsrs	r3, r3, #1
 8005f18:	441a      	add	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f22:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	2b0f      	cmp	r3, #15
 8005f28:	d916      	bls.n	8005f58 <UART_SetConfig+0x404>
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f30:	d212      	bcs.n	8005f58 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	f023 030f 	bic.w	r3, r3, #15
 8005f3a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	085b      	lsrs	r3, r3, #1
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	89fb      	ldrh	r3, [r7, #14]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	89fa      	ldrh	r2, [r7, #14]
 8005f54:	60da      	str	r2, [r3, #12]
 8005f56:	e04f      	b.n	8005ff8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	77bb      	strb	r3, [r7, #30]
 8005f5c:	e04c      	b.n	8005ff8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f5e:	7ffb      	ldrb	r3, [r7, #31]
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d828      	bhi.n	8005fb6 <UART_SetConfig+0x462>
 8005f64:	a201      	add	r2, pc, #4	@ (adr r2, 8005f6c <UART_SetConfig+0x418>)
 8005f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6a:	bf00      	nop
 8005f6c:	08005f91 	.word	0x08005f91
 8005f70:	08005f99 	.word	0x08005f99
 8005f74:	08005fa1 	.word	0x08005fa1
 8005f78:	08005fb7 	.word	0x08005fb7
 8005f7c:	08005fa7 	.word	0x08005fa7
 8005f80:	08005fb7 	.word	0x08005fb7
 8005f84:	08005fb7 	.word	0x08005fb7
 8005f88:	08005fb7 	.word	0x08005fb7
 8005f8c:	08005faf 	.word	0x08005faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f90:	f7ff f828 	bl	8004fe4 <HAL_RCC_GetPCLK1Freq>
 8005f94:	61b8      	str	r0, [r7, #24]
        break;
 8005f96:	e013      	b.n	8005fc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f98:	f7ff f838 	bl	800500c <HAL_RCC_GetPCLK2Freq>
 8005f9c:	61b8      	str	r0, [r7, #24]
        break;
 8005f9e:	e00f      	b.n	8005fc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8006018 <UART_SetConfig+0x4c4>)
 8005fa2:	61bb      	str	r3, [r7, #24]
        break;
 8005fa4:	e00c      	b.n	8005fc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fa6:	f7fe ff0b 	bl	8004dc0 <HAL_RCC_GetSysClockFreq>
 8005faa:	61b8      	str	r0, [r7, #24]
        break;
 8005fac:	e008      	b.n	8005fc0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fb2:	61bb      	str	r3, [r7, #24]
        break;
 8005fb4:	e004      	b.n	8005fc0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	77bb      	strb	r3, [r7, #30]
        break;
 8005fbe:	bf00      	nop
    }

    if (pclk != 0U)
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d018      	beq.n	8005ff8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	085a      	lsrs	r2, r3, #1
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	441a      	add	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	2b0f      	cmp	r3, #15
 8005fde:	d909      	bls.n	8005ff4 <UART_SetConfig+0x4a0>
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe6:	d205      	bcs.n	8005ff4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	60da      	str	r2, [r3, #12]
 8005ff2:	e001      	b.n	8005ff8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006004:	7fbb      	ldrb	r3, [r7, #30]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3720      	adds	r7, #32
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40007c00 	.word	0x40007c00
 8006014:	40023800 	.word	0x40023800
 8006018:	00f42400 	.word	0x00f42400

0800601c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00a      	beq.n	8006046 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00a      	beq.n	8006068 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00a      	beq.n	800608a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	430a      	orrs	r2, r1
 8006088:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608e:	f003 0304 	and.w	r3, r3, #4
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00a      	beq.n	80060ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b0:	f003 0310 	and.w	r3, r3, #16
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00a      	beq.n	80060ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	430a      	orrs	r2, r1
 80060cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d2:	f003 0320 	and.w	r3, r3, #32
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00a      	beq.n	80060f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d01a      	beq.n	8006132 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	430a      	orrs	r2, r1
 8006110:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006116:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800611a:	d10a      	bne.n	8006132 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	605a      	str	r2, [r3, #4]
  }
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b08c      	sub	sp, #48	@ 0x30
 8006164:	af02      	add	r7, sp, #8
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006170:	f7fd f976 	bl	8003460 <HAL_GetTick>
 8006174:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0308 	and.w	r3, r3, #8
 8006180:	2b08      	cmp	r3, #8
 8006182:	d12e      	bne.n	80061e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006184:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006188:	9300      	str	r3, [sp, #0]
 800618a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618c:	2200      	movs	r2, #0
 800618e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f83b 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d021      	beq.n	80061e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061b2:	623b      	str	r3, [r7, #32]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	61fb      	str	r3, [r7, #28]
 80061be:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c0:	69b9      	ldr	r1, [r7, #24]
 80061c2:	69fa      	ldr	r2, [r7, #28]
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	617b      	str	r3, [r7, #20]
   return(result);
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e6      	bne.n	800619e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e011      	b.n	8006206 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2220      	movs	r2, #32
 80061ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3728      	adds	r7, #40	@ 0x28
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	60f8      	str	r0, [r7, #12]
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	603b      	str	r3, [r7, #0]
 800621a:	4613      	mov	r3, r2
 800621c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800621e:	e04f      	b.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006226:	d04b      	beq.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006228:	f7fd f91a 	bl	8003460 <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	429a      	cmp	r2, r3
 8006236:	d302      	bcc.n	800623e <UART_WaitOnFlagUntilTimeout+0x30>
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e04e      	b.n	80062e0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	2b00      	cmp	r3, #0
 800624e:	d037      	beq.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b80      	cmp	r3, #128	@ 0x80
 8006254:	d034      	beq.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	2b40      	cmp	r3, #64	@ 0x40
 800625a:	d031      	beq.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b08      	cmp	r3, #8
 8006268:	d110      	bne.n	800628c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2208      	movs	r2, #8
 8006270:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 f838 	bl	80062e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2208      	movs	r2, #8
 800627c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e029      	b.n	80062e0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800629a:	d111      	bne.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 f81e 	bl	80062e8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e00f      	b.n	80062e0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69da      	ldr	r2, [r3, #28]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	4013      	ands	r3, r2
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	bf0c      	ite	eq
 80062d0:	2301      	moveq	r3, #1
 80062d2:	2300      	movne	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	461a      	mov	r2, r3
 80062d8:	79fb      	ldrb	r3, [r7, #7]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d0a0      	beq.n	8006220 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b095      	sub	sp, #84	@ 0x54
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800630e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006310:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006312:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006314:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006316:	e841 2300 	strex	r3, r2, [r1]
 800631a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800631c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1e6      	bne.n	80062f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3308      	adds	r3, #8
 8006328:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	61fb      	str	r3, [r7, #28]
   return(result);
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	f023 0301 	bic.w	r3, r3, #1
 8006338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3308      	adds	r3, #8
 8006340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006342:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006344:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006348:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1e5      	bne.n	8006322 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800635a:	2b01      	cmp	r3, #1
 800635c:	d118      	bne.n	8006390 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	e853 3f00 	ldrex	r3, [r3]
 800636a:	60bb      	str	r3, [r7, #8]
   return(result);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	f023 0310 	bic.w	r3, r3, #16
 8006372:	647b      	str	r3, [r7, #68]	@ 0x44
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	461a      	mov	r2, r3
 800637a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800637c:	61bb      	str	r3, [r7, #24]
 800637e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006380:	6979      	ldr	r1, [r7, #20]
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	e841 2300 	strex	r3, r2, [r1]
 8006388:	613b      	str	r3, [r7, #16]
   return(result);
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1e6      	bne.n	800635e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2220      	movs	r2, #32
 8006394:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80063a4:	bf00      	nop
 80063a6:	3754      	adds	r7, #84	@ 0x54
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80063b0:	b084      	sub	sp, #16
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	f107 001c 	add.w	r0, r7, #28
 80063be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80063c2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d121      	bne.n	800640e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	4b21      	ldr	r3, [pc, #132]	@ (8006460 <USB_CoreInit+0xb0>)
 80063dc:	4013      	ands	r3, r2
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80063ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d105      	bne.n	8006402 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fa92 	bl	800692c <USB_CoreReset>
 8006408:	4603      	mov	r3, r0
 800640a:	73fb      	strb	r3, [r7, #15]
 800640c:	e010      	b.n	8006430 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fa86 	bl	800692c <USB_CoreReset>
 8006420:	4603      	mov	r3, r0
 8006422:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006428:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006430:	7fbb      	ldrb	r3, [r7, #30]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d10b      	bne.n	800644e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f043 0206 	orr.w	r2, r3, #6
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f043 0220 	orr.w	r2, r3, #32
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800644e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800645a:	b004      	add	sp, #16
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	ffbdffbf 	.word	0xffbdffbf

08006464 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f023 0201 	bic.w	r2, r3, #1
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	370c      	adds	r7, #12
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr

08006486 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b084      	sub	sp, #16
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	460b      	mov	r3, r1
 8006490:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064a2:	78fb      	ldrb	r3, [r7, #3]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d115      	bne.n	80064d4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80064b4:	200a      	movs	r0, #10
 80064b6:	f7fc ffdf 	bl	8003478 <HAL_Delay>
      ms += 10U;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	330a      	adds	r3, #10
 80064be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 fa25 	bl	8006910 <USB_GetMode>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d01e      	beq.n	800650a <USB_SetCurrentMode+0x84>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80064d0:	d9f0      	bls.n	80064b4 <USB_SetCurrentMode+0x2e>
 80064d2:	e01a      	b.n	800650a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80064d4:	78fb      	ldrb	r3, [r7, #3]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d115      	bne.n	8006506 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80064e6:	200a      	movs	r0, #10
 80064e8:	f7fc ffc6 	bl	8003478 <HAL_Delay>
      ms += 10U;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	330a      	adds	r3, #10
 80064f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 fa0c 	bl	8006910 <USB_GetMode>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d005      	beq.n	800650a <USB_SetCurrentMode+0x84>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2bc7      	cmp	r3, #199	@ 0xc7
 8006502:	d9f0      	bls.n	80064e6 <USB_SetCurrentMode+0x60>
 8006504:	e001      	b.n	800650a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e005      	b.n	8006516 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2bc8      	cmp	r3, #200	@ 0xc8
 800650e:	d101      	bne.n	8006514 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e000      	b.n	8006516 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006520:	b084      	sub	sp, #16
 8006522:	b580      	push	{r7, lr}
 8006524:	b086      	sub	sp, #24
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800652e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800653a:	2300      	movs	r3, #0
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	e009      	b.n	8006554 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	3340      	adds	r3, #64	@ 0x40
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	2200      	movs	r2, #0
 800654c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	3301      	adds	r3, #1
 8006552:	613b      	str	r3, [r7, #16]
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	2b0e      	cmp	r3, #14
 8006558:	d9f2      	bls.n	8006540 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800655a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800655e:	2b00      	cmp	r3, #0
 8006560:	d11c      	bne.n	800659c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006570:	f043 0302 	orr.w	r3, r3, #2
 8006574:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	601a      	str	r2, [r3, #0]
 800659a:	e005      	b.n	80065a8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065ae:	461a      	mov	r2, r3
 80065b0:	2300      	movs	r3, #0
 80065b2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065b4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d10d      	bne.n	80065d8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80065bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d104      	bne.n	80065ce <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80065c4:	2100      	movs	r1, #0
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f968 	bl	800689c <USB_SetDevSpeed>
 80065cc:	e008      	b.n	80065e0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80065ce:	2101      	movs	r1, #1
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f963 	bl	800689c <USB_SetDevSpeed>
 80065d6:	e003      	b.n	80065e0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80065d8:	2103      	movs	r1, #3
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f95e 	bl	800689c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80065e0:	2110      	movs	r1, #16
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f8fa 	bl	80067dc <USB_FlushTxFifo>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 f924 	bl	8006840 <USB_FlushRxFifo>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d001      	beq.n	8006602 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006608:	461a      	mov	r2, r3
 800660a:	2300      	movs	r3, #0
 800660c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006614:	461a      	mov	r2, r3
 8006616:	2300      	movs	r3, #0
 8006618:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006620:	461a      	mov	r2, r3
 8006622:	2300      	movs	r3, #0
 8006624:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006626:	2300      	movs	r3, #0
 8006628:	613b      	str	r3, [r7, #16]
 800662a:	e043      	b.n	80066b4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	015a      	lsls	r2, r3, #5
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	4413      	add	r3, r2
 8006634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800663e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006642:	d118      	bne.n	8006676 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10a      	bne.n	8006660 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	015a      	lsls	r2, r3, #5
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	4413      	add	r3, r2
 8006652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006656:	461a      	mov	r2, r3
 8006658:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	e013      	b.n	8006688 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	015a      	lsls	r2, r3, #5
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4413      	add	r3, r2
 8006668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800666c:	461a      	mov	r2, r3
 800666e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	e008      	b.n	8006688 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	015a      	lsls	r2, r3, #5
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	4413      	add	r3, r2
 800667e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006682:	461a      	mov	r2, r3
 8006684:	2300      	movs	r3, #0
 8006686:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006694:	461a      	mov	r2, r3
 8006696:	2300      	movs	r3, #0
 8006698:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	015a      	lsls	r2, r3, #5
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	4413      	add	r3, r2
 80066a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a6:	461a      	mov	r2, r3
 80066a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	3301      	adds	r3, #1
 80066b2:	613b      	str	r3, [r7, #16]
 80066b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80066b8:	461a      	mov	r2, r3
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	4293      	cmp	r3, r2
 80066be:	d3b5      	bcc.n	800662c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066c0:	2300      	movs	r3, #0
 80066c2:	613b      	str	r3, [r7, #16]
 80066c4:	e043      	b.n	800674e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	015a      	lsls	r2, r3, #5
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	4413      	add	r3, r2
 80066ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066dc:	d118      	bne.n	8006710 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d10a      	bne.n	80066fa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f0:	461a      	mov	r2, r3
 80066f2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	e013      	b.n	8006722 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006706:	461a      	mov	r2, r3
 8006708:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800670c:	6013      	str	r3, [r2, #0]
 800670e:	e008      	b.n	8006722 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	015a      	lsls	r2, r3, #5
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4413      	add	r3, r2
 8006718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800671c:	461a      	mov	r2, r3
 800671e:	2300      	movs	r3, #0
 8006720:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672e:	461a      	mov	r2, r3
 8006730:	2300      	movs	r3, #0
 8006732:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	015a      	lsls	r2, r3, #5
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4413      	add	r3, r2
 800673c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006740:	461a      	mov	r2, r3
 8006742:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006746:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	3301      	adds	r3, #1
 800674c:	613b      	str	r3, [r7, #16]
 800674e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006752:	461a      	mov	r2, r3
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	4293      	cmp	r3, r2
 8006758:	d3b5      	bcc.n	80066c6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800676c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800677a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800677c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006780:	2b00      	cmp	r3, #0
 8006782:	d105      	bne.n	8006790 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	f043 0210 	orr.w	r2, r3, #16
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	699a      	ldr	r2, [r3, #24]
 8006794:	4b0f      	ldr	r3, [pc, #60]	@ (80067d4 <USB_DevInit+0x2b4>)
 8006796:	4313      	orrs	r3, r2
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800679c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	f043 0208 	orr.w	r2, r3, #8
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80067b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d105      	bne.n	80067c4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699a      	ldr	r2, [r3, #24]
 80067bc:	4b06      	ldr	r3, [pc, #24]	@ (80067d8 <USB_DevInit+0x2b8>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80067c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80067d0:	b004      	add	sp, #16
 80067d2:	4770      	bx	lr
 80067d4:	803c3800 	.word	0x803c3800
 80067d8:	40000004 	.word	0x40000004

080067dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80067dc:	b480      	push	{r7}
 80067de:	b085      	sub	sp, #20
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3301      	adds	r3, #1
 80067ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067f6:	d901      	bls.n	80067fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e01b      	b.n	8006834 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	daf2      	bge.n	80067ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006804:	2300      	movs	r3, #0
 8006806:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	019b      	lsls	r3, r3, #6
 800680c:	f043 0220 	orr.w	r2, r3, #32
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	3301      	adds	r3, #1
 8006818:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006820:	d901      	bls.n	8006826 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e006      	b.n	8006834 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f003 0320 	and.w	r3, r3, #32
 800682e:	2b20      	cmp	r3, #32
 8006830:	d0f0      	beq.n	8006814 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3714      	adds	r7, #20
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006848:	2300      	movs	r3, #0
 800684a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	3301      	adds	r3, #1
 8006850:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006858:	d901      	bls.n	800685e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e018      	b.n	8006890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	2b00      	cmp	r3, #0
 8006864:	daf2      	bge.n	800684c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2210      	movs	r2, #16
 800686e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	3301      	adds	r3, #1
 8006874:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800687c:	d901      	bls.n	8006882 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e006      	b.n	8006890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	f003 0310 	and.w	r3, r3, #16
 800688a:	2b10      	cmp	r3, #16
 800688c:	d0f0      	beq.n	8006870 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3714      	adds	r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	460b      	mov	r3, r1
 80068a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	78fb      	ldrb	r3, [r7, #3]
 80068b6:	68f9      	ldr	r1, [r7, #12]
 80068b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068bc:	4313      	orrs	r3, r2
 80068be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3714      	adds	r7, #20
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b085      	sub	sp, #20
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80068e8:	f023 0303 	bic.w	r3, r3, #3
 80068ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068fc:	f043 0302 	orr.w	r3, r3, #2
 8006900:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	f003 0301 	and.w	r3, r3, #1
}
 8006920:	4618      	mov	r0, r3
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800692c:	b480      	push	{r7}
 800692e:	b085      	sub	sp, #20
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3301      	adds	r3, #1
 800693c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006944:	d901      	bls.n	800694a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e022      	b.n	8006990 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	2b00      	cmp	r3, #0
 8006950:	daf2      	bge.n	8006938 <USB_CoreReset+0xc>

  count = 10U;
 8006952:	230a      	movs	r3, #10
 8006954:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006956:	e002      	b.n	800695e <USB_CoreReset+0x32>
  {
    count--;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	3b01      	subs	r3, #1
 800695c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1f9      	bne.n	8006958 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	f043 0201 	orr.w	r2, r3, #1
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	3301      	adds	r3, #1
 8006974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800697c:	d901      	bls.n	8006982 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e006      	b.n	8006990 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b01      	cmp	r3, #1
 800698c:	d0f0      	beq.n	8006970 <USB_CoreReset+0x44>

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <std>:
 800699c:	2300      	movs	r3, #0
 800699e:	b510      	push	{r4, lr}
 80069a0:	4604      	mov	r4, r0
 80069a2:	e9c0 3300 	strd	r3, r3, [r0]
 80069a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069aa:	6083      	str	r3, [r0, #8]
 80069ac:	8181      	strh	r1, [r0, #12]
 80069ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80069b0:	81c2      	strh	r2, [r0, #14]
 80069b2:	6183      	str	r3, [r0, #24]
 80069b4:	4619      	mov	r1, r3
 80069b6:	2208      	movs	r2, #8
 80069b8:	305c      	adds	r0, #92	@ 0x5c
 80069ba:	f000 fa1d 	bl	8006df8 <memset>
 80069be:	4b0d      	ldr	r3, [pc, #52]	@ (80069f4 <std+0x58>)
 80069c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80069c2:	4b0d      	ldr	r3, [pc, #52]	@ (80069f8 <std+0x5c>)
 80069c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80069c6:	4b0d      	ldr	r3, [pc, #52]	@ (80069fc <std+0x60>)
 80069c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80069ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <std+0x64>)
 80069cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80069ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006a04 <std+0x68>)
 80069d0:	6224      	str	r4, [r4, #32]
 80069d2:	429c      	cmp	r4, r3
 80069d4:	d006      	beq.n	80069e4 <std+0x48>
 80069d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80069da:	4294      	cmp	r4, r2
 80069dc:	d002      	beq.n	80069e4 <std+0x48>
 80069de:	33d0      	adds	r3, #208	@ 0xd0
 80069e0:	429c      	cmp	r4, r3
 80069e2:	d105      	bne.n	80069f0 <std+0x54>
 80069e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80069e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ec:	f000 ba90 	b.w	8006f10 <__retarget_lock_init_recursive>
 80069f0:	bd10      	pop	{r4, pc}
 80069f2:	bf00      	nop
 80069f4:	08006c49 	.word	0x08006c49
 80069f8:	08006c6b 	.word	0x08006c6b
 80069fc:	08006ca3 	.word	0x08006ca3
 8006a00:	08006cc7 	.word	0x08006cc7
 8006a04:	200001d0 	.word	0x200001d0

08006a08 <stdio_exit_handler>:
 8006a08:	4a02      	ldr	r2, [pc, #8]	@ (8006a14 <stdio_exit_handler+0xc>)
 8006a0a:	4903      	ldr	r1, [pc, #12]	@ (8006a18 <stdio_exit_handler+0x10>)
 8006a0c:	4803      	ldr	r0, [pc, #12]	@ (8006a1c <stdio_exit_handler+0x14>)
 8006a0e:	f000 b869 	b.w	8006ae4 <_fwalk_sglue>
 8006a12:	bf00      	nop
 8006a14:	2000000c 	.word	0x2000000c
 8006a18:	08007805 	.word	0x08007805
 8006a1c:	2000001c 	.word	0x2000001c

08006a20 <cleanup_stdio>:
 8006a20:	6841      	ldr	r1, [r0, #4]
 8006a22:	4b0c      	ldr	r3, [pc, #48]	@ (8006a54 <cleanup_stdio+0x34>)
 8006a24:	4299      	cmp	r1, r3
 8006a26:	b510      	push	{r4, lr}
 8006a28:	4604      	mov	r4, r0
 8006a2a:	d001      	beq.n	8006a30 <cleanup_stdio+0x10>
 8006a2c:	f000 feea 	bl	8007804 <_fflush_r>
 8006a30:	68a1      	ldr	r1, [r4, #8]
 8006a32:	4b09      	ldr	r3, [pc, #36]	@ (8006a58 <cleanup_stdio+0x38>)
 8006a34:	4299      	cmp	r1, r3
 8006a36:	d002      	beq.n	8006a3e <cleanup_stdio+0x1e>
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 fee3 	bl	8007804 <_fflush_r>
 8006a3e:	68e1      	ldr	r1, [r4, #12]
 8006a40:	4b06      	ldr	r3, [pc, #24]	@ (8006a5c <cleanup_stdio+0x3c>)
 8006a42:	4299      	cmp	r1, r3
 8006a44:	d004      	beq.n	8006a50 <cleanup_stdio+0x30>
 8006a46:	4620      	mov	r0, r4
 8006a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4c:	f000 beda 	b.w	8007804 <_fflush_r>
 8006a50:	bd10      	pop	{r4, pc}
 8006a52:	bf00      	nop
 8006a54:	200001d0 	.word	0x200001d0
 8006a58:	20000238 	.word	0x20000238
 8006a5c:	200002a0 	.word	0x200002a0

08006a60 <global_stdio_init.part.0>:
 8006a60:	b510      	push	{r4, lr}
 8006a62:	4b0b      	ldr	r3, [pc, #44]	@ (8006a90 <global_stdio_init.part.0+0x30>)
 8006a64:	4c0b      	ldr	r4, [pc, #44]	@ (8006a94 <global_stdio_init.part.0+0x34>)
 8006a66:	4a0c      	ldr	r2, [pc, #48]	@ (8006a98 <global_stdio_init.part.0+0x38>)
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2104      	movs	r1, #4
 8006a70:	f7ff ff94 	bl	800699c <std>
 8006a74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a78:	2201      	movs	r2, #1
 8006a7a:	2109      	movs	r1, #9
 8006a7c:	f7ff ff8e 	bl	800699c <std>
 8006a80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a84:	2202      	movs	r2, #2
 8006a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a8a:	2112      	movs	r1, #18
 8006a8c:	f7ff bf86 	b.w	800699c <std>
 8006a90:	20000308 	.word	0x20000308
 8006a94:	200001d0 	.word	0x200001d0
 8006a98:	08006a09 	.word	0x08006a09

08006a9c <__sfp_lock_acquire>:
 8006a9c:	4801      	ldr	r0, [pc, #4]	@ (8006aa4 <__sfp_lock_acquire+0x8>)
 8006a9e:	f000 ba38 	b.w	8006f12 <__retarget_lock_acquire_recursive>
 8006aa2:	bf00      	nop
 8006aa4:	20000311 	.word	0x20000311

08006aa8 <__sfp_lock_release>:
 8006aa8:	4801      	ldr	r0, [pc, #4]	@ (8006ab0 <__sfp_lock_release+0x8>)
 8006aaa:	f000 ba33 	b.w	8006f14 <__retarget_lock_release_recursive>
 8006aae:	bf00      	nop
 8006ab0:	20000311 	.word	0x20000311

08006ab4 <__sinit>:
 8006ab4:	b510      	push	{r4, lr}
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	f7ff fff0 	bl	8006a9c <__sfp_lock_acquire>
 8006abc:	6a23      	ldr	r3, [r4, #32]
 8006abe:	b11b      	cbz	r3, 8006ac8 <__sinit+0x14>
 8006ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac4:	f7ff bff0 	b.w	8006aa8 <__sfp_lock_release>
 8006ac8:	4b04      	ldr	r3, [pc, #16]	@ (8006adc <__sinit+0x28>)
 8006aca:	6223      	str	r3, [r4, #32]
 8006acc:	4b04      	ldr	r3, [pc, #16]	@ (8006ae0 <__sinit+0x2c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1f5      	bne.n	8006ac0 <__sinit+0xc>
 8006ad4:	f7ff ffc4 	bl	8006a60 <global_stdio_init.part.0>
 8006ad8:	e7f2      	b.n	8006ac0 <__sinit+0xc>
 8006ada:	bf00      	nop
 8006adc:	08006a21 	.word	0x08006a21
 8006ae0:	20000308 	.word	0x20000308

08006ae4 <_fwalk_sglue>:
 8006ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4688      	mov	r8, r1
 8006aec:	4614      	mov	r4, r2
 8006aee:	2600      	movs	r6, #0
 8006af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006af4:	f1b9 0901 	subs.w	r9, r9, #1
 8006af8:	d505      	bpl.n	8006b06 <_fwalk_sglue+0x22>
 8006afa:	6824      	ldr	r4, [r4, #0]
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	d1f7      	bne.n	8006af0 <_fwalk_sglue+0xc>
 8006b00:	4630      	mov	r0, r6
 8006b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b06:	89ab      	ldrh	r3, [r5, #12]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d907      	bls.n	8006b1c <_fwalk_sglue+0x38>
 8006b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b10:	3301      	adds	r3, #1
 8006b12:	d003      	beq.n	8006b1c <_fwalk_sglue+0x38>
 8006b14:	4629      	mov	r1, r5
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c0      	blx	r8
 8006b1a:	4306      	orrs	r6, r0
 8006b1c:	3568      	adds	r5, #104	@ 0x68
 8006b1e:	e7e9      	b.n	8006af4 <_fwalk_sglue+0x10>

08006b20 <_puts_r>:
 8006b20:	6a03      	ldr	r3, [r0, #32]
 8006b22:	b570      	push	{r4, r5, r6, lr}
 8006b24:	6884      	ldr	r4, [r0, #8]
 8006b26:	4605      	mov	r5, r0
 8006b28:	460e      	mov	r6, r1
 8006b2a:	b90b      	cbnz	r3, 8006b30 <_puts_r+0x10>
 8006b2c:	f7ff ffc2 	bl	8006ab4 <__sinit>
 8006b30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b32:	07db      	lsls	r3, r3, #31
 8006b34:	d405      	bmi.n	8006b42 <_puts_r+0x22>
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	0598      	lsls	r0, r3, #22
 8006b3a:	d402      	bmi.n	8006b42 <_puts_r+0x22>
 8006b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b3e:	f000 f9e8 	bl	8006f12 <__retarget_lock_acquire_recursive>
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	0719      	lsls	r1, r3, #28
 8006b46:	d502      	bpl.n	8006b4e <_puts_r+0x2e>
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d135      	bne.n	8006bba <_puts_r+0x9a>
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4628      	mov	r0, r5
 8006b52:	f000 f8fb 	bl	8006d4c <__swsetup_r>
 8006b56:	b380      	cbz	r0, 8006bba <_puts_r+0x9a>
 8006b58:	f04f 35ff 	mov.w	r5, #4294967295
 8006b5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b5e:	07da      	lsls	r2, r3, #31
 8006b60:	d405      	bmi.n	8006b6e <_puts_r+0x4e>
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	059b      	lsls	r3, r3, #22
 8006b66:	d402      	bmi.n	8006b6e <_puts_r+0x4e>
 8006b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b6a:	f000 f9d3 	bl	8006f14 <__retarget_lock_release_recursive>
 8006b6e:	4628      	mov	r0, r5
 8006b70:	bd70      	pop	{r4, r5, r6, pc}
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	da04      	bge.n	8006b80 <_puts_r+0x60>
 8006b76:	69a2      	ldr	r2, [r4, #24]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	dc17      	bgt.n	8006bac <_puts_r+0x8c>
 8006b7c:	290a      	cmp	r1, #10
 8006b7e:	d015      	beq.n	8006bac <_puts_r+0x8c>
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	6022      	str	r2, [r4, #0]
 8006b86:	7019      	strb	r1, [r3, #0]
 8006b88:	68a3      	ldr	r3, [r4, #8]
 8006b8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	60a3      	str	r3, [r4, #8]
 8006b92:	2900      	cmp	r1, #0
 8006b94:	d1ed      	bne.n	8006b72 <_puts_r+0x52>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	da11      	bge.n	8006bbe <_puts_r+0x9e>
 8006b9a:	4622      	mov	r2, r4
 8006b9c:	210a      	movs	r1, #10
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f000 f895 	bl	8006cce <__swbuf_r>
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d0d7      	beq.n	8006b58 <_puts_r+0x38>
 8006ba8:	250a      	movs	r5, #10
 8006baa:	e7d7      	b.n	8006b5c <_puts_r+0x3c>
 8006bac:	4622      	mov	r2, r4
 8006bae:	4628      	mov	r0, r5
 8006bb0:	f000 f88d 	bl	8006cce <__swbuf_r>
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d1e7      	bne.n	8006b88 <_puts_r+0x68>
 8006bb8:	e7ce      	b.n	8006b58 <_puts_r+0x38>
 8006bba:	3e01      	subs	r6, #1
 8006bbc:	e7e4      	b.n	8006b88 <_puts_r+0x68>
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	6022      	str	r2, [r4, #0]
 8006bc4:	220a      	movs	r2, #10
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e7ee      	b.n	8006ba8 <_puts_r+0x88>
	...

08006bcc <puts>:
 8006bcc:	4b02      	ldr	r3, [pc, #8]	@ (8006bd8 <puts+0xc>)
 8006bce:	4601      	mov	r1, r0
 8006bd0:	6818      	ldr	r0, [r3, #0]
 8006bd2:	f7ff bfa5 	b.w	8006b20 <_puts_r>
 8006bd6:	bf00      	nop
 8006bd8:	20000018 	.word	0x20000018

08006bdc <sniprintf>:
 8006bdc:	b40c      	push	{r2, r3}
 8006bde:	b530      	push	{r4, r5, lr}
 8006be0:	4b18      	ldr	r3, [pc, #96]	@ (8006c44 <sniprintf+0x68>)
 8006be2:	1e0c      	subs	r4, r1, #0
 8006be4:	681d      	ldr	r5, [r3, #0]
 8006be6:	b09d      	sub	sp, #116	@ 0x74
 8006be8:	da08      	bge.n	8006bfc <sniprintf+0x20>
 8006bea:	238b      	movs	r3, #139	@ 0x8b
 8006bec:	602b      	str	r3, [r5, #0]
 8006bee:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf2:	b01d      	add	sp, #116	@ 0x74
 8006bf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006bf8:	b002      	add	sp, #8
 8006bfa:	4770      	bx	lr
 8006bfc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006c00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006c04:	f04f 0300 	mov.w	r3, #0
 8006c08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006c0a:	bf14      	ite	ne
 8006c0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c10:	4623      	moveq	r3, r4
 8006c12:	9304      	str	r3, [sp, #16]
 8006c14:	9307      	str	r3, [sp, #28]
 8006c16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006c1a:	9002      	str	r0, [sp, #8]
 8006c1c:	9006      	str	r0, [sp, #24]
 8006c1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006c24:	ab21      	add	r3, sp, #132	@ 0x84
 8006c26:	a902      	add	r1, sp, #8
 8006c28:	4628      	mov	r0, r5
 8006c2a:	9301      	str	r3, [sp, #4]
 8006c2c:	f000 fade 	bl	80071ec <_svfiprintf_r>
 8006c30:	1c43      	adds	r3, r0, #1
 8006c32:	bfbc      	itt	lt
 8006c34:	238b      	movlt	r3, #139	@ 0x8b
 8006c36:	602b      	strlt	r3, [r5, #0]
 8006c38:	2c00      	cmp	r4, #0
 8006c3a:	d0da      	beq.n	8006bf2 <sniprintf+0x16>
 8006c3c:	9b02      	ldr	r3, [sp, #8]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	701a      	strb	r2, [r3, #0]
 8006c42:	e7d6      	b.n	8006bf2 <sniprintf+0x16>
 8006c44:	20000018 	.word	0x20000018

08006c48 <__sread>:
 8006c48:	b510      	push	{r4, lr}
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c50:	f000 f910 	bl	8006e74 <_read_r>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	bfab      	itete	ge
 8006c58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c5a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c5c:	181b      	addge	r3, r3, r0
 8006c5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c62:	bfac      	ite	ge
 8006c64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c66:	81a3      	strhlt	r3, [r4, #12]
 8006c68:	bd10      	pop	{r4, pc}

08006c6a <__swrite>:
 8006c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6e:	461f      	mov	r7, r3
 8006c70:	898b      	ldrh	r3, [r1, #12]
 8006c72:	05db      	lsls	r3, r3, #23
 8006c74:	4605      	mov	r5, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	4616      	mov	r6, r2
 8006c7a:	d505      	bpl.n	8006c88 <__swrite+0x1e>
 8006c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c80:	2302      	movs	r3, #2
 8006c82:	2200      	movs	r2, #0
 8006c84:	f000 f8e4 	bl	8006e50 <_lseek_r>
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c92:	81a3      	strh	r3, [r4, #12]
 8006c94:	4632      	mov	r2, r6
 8006c96:	463b      	mov	r3, r7
 8006c98:	4628      	mov	r0, r5
 8006c9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c9e:	f000 b8fb 	b.w	8006e98 <_write_r>

08006ca2 <__sseek>:
 8006ca2:	b510      	push	{r4, lr}
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006caa:	f000 f8d1 	bl	8006e50 <_lseek_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	89a3      	ldrh	r3, [r4, #12]
 8006cb2:	bf15      	itete	ne
 8006cb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cbe:	81a3      	strheq	r3, [r4, #12]
 8006cc0:	bf18      	it	ne
 8006cc2:	81a3      	strhne	r3, [r4, #12]
 8006cc4:	bd10      	pop	{r4, pc}

08006cc6 <__sclose>:
 8006cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cca:	f000 b8b1 	b.w	8006e30 <_close_r>

08006cce <__swbuf_r>:
 8006cce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd0:	460e      	mov	r6, r1
 8006cd2:	4614      	mov	r4, r2
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	b118      	cbz	r0, 8006ce0 <__swbuf_r+0x12>
 8006cd8:	6a03      	ldr	r3, [r0, #32]
 8006cda:	b90b      	cbnz	r3, 8006ce0 <__swbuf_r+0x12>
 8006cdc:	f7ff feea 	bl	8006ab4 <__sinit>
 8006ce0:	69a3      	ldr	r3, [r4, #24]
 8006ce2:	60a3      	str	r3, [r4, #8]
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	071a      	lsls	r2, r3, #28
 8006ce8:	d501      	bpl.n	8006cee <__swbuf_r+0x20>
 8006cea:	6923      	ldr	r3, [r4, #16]
 8006cec:	b943      	cbnz	r3, 8006d00 <__swbuf_r+0x32>
 8006cee:	4621      	mov	r1, r4
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	f000 f82b 	bl	8006d4c <__swsetup_r>
 8006cf6:	b118      	cbz	r0, 8006d00 <__swbuf_r+0x32>
 8006cf8:	f04f 37ff 	mov.w	r7, #4294967295
 8006cfc:	4638      	mov	r0, r7
 8006cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	6922      	ldr	r2, [r4, #16]
 8006d04:	1a98      	subs	r0, r3, r2
 8006d06:	6963      	ldr	r3, [r4, #20]
 8006d08:	b2f6      	uxtb	r6, r6
 8006d0a:	4283      	cmp	r3, r0
 8006d0c:	4637      	mov	r7, r6
 8006d0e:	dc05      	bgt.n	8006d1c <__swbuf_r+0x4e>
 8006d10:	4621      	mov	r1, r4
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 fd76 	bl	8007804 <_fflush_r>
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	d1ed      	bne.n	8006cf8 <__swbuf_r+0x2a>
 8006d1c:	68a3      	ldr	r3, [r4, #8]
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	60a3      	str	r3, [r4, #8]
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	1c5a      	adds	r2, r3, #1
 8006d26:	6022      	str	r2, [r4, #0]
 8006d28:	701e      	strb	r6, [r3, #0]
 8006d2a:	6962      	ldr	r2, [r4, #20]
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d004      	beq.n	8006d3c <__swbuf_r+0x6e>
 8006d32:	89a3      	ldrh	r3, [r4, #12]
 8006d34:	07db      	lsls	r3, r3, #31
 8006d36:	d5e1      	bpl.n	8006cfc <__swbuf_r+0x2e>
 8006d38:	2e0a      	cmp	r6, #10
 8006d3a:	d1df      	bne.n	8006cfc <__swbuf_r+0x2e>
 8006d3c:	4621      	mov	r1, r4
 8006d3e:	4628      	mov	r0, r5
 8006d40:	f000 fd60 	bl	8007804 <_fflush_r>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d0d9      	beq.n	8006cfc <__swbuf_r+0x2e>
 8006d48:	e7d6      	b.n	8006cf8 <__swbuf_r+0x2a>
	...

08006d4c <__swsetup_r>:
 8006d4c:	b538      	push	{r3, r4, r5, lr}
 8006d4e:	4b29      	ldr	r3, [pc, #164]	@ (8006df4 <__swsetup_r+0xa8>)
 8006d50:	4605      	mov	r5, r0
 8006d52:	6818      	ldr	r0, [r3, #0]
 8006d54:	460c      	mov	r4, r1
 8006d56:	b118      	cbz	r0, 8006d60 <__swsetup_r+0x14>
 8006d58:	6a03      	ldr	r3, [r0, #32]
 8006d5a:	b90b      	cbnz	r3, 8006d60 <__swsetup_r+0x14>
 8006d5c:	f7ff feaa 	bl	8006ab4 <__sinit>
 8006d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d64:	0719      	lsls	r1, r3, #28
 8006d66:	d422      	bmi.n	8006dae <__swsetup_r+0x62>
 8006d68:	06da      	lsls	r2, r3, #27
 8006d6a:	d407      	bmi.n	8006d7c <__swsetup_r+0x30>
 8006d6c:	2209      	movs	r2, #9
 8006d6e:	602a      	str	r2, [r5, #0]
 8006d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	f04f 30ff 	mov.w	r0, #4294967295
 8006d7a:	e033      	b.n	8006de4 <__swsetup_r+0x98>
 8006d7c:	0758      	lsls	r0, r3, #29
 8006d7e:	d512      	bpl.n	8006da6 <__swsetup_r+0x5a>
 8006d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d82:	b141      	cbz	r1, 8006d96 <__swsetup_r+0x4a>
 8006d84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d88:	4299      	cmp	r1, r3
 8006d8a:	d002      	beq.n	8006d92 <__swsetup_r+0x46>
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f000 f8d9 	bl	8006f44 <_free_r>
 8006d92:	2300      	movs	r3, #0
 8006d94:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d9c:	81a3      	strh	r3, [r4, #12]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	6063      	str	r3, [r4, #4]
 8006da2:	6923      	ldr	r3, [r4, #16]
 8006da4:	6023      	str	r3, [r4, #0]
 8006da6:	89a3      	ldrh	r3, [r4, #12]
 8006da8:	f043 0308 	orr.w	r3, r3, #8
 8006dac:	81a3      	strh	r3, [r4, #12]
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	b94b      	cbnz	r3, 8006dc6 <__swsetup_r+0x7a>
 8006db2:	89a3      	ldrh	r3, [r4, #12]
 8006db4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dbc:	d003      	beq.n	8006dc6 <__swsetup_r+0x7a>
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f000 fd6d 	bl	80078a0 <__smakebuf_r>
 8006dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dca:	f013 0201 	ands.w	r2, r3, #1
 8006dce:	d00a      	beq.n	8006de6 <__swsetup_r+0x9a>
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	60a2      	str	r2, [r4, #8]
 8006dd4:	6962      	ldr	r2, [r4, #20]
 8006dd6:	4252      	negs	r2, r2
 8006dd8:	61a2      	str	r2, [r4, #24]
 8006dda:	6922      	ldr	r2, [r4, #16]
 8006ddc:	b942      	cbnz	r2, 8006df0 <__swsetup_r+0xa4>
 8006dde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006de2:	d1c5      	bne.n	8006d70 <__swsetup_r+0x24>
 8006de4:	bd38      	pop	{r3, r4, r5, pc}
 8006de6:	0799      	lsls	r1, r3, #30
 8006de8:	bf58      	it	pl
 8006dea:	6962      	ldrpl	r2, [r4, #20]
 8006dec:	60a2      	str	r2, [r4, #8]
 8006dee:	e7f4      	b.n	8006dda <__swsetup_r+0x8e>
 8006df0:	2000      	movs	r0, #0
 8006df2:	e7f7      	b.n	8006de4 <__swsetup_r+0x98>
 8006df4:	20000018 	.word	0x20000018

08006df8 <memset>:
 8006df8:	4402      	add	r2, r0
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d100      	bne.n	8006e02 <memset+0xa>
 8006e00:	4770      	bx	lr
 8006e02:	f803 1b01 	strb.w	r1, [r3], #1
 8006e06:	e7f9      	b.n	8006dfc <memset+0x4>

08006e08 <strncpy>:
 8006e08:	b510      	push	{r4, lr}
 8006e0a:	3901      	subs	r1, #1
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	b132      	cbz	r2, 8006e1e <strncpy+0x16>
 8006e10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e14:	f803 4b01 	strb.w	r4, [r3], #1
 8006e18:	3a01      	subs	r2, #1
 8006e1a:	2c00      	cmp	r4, #0
 8006e1c:	d1f7      	bne.n	8006e0e <strncpy+0x6>
 8006e1e:	441a      	add	r2, r3
 8006e20:	2100      	movs	r1, #0
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d100      	bne.n	8006e28 <strncpy+0x20>
 8006e26:	bd10      	pop	{r4, pc}
 8006e28:	f803 1b01 	strb.w	r1, [r3], #1
 8006e2c:	e7f9      	b.n	8006e22 <strncpy+0x1a>
	...

08006e30 <_close_r>:
 8006e30:	b538      	push	{r3, r4, r5, lr}
 8006e32:	4d06      	ldr	r5, [pc, #24]	@ (8006e4c <_close_r+0x1c>)
 8006e34:	2300      	movs	r3, #0
 8006e36:	4604      	mov	r4, r0
 8006e38:	4608      	mov	r0, r1
 8006e3a:	602b      	str	r3, [r5, #0]
 8006e3c:	f7fc fa1a 	bl	8003274 <_close>
 8006e40:	1c43      	adds	r3, r0, #1
 8006e42:	d102      	bne.n	8006e4a <_close_r+0x1a>
 8006e44:	682b      	ldr	r3, [r5, #0]
 8006e46:	b103      	cbz	r3, 8006e4a <_close_r+0x1a>
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	bd38      	pop	{r3, r4, r5, pc}
 8006e4c:	2000030c 	.word	0x2000030c

08006e50 <_lseek_r>:
 8006e50:	b538      	push	{r3, r4, r5, lr}
 8006e52:	4d07      	ldr	r5, [pc, #28]	@ (8006e70 <_lseek_r+0x20>)
 8006e54:	4604      	mov	r4, r0
 8006e56:	4608      	mov	r0, r1
 8006e58:	4611      	mov	r1, r2
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	602a      	str	r2, [r5, #0]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	f7fc fa2f 	bl	80032c2 <_lseek>
 8006e64:	1c43      	adds	r3, r0, #1
 8006e66:	d102      	bne.n	8006e6e <_lseek_r+0x1e>
 8006e68:	682b      	ldr	r3, [r5, #0]
 8006e6a:	b103      	cbz	r3, 8006e6e <_lseek_r+0x1e>
 8006e6c:	6023      	str	r3, [r4, #0]
 8006e6e:	bd38      	pop	{r3, r4, r5, pc}
 8006e70:	2000030c 	.word	0x2000030c

08006e74 <_read_r>:
 8006e74:	b538      	push	{r3, r4, r5, lr}
 8006e76:	4d07      	ldr	r5, [pc, #28]	@ (8006e94 <_read_r+0x20>)
 8006e78:	4604      	mov	r4, r0
 8006e7a:	4608      	mov	r0, r1
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	2200      	movs	r2, #0
 8006e80:	602a      	str	r2, [r5, #0]
 8006e82:	461a      	mov	r2, r3
 8006e84:	f7fc f9bd 	bl	8003202 <_read>
 8006e88:	1c43      	adds	r3, r0, #1
 8006e8a:	d102      	bne.n	8006e92 <_read_r+0x1e>
 8006e8c:	682b      	ldr	r3, [r5, #0]
 8006e8e:	b103      	cbz	r3, 8006e92 <_read_r+0x1e>
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	bd38      	pop	{r3, r4, r5, pc}
 8006e94:	2000030c 	.word	0x2000030c

08006e98 <_write_r>:
 8006e98:	b538      	push	{r3, r4, r5, lr}
 8006e9a:	4d07      	ldr	r5, [pc, #28]	@ (8006eb8 <_write_r+0x20>)
 8006e9c:	4604      	mov	r4, r0
 8006e9e:	4608      	mov	r0, r1
 8006ea0:	4611      	mov	r1, r2
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	602a      	str	r2, [r5, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	f7fc f9c8 	bl	800323c <_write>
 8006eac:	1c43      	adds	r3, r0, #1
 8006eae:	d102      	bne.n	8006eb6 <_write_r+0x1e>
 8006eb0:	682b      	ldr	r3, [r5, #0]
 8006eb2:	b103      	cbz	r3, 8006eb6 <_write_r+0x1e>
 8006eb4:	6023      	str	r3, [r4, #0]
 8006eb6:	bd38      	pop	{r3, r4, r5, pc}
 8006eb8:	2000030c 	.word	0x2000030c

08006ebc <__errno>:
 8006ebc:	4b01      	ldr	r3, [pc, #4]	@ (8006ec4 <__errno+0x8>)
 8006ebe:	6818      	ldr	r0, [r3, #0]
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	20000018 	.word	0x20000018

08006ec8 <__libc_init_array>:
 8006ec8:	b570      	push	{r4, r5, r6, lr}
 8006eca:	4d0d      	ldr	r5, [pc, #52]	@ (8006f00 <__libc_init_array+0x38>)
 8006ecc:	4c0d      	ldr	r4, [pc, #52]	@ (8006f04 <__libc_init_array+0x3c>)
 8006ece:	1b64      	subs	r4, r4, r5
 8006ed0:	10a4      	asrs	r4, r4, #2
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	42a6      	cmp	r6, r4
 8006ed6:	d109      	bne.n	8006eec <__libc_init_array+0x24>
 8006ed8:	4d0b      	ldr	r5, [pc, #44]	@ (8006f08 <__libc_init_array+0x40>)
 8006eda:	4c0c      	ldr	r4, [pc, #48]	@ (8006f0c <__libc_init_array+0x44>)
 8006edc:	f001 fcfe 	bl	80088dc <_init>
 8006ee0:	1b64      	subs	r4, r4, r5
 8006ee2:	10a4      	asrs	r4, r4, #2
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	42a6      	cmp	r6, r4
 8006ee8:	d105      	bne.n	8006ef6 <__libc_init_array+0x2e>
 8006eea:	bd70      	pop	{r4, r5, r6, pc}
 8006eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ef0:	4798      	blx	r3
 8006ef2:	3601      	adds	r6, #1
 8006ef4:	e7ee      	b.n	8006ed4 <__libc_init_array+0xc>
 8006ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006efa:	4798      	blx	r3
 8006efc:	3601      	adds	r6, #1
 8006efe:	e7f2      	b.n	8006ee6 <__libc_init_array+0x1e>
 8006f00:	08008bb8 	.word	0x08008bb8
 8006f04:	08008bb8 	.word	0x08008bb8
 8006f08:	08008bb8 	.word	0x08008bb8
 8006f0c:	08008bbc 	.word	0x08008bbc

08006f10 <__retarget_lock_init_recursive>:
 8006f10:	4770      	bx	lr

08006f12 <__retarget_lock_acquire_recursive>:
 8006f12:	4770      	bx	lr

08006f14 <__retarget_lock_release_recursive>:
 8006f14:	4770      	bx	lr

08006f16 <strcpy>:
 8006f16:	4603      	mov	r3, r0
 8006f18:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f1c:	f803 2b01 	strb.w	r2, [r3], #1
 8006f20:	2a00      	cmp	r2, #0
 8006f22:	d1f9      	bne.n	8006f18 <strcpy+0x2>
 8006f24:	4770      	bx	lr

08006f26 <memcpy>:
 8006f26:	440a      	add	r2, r1
 8006f28:	4291      	cmp	r1, r2
 8006f2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f2e:	d100      	bne.n	8006f32 <memcpy+0xc>
 8006f30:	4770      	bx	lr
 8006f32:	b510      	push	{r4, lr}
 8006f34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f3c:	4291      	cmp	r1, r2
 8006f3e:	d1f9      	bne.n	8006f34 <memcpy+0xe>
 8006f40:	bd10      	pop	{r4, pc}
	...

08006f44 <_free_r>:
 8006f44:	b538      	push	{r3, r4, r5, lr}
 8006f46:	4605      	mov	r5, r0
 8006f48:	2900      	cmp	r1, #0
 8006f4a:	d041      	beq.n	8006fd0 <_free_r+0x8c>
 8006f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f50:	1f0c      	subs	r4, r1, #4
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	bfb8      	it	lt
 8006f56:	18e4      	addlt	r4, r4, r3
 8006f58:	f000 f8e0 	bl	800711c <__malloc_lock>
 8006f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd4 <_free_r+0x90>)
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	b933      	cbnz	r3, 8006f70 <_free_r+0x2c>
 8006f62:	6063      	str	r3, [r4, #4]
 8006f64:	6014      	str	r4, [r2, #0]
 8006f66:	4628      	mov	r0, r5
 8006f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f6c:	f000 b8dc 	b.w	8007128 <__malloc_unlock>
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	d908      	bls.n	8006f86 <_free_r+0x42>
 8006f74:	6820      	ldr	r0, [r4, #0]
 8006f76:	1821      	adds	r1, r4, r0
 8006f78:	428b      	cmp	r3, r1
 8006f7a:	bf01      	itttt	eq
 8006f7c:	6819      	ldreq	r1, [r3, #0]
 8006f7e:	685b      	ldreq	r3, [r3, #4]
 8006f80:	1809      	addeq	r1, r1, r0
 8006f82:	6021      	streq	r1, [r4, #0]
 8006f84:	e7ed      	b.n	8006f62 <_free_r+0x1e>
 8006f86:	461a      	mov	r2, r3
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	b10b      	cbz	r3, 8006f90 <_free_r+0x4c>
 8006f8c:	42a3      	cmp	r3, r4
 8006f8e:	d9fa      	bls.n	8006f86 <_free_r+0x42>
 8006f90:	6811      	ldr	r1, [r2, #0]
 8006f92:	1850      	adds	r0, r2, r1
 8006f94:	42a0      	cmp	r0, r4
 8006f96:	d10b      	bne.n	8006fb0 <_free_r+0x6c>
 8006f98:	6820      	ldr	r0, [r4, #0]
 8006f9a:	4401      	add	r1, r0
 8006f9c:	1850      	adds	r0, r2, r1
 8006f9e:	4283      	cmp	r3, r0
 8006fa0:	6011      	str	r1, [r2, #0]
 8006fa2:	d1e0      	bne.n	8006f66 <_free_r+0x22>
 8006fa4:	6818      	ldr	r0, [r3, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	6053      	str	r3, [r2, #4]
 8006faa:	4408      	add	r0, r1
 8006fac:	6010      	str	r0, [r2, #0]
 8006fae:	e7da      	b.n	8006f66 <_free_r+0x22>
 8006fb0:	d902      	bls.n	8006fb8 <_free_r+0x74>
 8006fb2:	230c      	movs	r3, #12
 8006fb4:	602b      	str	r3, [r5, #0]
 8006fb6:	e7d6      	b.n	8006f66 <_free_r+0x22>
 8006fb8:	6820      	ldr	r0, [r4, #0]
 8006fba:	1821      	adds	r1, r4, r0
 8006fbc:	428b      	cmp	r3, r1
 8006fbe:	bf04      	itt	eq
 8006fc0:	6819      	ldreq	r1, [r3, #0]
 8006fc2:	685b      	ldreq	r3, [r3, #4]
 8006fc4:	6063      	str	r3, [r4, #4]
 8006fc6:	bf04      	itt	eq
 8006fc8:	1809      	addeq	r1, r1, r0
 8006fca:	6021      	streq	r1, [r4, #0]
 8006fcc:	6054      	str	r4, [r2, #4]
 8006fce:	e7ca      	b.n	8006f66 <_free_r+0x22>
 8006fd0:	bd38      	pop	{r3, r4, r5, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20000318 	.word	0x20000318

08006fd8 <sbrk_aligned>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	4e0f      	ldr	r6, [pc, #60]	@ (8007018 <sbrk_aligned+0x40>)
 8006fdc:	460c      	mov	r4, r1
 8006fde:	6831      	ldr	r1, [r6, #0]
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	b911      	cbnz	r1, 8006fea <sbrk_aligned+0x12>
 8006fe4:	f000 fcd4 	bl	8007990 <_sbrk_r>
 8006fe8:	6030      	str	r0, [r6, #0]
 8006fea:	4621      	mov	r1, r4
 8006fec:	4628      	mov	r0, r5
 8006fee:	f000 fccf 	bl	8007990 <_sbrk_r>
 8006ff2:	1c43      	adds	r3, r0, #1
 8006ff4:	d103      	bne.n	8006ffe <sbrk_aligned+0x26>
 8006ff6:	f04f 34ff 	mov.w	r4, #4294967295
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	bd70      	pop	{r4, r5, r6, pc}
 8006ffe:	1cc4      	adds	r4, r0, #3
 8007000:	f024 0403 	bic.w	r4, r4, #3
 8007004:	42a0      	cmp	r0, r4
 8007006:	d0f8      	beq.n	8006ffa <sbrk_aligned+0x22>
 8007008:	1a21      	subs	r1, r4, r0
 800700a:	4628      	mov	r0, r5
 800700c:	f000 fcc0 	bl	8007990 <_sbrk_r>
 8007010:	3001      	adds	r0, #1
 8007012:	d1f2      	bne.n	8006ffa <sbrk_aligned+0x22>
 8007014:	e7ef      	b.n	8006ff6 <sbrk_aligned+0x1e>
 8007016:	bf00      	nop
 8007018:	20000314 	.word	0x20000314

0800701c <_malloc_r>:
 800701c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007020:	1ccd      	adds	r5, r1, #3
 8007022:	f025 0503 	bic.w	r5, r5, #3
 8007026:	3508      	adds	r5, #8
 8007028:	2d0c      	cmp	r5, #12
 800702a:	bf38      	it	cc
 800702c:	250c      	movcc	r5, #12
 800702e:	2d00      	cmp	r5, #0
 8007030:	4606      	mov	r6, r0
 8007032:	db01      	blt.n	8007038 <_malloc_r+0x1c>
 8007034:	42a9      	cmp	r1, r5
 8007036:	d904      	bls.n	8007042 <_malloc_r+0x26>
 8007038:	230c      	movs	r3, #12
 800703a:	6033      	str	r3, [r6, #0]
 800703c:	2000      	movs	r0, #0
 800703e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007118 <_malloc_r+0xfc>
 8007046:	f000 f869 	bl	800711c <__malloc_lock>
 800704a:	f8d8 3000 	ldr.w	r3, [r8]
 800704e:	461c      	mov	r4, r3
 8007050:	bb44      	cbnz	r4, 80070a4 <_malloc_r+0x88>
 8007052:	4629      	mov	r1, r5
 8007054:	4630      	mov	r0, r6
 8007056:	f7ff ffbf 	bl	8006fd8 <sbrk_aligned>
 800705a:	1c43      	adds	r3, r0, #1
 800705c:	4604      	mov	r4, r0
 800705e:	d158      	bne.n	8007112 <_malloc_r+0xf6>
 8007060:	f8d8 4000 	ldr.w	r4, [r8]
 8007064:	4627      	mov	r7, r4
 8007066:	2f00      	cmp	r7, #0
 8007068:	d143      	bne.n	80070f2 <_malloc_r+0xd6>
 800706a:	2c00      	cmp	r4, #0
 800706c:	d04b      	beq.n	8007106 <_malloc_r+0xea>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	4639      	mov	r1, r7
 8007072:	4630      	mov	r0, r6
 8007074:	eb04 0903 	add.w	r9, r4, r3
 8007078:	f000 fc8a 	bl	8007990 <_sbrk_r>
 800707c:	4581      	cmp	r9, r0
 800707e:	d142      	bne.n	8007106 <_malloc_r+0xea>
 8007080:	6821      	ldr	r1, [r4, #0]
 8007082:	1a6d      	subs	r5, r5, r1
 8007084:	4629      	mov	r1, r5
 8007086:	4630      	mov	r0, r6
 8007088:	f7ff ffa6 	bl	8006fd8 <sbrk_aligned>
 800708c:	3001      	adds	r0, #1
 800708e:	d03a      	beq.n	8007106 <_malloc_r+0xea>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	442b      	add	r3, r5
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	f8d8 3000 	ldr.w	r3, [r8]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	bb62      	cbnz	r2, 80070f8 <_malloc_r+0xdc>
 800709e:	f8c8 7000 	str.w	r7, [r8]
 80070a2:	e00f      	b.n	80070c4 <_malloc_r+0xa8>
 80070a4:	6822      	ldr	r2, [r4, #0]
 80070a6:	1b52      	subs	r2, r2, r5
 80070a8:	d420      	bmi.n	80070ec <_malloc_r+0xd0>
 80070aa:	2a0b      	cmp	r2, #11
 80070ac:	d917      	bls.n	80070de <_malloc_r+0xc2>
 80070ae:	1961      	adds	r1, r4, r5
 80070b0:	42a3      	cmp	r3, r4
 80070b2:	6025      	str	r5, [r4, #0]
 80070b4:	bf18      	it	ne
 80070b6:	6059      	strne	r1, [r3, #4]
 80070b8:	6863      	ldr	r3, [r4, #4]
 80070ba:	bf08      	it	eq
 80070bc:	f8c8 1000 	streq.w	r1, [r8]
 80070c0:	5162      	str	r2, [r4, r5]
 80070c2:	604b      	str	r3, [r1, #4]
 80070c4:	4630      	mov	r0, r6
 80070c6:	f000 f82f 	bl	8007128 <__malloc_unlock>
 80070ca:	f104 000b 	add.w	r0, r4, #11
 80070ce:	1d23      	adds	r3, r4, #4
 80070d0:	f020 0007 	bic.w	r0, r0, #7
 80070d4:	1ac2      	subs	r2, r0, r3
 80070d6:	bf1c      	itt	ne
 80070d8:	1a1b      	subne	r3, r3, r0
 80070da:	50a3      	strne	r3, [r4, r2]
 80070dc:	e7af      	b.n	800703e <_malloc_r+0x22>
 80070de:	6862      	ldr	r2, [r4, #4]
 80070e0:	42a3      	cmp	r3, r4
 80070e2:	bf0c      	ite	eq
 80070e4:	f8c8 2000 	streq.w	r2, [r8]
 80070e8:	605a      	strne	r2, [r3, #4]
 80070ea:	e7eb      	b.n	80070c4 <_malloc_r+0xa8>
 80070ec:	4623      	mov	r3, r4
 80070ee:	6864      	ldr	r4, [r4, #4]
 80070f0:	e7ae      	b.n	8007050 <_malloc_r+0x34>
 80070f2:	463c      	mov	r4, r7
 80070f4:	687f      	ldr	r7, [r7, #4]
 80070f6:	e7b6      	b.n	8007066 <_malloc_r+0x4a>
 80070f8:	461a      	mov	r2, r3
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	42a3      	cmp	r3, r4
 80070fe:	d1fb      	bne.n	80070f8 <_malloc_r+0xdc>
 8007100:	2300      	movs	r3, #0
 8007102:	6053      	str	r3, [r2, #4]
 8007104:	e7de      	b.n	80070c4 <_malloc_r+0xa8>
 8007106:	230c      	movs	r3, #12
 8007108:	6033      	str	r3, [r6, #0]
 800710a:	4630      	mov	r0, r6
 800710c:	f000 f80c 	bl	8007128 <__malloc_unlock>
 8007110:	e794      	b.n	800703c <_malloc_r+0x20>
 8007112:	6005      	str	r5, [r0, #0]
 8007114:	e7d6      	b.n	80070c4 <_malloc_r+0xa8>
 8007116:	bf00      	nop
 8007118:	20000318 	.word	0x20000318

0800711c <__malloc_lock>:
 800711c:	4801      	ldr	r0, [pc, #4]	@ (8007124 <__malloc_lock+0x8>)
 800711e:	f7ff bef8 	b.w	8006f12 <__retarget_lock_acquire_recursive>
 8007122:	bf00      	nop
 8007124:	20000310 	.word	0x20000310

08007128 <__malloc_unlock>:
 8007128:	4801      	ldr	r0, [pc, #4]	@ (8007130 <__malloc_unlock+0x8>)
 800712a:	f7ff bef3 	b.w	8006f14 <__retarget_lock_release_recursive>
 800712e:	bf00      	nop
 8007130:	20000310 	.word	0x20000310

08007134 <__ssputs_r>:
 8007134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007138:	688e      	ldr	r6, [r1, #8]
 800713a:	461f      	mov	r7, r3
 800713c:	42be      	cmp	r6, r7
 800713e:	680b      	ldr	r3, [r1, #0]
 8007140:	4682      	mov	sl, r0
 8007142:	460c      	mov	r4, r1
 8007144:	4690      	mov	r8, r2
 8007146:	d82d      	bhi.n	80071a4 <__ssputs_r+0x70>
 8007148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800714c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007150:	d026      	beq.n	80071a0 <__ssputs_r+0x6c>
 8007152:	6965      	ldr	r5, [r4, #20]
 8007154:	6909      	ldr	r1, [r1, #16]
 8007156:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800715a:	eba3 0901 	sub.w	r9, r3, r1
 800715e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007162:	1c7b      	adds	r3, r7, #1
 8007164:	444b      	add	r3, r9
 8007166:	106d      	asrs	r5, r5, #1
 8007168:	429d      	cmp	r5, r3
 800716a:	bf38      	it	cc
 800716c:	461d      	movcc	r5, r3
 800716e:	0553      	lsls	r3, r2, #21
 8007170:	d527      	bpl.n	80071c2 <__ssputs_r+0x8e>
 8007172:	4629      	mov	r1, r5
 8007174:	f7ff ff52 	bl	800701c <_malloc_r>
 8007178:	4606      	mov	r6, r0
 800717a:	b360      	cbz	r0, 80071d6 <__ssputs_r+0xa2>
 800717c:	6921      	ldr	r1, [r4, #16]
 800717e:	464a      	mov	r2, r9
 8007180:	f7ff fed1 	bl	8006f26 <memcpy>
 8007184:	89a3      	ldrh	r3, [r4, #12]
 8007186:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800718a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800718e:	81a3      	strh	r3, [r4, #12]
 8007190:	6126      	str	r6, [r4, #16]
 8007192:	6165      	str	r5, [r4, #20]
 8007194:	444e      	add	r6, r9
 8007196:	eba5 0509 	sub.w	r5, r5, r9
 800719a:	6026      	str	r6, [r4, #0]
 800719c:	60a5      	str	r5, [r4, #8]
 800719e:	463e      	mov	r6, r7
 80071a0:	42be      	cmp	r6, r7
 80071a2:	d900      	bls.n	80071a6 <__ssputs_r+0x72>
 80071a4:	463e      	mov	r6, r7
 80071a6:	6820      	ldr	r0, [r4, #0]
 80071a8:	4632      	mov	r2, r6
 80071aa:	4641      	mov	r1, r8
 80071ac:	f000 fbb4 	bl	8007918 <memmove>
 80071b0:	68a3      	ldr	r3, [r4, #8]
 80071b2:	1b9b      	subs	r3, r3, r6
 80071b4:	60a3      	str	r3, [r4, #8]
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	4433      	add	r3, r6
 80071ba:	6023      	str	r3, [r4, #0]
 80071bc:	2000      	movs	r0, #0
 80071be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c2:	462a      	mov	r2, r5
 80071c4:	f000 fbf4 	bl	80079b0 <_realloc_r>
 80071c8:	4606      	mov	r6, r0
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d1e0      	bne.n	8007190 <__ssputs_r+0x5c>
 80071ce:	6921      	ldr	r1, [r4, #16]
 80071d0:	4650      	mov	r0, sl
 80071d2:	f7ff feb7 	bl	8006f44 <_free_r>
 80071d6:	230c      	movs	r3, #12
 80071d8:	f8ca 3000 	str.w	r3, [sl]
 80071dc:	89a3      	ldrh	r3, [r4, #12]
 80071de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071e2:	81a3      	strh	r3, [r4, #12]
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295
 80071e8:	e7e9      	b.n	80071be <__ssputs_r+0x8a>
	...

080071ec <_svfiprintf_r>:
 80071ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f0:	4698      	mov	r8, r3
 80071f2:	898b      	ldrh	r3, [r1, #12]
 80071f4:	061b      	lsls	r3, r3, #24
 80071f6:	b09d      	sub	sp, #116	@ 0x74
 80071f8:	4607      	mov	r7, r0
 80071fa:	460d      	mov	r5, r1
 80071fc:	4614      	mov	r4, r2
 80071fe:	d510      	bpl.n	8007222 <_svfiprintf_r+0x36>
 8007200:	690b      	ldr	r3, [r1, #16]
 8007202:	b973      	cbnz	r3, 8007222 <_svfiprintf_r+0x36>
 8007204:	2140      	movs	r1, #64	@ 0x40
 8007206:	f7ff ff09 	bl	800701c <_malloc_r>
 800720a:	6028      	str	r0, [r5, #0]
 800720c:	6128      	str	r0, [r5, #16]
 800720e:	b930      	cbnz	r0, 800721e <_svfiprintf_r+0x32>
 8007210:	230c      	movs	r3, #12
 8007212:	603b      	str	r3, [r7, #0]
 8007214:	f04f 30ff 	mov.w	r0, #4294967295
 8007218:	b01d      	add	sp, #116	@ 0x74
 800721a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721e:	2340      	movs	r3, #64	@ 0x40
 8007220:	616b      	str	r3, [r5, #20]
 8007222:	2300      	movs	r3, #0
 8007224:	9309      	str	r3, [sp, #36]	@ 0x24
 8007226:	2320      	movs	r3, #32
 8007228:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800722c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007230:	2330      	movs	r3, #48	@ 0x30
 8007232:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80073d0 <_svfiprintf_r+0x1e4>
 8007236:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800723a:	f04f 0901 	mov.w	r9, #1
 800723e:	4623      	mov	r3, r4
 8007240:	469a      	mov	sl, r3
 8007242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007246:	b10a      	cbz	r2, 800724c <_svfiprintf_r+0x60>
 8007248:	2a25      	cmp	r2, #37	@ 0x25
 800724a:	d1f9      	bne.n	8007240 <_svfiprintf_r+0x54>
 800724c:	ebba 0b04 	subs.w	fp, sl, r4
 8007250:	d00b      	beq.n	800726a <_svfiprintf_r+0x7e>
 8007252:	465b      	mov	r3, fp
 8007254:	4622      	mov	r2, r4
 8007256:	4629      	mov	r1, r5
 8007258:	4638      	mov	r0, r7
 800725a:	f7ff ff6b 	bl	8007134 <__ssputs_r>
 800725e:	3001      	adds	r0, #1
 8007260:	f000 80a7 	beq.w	80073b2 <_svfiprintf_r+0x1c6>
 8007264:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007266:	445a      	add	r2, fp
 8007268:	9209      	str	r2, [sp, #36]	@ 0x24
 800726a:	f89a 3000 	ldrb.w	r3, [sl]
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 809f 	beq.w	80073b2 <_svfiprintf_r+0x1c6>
 8007274:	2300      	movs	r3, #0
 8007276:	f04f 32ff 	mov.w	r2, #4294967295
 800727a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800727e:	f10a 0a01 	add.w	sl, sl, #1
 8007282:	9304      	str	r3, [sp, #16]
 8007284:	9307      	str	r3, [sp, #28]
 8007286:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800728a:	931a      	str	r3, [sp, #104]	@ 0x68
 800728c:	4654      	mov	r4, sl
 800728e:	2205      	movs	r2, #5
 8007290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007294:	484e      	ldr	r0, [pc, #312]	@ (80073d0 <_svfiprintf_r+0x1e4>)
 8007296:	f7f8 ffcb 	bl	8000230 <memchr>
 800729a:	9a04      	ldr	r2, [sp, #16]
 800729c:	b9d8      	cbnz	r0, 80072d6 <_svfiprintf_r+0xea>
 800729e:	06d0      	lsls	r0, r2, #27
 80072a0:	bf44      	itt	mi
 80072a2:	2320      	movmi	r3, #32
 80072a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072a8:	0711      	lsls	r1, r2, #28
 80072aa:	bf44      	itt	mi
 80072ac:	232b      	movmi	r3, #43	@ 0x2b
 80072ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072b2:	f89a 3000 	ldrb.w	r3, [sl]
 80072b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80072b8:	d015      	beq.n	80072e6 <_svfiprintf_r+0xfa>
 80072ba:	9a07      	ldr	r2, [sp, #28]
 80072bc:	4654      	mov	r4, sl
 80072be:	2000      	movs	r0, #0
 80072c0:	f04f 0c0a 	mov.w	ip, #10
 80072c4:	4621      	mov	r1, r4
 80072c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072ca:	3b30      	subs	r3, #48	@ 0x30
 80072cc:	2b09      	cmp	r3, #9
 80072ce:	d94b      	bls.n	8007368 <_svfiprintf_r+0x17c>
 80072d0:	b1b0      	cbz	r0, 8007300 <_svfiprintf_r+0x114>
 80072d2:	9207      	str	r2, [sp, #28]
 80072d4:	e014      	b.n	8007300 <_svfiprintf_r+0x114>
 80072d6:	eba0 0308 	sub.w	r3, r0, r8
 80072da:	fa09 f303 	lsl.w	r3, r9, r3
 80072de:	4313      	orrs	r3, r2
 80072e0:	9304      	str	r3, [sp, #16]
 80072e2:	46a2      	mov	sl, r4
 80072e4:	e7d2      	b.n	800728c <_svfiprintf_r+0xa0>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	1d19      	adds	r1, r3, #4
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	9103      	str	r1, [sp, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bfbb      	ittet	lt
 80072f2:	425b      	neglt	r3, r3
 80072f4:	f042 0202 	orrlt.w	r2, r2, #2
 80072f8:	9307      	strge	r3, [sp, #28]
 80072fa:	9307      	strlt	r3, [sp, #28]
 80072fc:	bfb8      	it	lt
 80072fe:	9204      	strlt	r2, [sp, #16]
 8007300:	7823      	ldrb	r3, [r4, #0]
 8007302:	2b2e      	cmp	r3, #46	@ 0x2e
 8007304:	d10a      	bne.n	800731c <_svfiprintf_r+0x130>
 8007306:	7863      	ldrb	r3, [r4, #1]
 8007308:	2b2a      	cmp	r3, #42	@ 0x2a
 800730a:	d132      	bne.n	8007372 <_svfiprintf_r+0x186>
 800730c:	9b03      	ldr	r3, [sp, #12]
 800730e:	1d1a      	adds	r2, r3, #4
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	9203      	str	r2, [sp, #12]
 8007314:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007318:	3402      	adds	r4, #2
 800731a:	9305      	str	r3, [sp, #20]
 800731c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80073e0 <_svfiprintf_r+0x1f4>
 8007320:	7821      	ldrb	r1, [r4, #0]
 8007322:	2203      	movs	r2, #3
 8007324:	4650      	mov	r0, sl
 8007326:	f7f8 ff83 	bl	8000230 <memchr>
 800732a:	b138      	cbz	r0, 800733c <_svfiprintf_r+0x150>
 800732c:	9b04      	ldr	r3, [sp, #16]
 800732e:	eba0 000a 	sub.w	r0, r0, sl
 8007332:	2240      	movs	r2, #64	@ 0x40
 8007334:	4082      	lsls	r2, r0
 8007336:	4313      	orrs	r3, r2
 8007338:	3401      	adds	r4, #1
 800733a:	9304      	str	r3, [sp, #16]
 800733c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007340:	4824      	ldr	r0, [pc, #144]	@ (80073d4 <_svfiprintf_r+0x1e8>)
 8007342:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007346:	2206      	movs	r2, #6
 8007348:	f7f8 ff72 	bl	8000230 <memchr>
 800734c:	2800      	cmp	r0, #0
 800734e:	d036      	beq.n	80073be <_svfiprintf_r+0x1d2>
 8007350:	4b21      	ldr	r3, [pc, #132]	@ (80073d8 <_svfiprintf_r+0x1ec>)
 8007352:	bb1b      	cbnz	r3, 800739c <_svfiprintf_r+0x1b0>
 8007354:	9b03      	ldr	r3, [sp, #12]
 8007356:	3307      	adds	r3, #7
 8007358:	f023 0307 	bic.w	r3, r3, #7
 800735c:	3308      	adds	r3, #8
 800735e:	9303      	str	r3, [sp, #12]
 8007360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007362:	4433      	add	r3, r6
 8007364:	9309      	str	r3, [sp, #36]	@ 0x24
 8007366:	e76a      	b.n	800723e <_svfiprintf_r+0x52>
 8007368:	fb0c 3202 	mla	r2, ip, r2, r3
 800736c:	460c      	mov	r4, r1
 800736e:	2001      	movs	r0, #1
 8007370:	e7a8      	b.n	80072c4 <_svfiprintf_r+0xd8>
 8007372:	2300      	movs	r3, #0
 8007374:	3401      	adds	r4, #1
 8007376:	9305      	str	r3, [sp, #20]
 8007378:	4619      	mov	r1, r3
 800737a:	f04f 0c0a 	mov.w	ip, #10
 800737e:	4620      	mov	r0, r4
 8007380:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007384:	3a30      	subs	r2, #48	@ 0x30
 8007386:	2a09      	cmp	r2, #9
 8007388:	d903      	bls.n	8007392 <_svfiprintf_r+0x1a6>
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0c6      	beq.n	800731c <_svfiprintf_r+0x130>
 800738e:	9105      	str	r1, [sp, #20]
 8007390:	e7c4      	b.n	800731c <_svfiprintf_r+0x130>
 8007392:	fb0c 2101 	mla	r1, ip, r1, r2
 8007396:	4604      	mov	r4, r0
 8007398:	2301      	movs	r3, #1
 800739a:	e7f0      	b.n	800737e <_svfiprintf_r+0x192>
 800739c:	ab03      	add	r3, sp, #12
 800739e:	9300      	str	r3, [sp, #0]
 80073a0:	462a      	mov	r2, r5
 80073a2:	4b0e      	ldr	r3, [pc, #56]	@ (80073dc <_svfiprintf_r+0x1f0>)
 80073a4:	a904      	add	r1, sp, #16
 80073a6:	4638      	mov	r0, r7
 80073a8:	f3af 8000 	nop.w
 80073ac:	1c42      	adds	r2, r0, #1
 80073ae:	4606      	mov	r6, r0
 80073b0:	d1d6      	bne.n	8007360 <_svfiprintf_r+0x174>
 80073b2:	89ab      	ldrh	r3, [r5, #12]
 80073b4:	065b      	lsls	r3, r3, #25
 80073b6:	f53f af2d 	bmi.w	8007214 <_svfiprintf_r+0x28>
 80073ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073bc:	e72c      	b.n	8007218 <_svfiprintf_r+0x2c>
 80073be:	ab03      	add	r3, sp, #12
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	462a      	mov	r2, r5
 80073c4:	4b05      	ldr	r3, [pc, #20]	@ (80073dc <_svfiprintf_r+0x1f0>)
 80073c6:	a904      	add	r1, sp, #16
 80073c8:	4638      	mov	r0, r7
 80073ca:	f000 f879 	bl	80074c0 <_printf_i>
 80073ce:	e7ed      	b.n	80073ac <_svfiprintf_r+0x1c0>
 80073d0:	08008b3c 	.word	0x08008b3c
 80073d4:	08008b46 	.word	0x08008b46
 80073d8:	00000000 	.word	0x00000000
 80073dc:	08007135 	.word	0x08007135
 80073e0:	08008b42 	.word	0x08008b42

080073e4 <_printf_common>:
 80073e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e8:	4616      	mov	r6, r2
 80073ea:	4698      	mov	r8, r3
 80073ec:	688a      	ldr	r2, [r1, #8]
 80073ee:	690b      	ldr	r3, [r1, #16]
 80073f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073f4:	4293      	cmp	r3, r2
 80073f6:	bfb8      	it	lt
 80073f8:	4613      	movlt	r3, r2
 80073fa:	6033      	str	r3, [r6, #0]
 80073fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007400:	4607      	mov	r7, r0
 8007402:	460c      	mov	r4, r1
 8007404:	b10a      	cbz	r2, 800740a <_printf_common+0x26>
 8007406:	3301      	adds	r3, #1
 8007408:	6033      	str	r3, [r6, #0]
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	0699      	lsls	r1, r3, #26
 800740e:	bf42      	ittt	mi
 8007410:	6833      	ldrmi	r3, [r6, #0]
 8007412:	3302      	addmi	r3, #2
 8007414:	6033      	strmi	r3, [r6, #0]
 8007416:	6825      	ldr	r5, [r4, #0]
 8007418:	f015 0506 	ands.w	r5, r5, #6
 800741c:	d106      	bne.n	800742c <_printf_common+0x48>
 800741e:	f104 0a19 	add.w	sl, r4, #25
 8007422:	68e3      	ldr	r3, [r4, #12]
 8007424:	6832      	ldr	r2, [r6, #0]
 8007426:	1a9b      	subs	r3, r3, r2
 8007428:	42ab      	cmp	r3, r5
 800742a:	dc26      	bgt.n	800747a <_printf_common+0x96>
 800742c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007430:	6822      	ldr	r2, [r4, #0]
 8007432:	3b00      	subs	r3, #0
 8007434:	bf18      	it	ne
 8007436:	2301      	movne	r3, #1
 8007438:	0692      	lsls	r2, r2, #26
 800743a:	d42b      	bmi.n	8007494 <_printf_common+0xb0>
 800743c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007440:	4641      	mov	r1, r8
 8007442:	4638      	mov	r0, r7
 8007444:	47c8      	blx	r9
 8007446:	3001      	adds	r0, #1
 8007448:	d01e      	beq.n	8007488 <_printf_common+0xa4>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	6922      	ldr	r2, [r4, #16]
 800744e:	f003 0306 	and.w	r3, r3, #6
 8007452:	2b04      	cmp	r3, #4
 8007454:	bf02      	ittt	eq
 8007456:	68e5      	ldreq	r5, [r4, #12]
 8007458:	6833      	ldreq	r3, [r6, #0]
 800745a:	1aed      	subeq	r5, r5, r3
 800745c:	68a3      	ldr	r3, [r4, #8]
 800745e:	bf0c      	ite	eq
 8007460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007464:	2500      	movne	r5, #0
 8007466:	4293      	cmp	r3, r2
 8007468:	bfc4      	itt	gt
 800746a:	1a9b      	subgt	r3, r3, r2
 800746c:	18ed      	addgt	r5, r5, r3
 800746e:	2600      	movs	r6, #0
 8007470:	341a      	adds	r4, #26
 8007472:	42b5      	cmp	r5, r6
 8007474:	d11a      	bne.n	80074ac <_printf_common+0xc8>
 8007476:	2000      	movs	r0, #0
 8007478:	e008      	b.n	800748c <_printf_common+0xa8>
 800747a:	2301      	movs	r3, #1
 800747c:	4652      	mov	r2, sl
 800747e:	4641      	mov	r1, r8
 8007480:	4638      	mov	r0, r7
 8007482:	47c8      	blx	r9
 8007484:	3001      	adds	r0, #1
 8007486:	d103      	bne.n	8007490 <_printf_common+0xac>
 8007488:	f04f 30ff 	mov.w	r0, #4294967295
 800748c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007490:	3501      	adds	r5, #1
 8007492:	e7c6      	b.n	8007422 <_printf_common+0x3e>
 8007494:	18e1      	adds	r1, r4, r3
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	2030      	movs	r0, #48	@ 0x30
 800749a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800749e:	4422      	add	r2, r4
 80074a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074a8:	3302      	adds	r3, #2
 80074aa:	e7c7      	b.n	800743c <_printf_common+0x58>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4622      	mov	r2, r4
 80074b0:	4641      	mov	r1, r8
 80074b2:	4638      	mov	r0, r7
 80074b4:	47c8      	blx	r9
 80074b6:	3001      	adds	r0, #1
 80074b8:	d0e6      	beq.n	8007488 <_printf_common+0xa4>
 80074ba:	3601      	adds	r6, #1
 80074bc:	e7d9      	b.n	8007472 <_printf_common+0x8e>
	...

080074c0 <_printf_i>:
 80074c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074c4:	7e0f      	ldrb	r7, [r1, #24]
 80074c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074c8:	2f78      	cmp	r7, #120	@ 0x78
 80074ca:	4691      	mov	r9, r2
 80074cc:	4680      	mov	r8, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	469a      	mov	sl, r3
 80074d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074d6:	d807      	bhi.n	80074e8 <_printf_i+0x28>
 80074d8:	2f62      	cmp	r7, #98	@ 0x62
 80074da:	d80a      	bhi.n	80074f2 <_printf_i+0x32>
 80074dc:	2f00      	cmp	r7, #0
 80074de:	f000 80d1 	beq.w	8007684 <_printf_i+0x1c4>
 80074e2:	2f58      	cmp	r7, #88	@ 0x58
 80074e4:	f000 80b8 	beq.w	8007658 <_printf_i+0x198>
 80074e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074f0:	e03a      	b.n	8007568 <_printf_i+0xa8>
 80074f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074f6:	2b15      	cmp	r3, #21
 80074f8:	d8f6      	bhi.n	80074e8 <_printf_i+0x28>
 80074fa:	a101      	add	r1, pc, #4	@ (adr r1, 8007500 <_printf_i+0x40>)
 80074fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007500:	08007559 	.word	0x08007559
 8007504:	0800756d 	.word	0x0800756d
 8007508:	080074e9 	.word	0x080074e9
 800750c:	080074e9 	.word	0x080074e9
 8007510:	080074e9 	.word	0x080074e9
 8007514:	080074e9 	.word	0x080074e9
 8007518:	0800756d 	.word	0x0800756d
 800751c:	080074e9 	.word	0x080074e9
 8007520:	080074e9 	.word	0x080074e9
 8007524:	080074e9 	.word	0x080074e9
 8007528:	080074e9 	.word	0x080074e9
 800752c:	0800766b 	.word	0x0800766b
 8007530:	08007597 	.word	0x08007597
 8007534:	08007625 	.word	0x08007625
 8007538:	080074e9 	.word	0x080074e9
 800753c:	080074e9 	.word	0x080074e9
 8007540:	0800768d 	.word	0x0800768d
 8007544:	080074e9 	.word	0x080074e9
 8007548:	08007597 	.word	0x08007597
 800754c:	080074e9 	.word	0x080074e9
 8007550:	080074e9 	.word	0x080074e9
 8007554:	0800762d 	.word	0x0800762d
 8007558:	6833      	ldr	r3, [r6, #0]
 800755a:	1d1a      	adds	r2, r3, #4
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	6032      	str	r2, [r6, #0]
 8007560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007564:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007568:	2301      	movs	r3, #1
 800756a:	e09c      	b.n	80076a6 <_printf_i+0x1e6>
 800756c:	6833      	ldr	r3, [r6, #0]
 800756e:	6820      	ldr	r0, [r4, #0]
 8007570:	1d19      	adds	r1, r3, #4
 8007572:	6031      	str	r1, [r6, #0]
 8007574:	0606      	lsls	r6, r0, #24
 8007576:	d501      	bpl.n	800757c <_printf_i+0xbc>
 8007578:	681d      	ldr	r5, [r3, #0]
 800757a:	e003      	b.n	8007584 <_printf_i+0xc4>
 800757c:	0645      	lsls	r5, r0, #25
 800757e:	d5fb      	bpl.n	8007578 <_printf_i+0xb8>
 8007580:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007584:	2d00      	cmp	r5, #0
 8007586:	da03      	bge.n	8007590 <_printf_i+0xd0>
 8007588:	232d      	movs	r3, #45	@ 0x2d
 800758a:	426d      	negs	r5, r5
 800758c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007590:	4858      	ldr	r0, [pc, #352]	@ (80076f4 <_printf_i+0x234>)
 8007592:	230a      	movs	r3, #10
 8007594:	e011      	b.n	80075ba <_printf_i+0xfa>
 8007596:	6821      	ldr	r1, [r4, #0]
 8007598:	6833      	ldr	r3, [r6, #0]
 800759a:	0608      	lsls	r0, r1, #24
 800759c:	f853 5b04 	ldr.w	r5, [r3], #4
 80075a0:	d402      	bmi.n	80075a8 <_printf_i+0xe8>
 80075a2:	0649      	lsls	r1, r1, #25
 80075a4:	bf48      	it	mi
 80075a6:	b2ad      	uxthmi	r5, r5
 80075a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80075aa:	4852      	ldr	r0, [pc, #328]	@ (80076f4 <_printf_i+0x234>)
 80075ac:	6033      	str	r3, [r6, #0]
 80075ae:	bf14      	ite	ne
 80075b0:	230a      	movne	r3, #10
 80075b2:	2308      	moveq	r3, #8
 80075b4:	2100      	movs	r1, #0
 80075b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075ba:	6866      	ldr	r6, [r4, #4]
 80075bc:	60a6      	str	r6, [r4, #8]
 80075be:	2e00      	cmp	r6, #0
 80075c0:	db05      	blt.n	80075ce <_printf_i+0x10e>
 80075c2:	6821      	ldr	r1, [r4, #0]
 80075c4:	432e      	orrs	r6, r5
 80075c6:	f021 0104 	bic.w	r1, r1, #4
 80075ca:	6021      	str	r1, [r4, #0]
 80075cc:	d04b      	beq.n	8007666 <_printf_i+0x1a6>
 80075ce:	4616      	mov	r6, r2
 80075d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80075d4:	fb03 5711 	mls	r7, r3, r1, r5
 80075d8:	5dc7      	ldrb	r7, [r0, r7]
 80075da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075de:	462f      	mov	r7, r5
 80075e0:	42bb      	cmp	r3, r7
 80075e2:	460d      	mov	r5, r1
 80075e4:	d9f4      	bls.n	80075d0 <_printf_i+0x110>
 80075e6:	2b08      	cmp	r3, #8
 80075e8:	d10b      	bne.n	8007602 <_printf_i+0x142>
 80075ea:	6823      	ldr	r3, [r4, #0]
 80075ec:	07df      	lsls	r7, r3, #31
 80075ee:	d508      	bpl.n	8007602 <_printf_i+0x142>
 80075f0:	6923      	ldr	r3, [r4, #16]
 80075f2:	6861      	ldr	r1, [r4, #4]
 80075f4:	4299      	cmp	r1, r3
 80075f6:	bfde      	ittt	le
 80075f8:	2330      	movle	r3, #48	@ 0x30
 80075fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007602:	1b92      	subs	r2, r2, r6
 8007604:	6122      	str	r2, [r4, #16]
 8007606:	f8cd a000 	str.w	sl, [sp]
 800760a:	464b      	mov	r3, r9
 800760c:	aa03      	add	r2, sp, #12
 800760e:	4621      	mov	r1, r4
 8007610:	4640      	mov	r0, r8
 8007612:	f7ff fee7 	bl	80073e4 <_printf_common>
 8007616:	3001      	adds	r0, #1
 8007618:	d14a      	bne.n	80076b0 <_printf_i+0x1f0>
 800761a:	f04f 30ff 	mov.w	r0, #4294967295
 800761e:	b004      	add	sp, #16
 8007620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007624:	6823      	ldr	r3, [r4, #0]
 8007626:	f043 0320 	orr.w	r3, r3, #32
 800762a:	6023      	str	r3, [r4, #0]
 800762c:	4832      	ldr	r0, [pc, #200]	@ (80076f8 <_printf_i+0x238>)
 800762e:	2778      	movs	r7, #120	@ 0x78
 8007630:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007634:	6823      	ldr	r3, [r4, #0]
 8007636:	6831      	ldr	r1, [r6, #0]
 8007638:	061f      	lsls	r7, r3, #24
 800763a:	f851 5b04 	ldr.w	r5, [r1], #4
 800763e:	d402      	bmi.n	8007646 <_printf_i+0x186>
 8007640:	065f      	lsls	r7, r3, #25
 8007642:	bf48      	it	mi
 8007644:	b2ad      	uxthmi	r5, r5
 8007646:	6031      	str	r1, [r6, #0]
 8007648:	07d9      	lsls	r1, r3, #31
 800764a:	bf44      	itt	mi
 800764c:	f043 0320 	orrmi.w	r3, r3, #32
 8007650:	6023      	strmi	r3, [r4, #0]
 8007652:	b11d      	cbz	r5, 800765c <_printf_i+0x19c>
 8007654:	2310      	movs	r3, #16
 8007656:	e7ad      	b.n	80075b4 <_printf_i+0xf4>
 8007658:	4826      	ldr	r0, [pc, #152]	@ (80076f4 <_printf_i+0x234>)
 800765a:	e7e9      	b.n	8007630 <_printf_i+0x170>
 800765c:	6823      	ldr	r3, [r4, #0]
 800765e:	f023 0320 	bic.w	r3, r3, #32
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	e7f6      	b.n	8007654 <_printf_i+0x194>
 8007666:	4616      	mov	r6, r2
 8007668:	e7bd      	b.n	80075e6 <_printf_i+0x126>
 800766a:	6833      	ldr	r3, [r6, #0]
 800766c:	6825      	ldr	r5, [r4, #0]
 800766e:	6961      	ldr	r1, [r4, #20]
 8007670:	1d18      	adds	r0, r3, #4
 8007672:	6030      	str	r0, [r6, #0]
 8007674:	062e      	lsls	r6, r5, #24
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	d501      	bpl.n	800767e <_printf_i+0x1be>
 800767a:	6019      	str	r1, [r3, #0]
 800767c:	e002      	b.n	8007684 <_printf_i+0x1c4>
 800767e:	0668      	lsls	r0, r5, #25
 8007680:	d5fb      	bpl.n	800767a <_printf_i+0x1ba>
 8007682:	8019      	strh	r1, [r3, #0]
 8007684:	2300      	movs	r3, #0
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	4616      	mov	r6, r2
 800768a:	e7bc      	b.n	8007606 <_printf_i+0x146>
 800768c:	6833      	ldr	r3, [r6, #0]
 800768e:	1d1a      	adds	r2, r3, #4
 8007690:	6032      	str	r2, [r6, #0]
 8007692:	681e      	ldr	r6, [r3, #0]
 8007694:	6862      	ldr	r2, [r4, #4]
 8007696:	2100      	movs	r1, #0
 8007698:	4630      	mov	r0, r6
 800769a:	f7f8 fdc9 	bl	8000230 <memchr>
 800769e:	b108      	cbz	r0, 80076a4 <_printf_i+0x1e4>
 80076a0:	1b80      	subs	r0, r0, r6
 80076a2:	6060      	str	r0, [r4, #4]
 80076a4:	6863      	ldr	r3, [r4, #4]
 80076a6:	6123      	str	r3, [r4, #16]
 80076a8:	2300      	movs	r3, #0
 80076aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ae:	e7aa      	b.n	8007606 <_printf_i+0x146>
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	4632      	mov	r2, r6
 80076b4:	4649      	mov	r1, r9
 80076b6:	4640      	mov	r0, r8
 80076b8:	47d0      	blx	sl
 80076ba:	3001      	adds	r0, #1
 80076bc:	d0ad      	beq.n	800761a <_printf_i+0x15a>
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	079b      	lsls	r3, r3, #30
 80076c2:	d413      	bmi.n	80076ec <_printf_i+0x22c>
 80076c4:	68e0      	ldr	r0, [r4, #12]
 80076c6:	9b03      	ldr	r3, [sp, #12]
 80076c8:	4298      	cmp	r0, r3
 80076ca:	bfb8      	it	lt
 80076cc:	4618      	movlt	r0, r3
 80076ce:	e7a6      	b.n	800761e <_printf_i+0x15e>
 80076d0:	2301      	movs	r3, #1
 80076d2:	4632      	mov	r2, r6
 80076d4:	4649      	mov	r1, r9
 80076d6:	4640      	mov	r0, r8
 80076d8:	47d0      	blx	sl
 80076da:	3001      	adds	r0, #1
 80076dc:	d09d      	beq.n	800761a <_printf_i+0x15a>
 80076de:	3501      	adds	r5, #1
 80076e0:	68e3      	ldr	r3, [r4, #12]
 80076e2:	9903      	ldr	r1, [sp, #12]
 80076e4:	1a5b      	subs	r3, r3, r1
 80076e6:	42ab      	cmp	r3, r5
 80076e8:	dcf2      	bgt.n	80076d0 <_printf_i+0x210>
 80076ea:	e7eb      	b.n	80076c4 <_printf_i+0x204>
 80076ec:	2500      	movs	r5, #0
 80076ee:	f104 0619 	add.w	r6, r4, #25
 80076f2:	e7f5      	b.n	80076e0 <_printf_i+0x220>
 80076f4:	08008b4d 	.word	0x08008b4d
 80076f8:	08008b5e 	.word	0x08008b5e

080076fc <__sflush_r>:
 80076fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007704:	0716      	lsls	r6, r2, #28
 8007706:	4605      	mov	r5, r0
 8007708:	460c      	mov	r4, r1
 800770a:	d454      	bmi.n	80077b6 <__sflush_r+0xba>
 800770c:	684b      	ldr	r3, [r1, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	dc02      	bgt.n	8007718 <__sflush_r+0x1c>
 8007712:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007714:	2b00      	cmp	r3, #0
 8007716:	dd48      	ble.n	80077aa <__sflush_r+0xae>
 8007718:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800771a:	2e00      	cmp	r6, #0
 800771c:	d045      	beq.n	80077aa <__sflush_r+0xae>
 800771e:	2300      	movs	r3, #0
 8007720:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007724:	682f      	ldr	r7, [r5, #0]
 8007726:	6a21      	ldr	r1, [r4, #32]
 8007728:	602b      	str	r3, [r5, #0]
 800772a:	d030      	beq.n	800778e <__sflush_r+0x92>
 800772c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800772e:	89a3      	ldrh	r3, [r4, #12]
 8007730:	0759      	lsls	r1, r3, #29
 8007732:	d505      	bpl.n	8007740 <__sflush_r+0x44>
 8007734:	6863      	ldr	r3, [r4, #4]
 8007736:	1ad2      	subs	r2, r2, r3
 8007738:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800773a:	b10b      	cbz	r3, 8007740 <__sflush_r+0x44>
 800773c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800773e:	1ad2      	subs	r2, r2, r3
 8007740:	2300      	movs	r3, #0
 8007742:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007744:	6a21      	ldr	r1, [r4, #32]
 8007746:	4628      	mov	r0, r5
 8007748:	47b0      	blx	r6
 800774a:	1c43      	adds	r3, r0, #1
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	d106      	bne.n	800775e <__sflush_r+0x62>
 8007750:	6829      	ldr	r1, [r5, #0]
 8007752:	291d      	cmp	r1, #29
 8007754:	d82b      	bhi.n	80077ae <__sflush_r+0xb2>
 8007756:	4a2a      	ldr	r2, [pc, #168]	@ (8007800 <__sflush_r+0x104>)
 8007758:	40ca      	lsrs	r2, r1
 800775a:	07d6      	lsls	r6, r2, #31
 800775c:	d527      	bpl.n	80077ae <__sflush_r+0xb2>
 800775e:	2200      	movs	r2, #0
 8007760:	6062      	str	r2, [r4, #4]
 8007762:	04d9      	lsls	r1, r3, #19
 8007764:	6922      	ldr	r2, [r4, #16]
 8007766:	6022      	str	r2, [r4, #0]
 8007768:	d504      	bpl.n	8007774 <__sflush_r+0x78>
 800776a:	1c42      	adds	r2, r0, #1
 800776c:	d101      	bne.n	8007772 <__sflush_r+0x76>
 800776e:	682b      	ldr	r3, [r5, #0]
 8007770:	b903      	cbnz	r3, 8007774 <__sflush_r+0x78>
 8007772:	6560      	str	r0, [r4, #84]	@ 0x54
 8007774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007776:	602f      	str	r7, [r5, #0]
 8007778:	b1b9      	cbz	r1, 80077aa <__sflush_r+0xae>
 800777a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800777e:	4299      	cmp	r1, r3
 8007780:	d002      	beq.n	8007788 <__sflush_r+0x8c>
 8007782:	4628      	mov	r0, r5
 8007784:	f7ff fbde 	bl	8006f44 <_free_r>
 8007788:	2300      	movs	r3, #0
 800778a:	6363      	str	r3, [r4, #52]	@ 0x34
 800778c:	e00d      	b.n	80077aa <__sflush_r+0xae>
 800778e:	2301      	movs	r3, #1
 8007790:	4628      	mov	r0, r5
 8007792:	47b0      	blx	r6
 8007794:	4602      	mov	r2, r0
 8007796:	1c50      	adds	r0, r2, #1
 8007798:	d1c9      	bne.n	800772e <__sflush_r+0x32>
 800779a:	682b      	ldr	r3, [r5, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d0c6      	beq.n	800772e <__sflush_r+0x32>
 80077a0:	2b1d      	cmp	r3, #29
 80077a2:	d001      	beq.n	80077a8 <__sflush_r+0xac>
 80077a4:	2b16      	cmp	r3, #22
 80077a6:	d11e      	bne.n	80077e6 <__sflush_r+0xea>
 80077a8:	602f      	str	r7, [r5, #0]
 80077aa:	2000      	movs	r0, #0
 80077ac:	e022      	b.n	80077f4 <__sflush_r+0xf8>
 80077ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077b2:	b21b      	sxth	r3, r3
 80077b4:	e01b      	b.n	80077ee <__sflush_r+0xf2>
 80077b6:	690f      	ldr	r7, [r1, #16]
 80077b8:	2f00      	cmp	r7, #0
 80077ba:	d0f6      	beq.n	80077aa <__sflush_r+0xae>
 80077bc:	0793      	lsls	r3, r2, #30
 80077be:	680e      	ldr	r6, [r1, #0]
 80077c0:	bf08      	it	eq
 80077c2:	694b      	ldreq	r3, [r1, #20]
 80077c4:	600f      	str	r7, [r1, #0]
 80077c6:	bf18      	it	ne
 80077c8:	2300      	movne	r3, #0
 80077ca:	eba6 0807 	sub.w	r8, r6, r7
 80077ce:	608b      	str	r3, [r1, #8]
 80077d0:	f1b8 0f00 	cmp.w	r8, #0
 80077d4:	dde9      	ble.n	80077aa <__sflush_r+0xae>
 80077d6:	6a21      	ldr	r1, [r4, #32]
 80077d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80077da:	4643      	mov	r3, r8
 80077dc:	463a      	mov	r2, r7
 80077de:	4628      	mov	r0, r5
 80077e0:	47b0      	blx	r6
 80077e2:	2800      	cmp	r0, #0
 80077e4:	dc08      	bgt.n	80077f8 <__sflush_r+0xfc>
 80077e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077ee:	81a3      	strh	r3, [r4, #12]
 80077f0:	f04f 30ff 	mov.w	r0, #4294967295
 80077f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077f8:	4407      	add	r7, r0
 80077fa:	eba8 0800 	sub.w	r8, r8, r0
 80077fe:	e7e7      	b.n	80077d0 <__sflush_r+0xd4>
 8007800:	20400001 	.word	0x20400001

08007804 <_fflush_r>:
 8007804:	b538      	push	{r3, r4, r5, lr}
 8007806:	690b      	ldr	r3, [r1, #16]
 8007808:	4605      	mov	r5, r0
 800780a:	460c      	mov	r4, r1
 800780c:	b913      	cbnz	r3, 8007814 <_fflush_r+0x10>
 800780e:	2500      	movs	r5, #0
 8007810:	4628      	mov	r0, r5
 8007812:	bd38      	pop	{r3, r4, r5, pc}
 8007814:	b118      	cbz	r0, 800781e <_fflush_r+0x1a>
 8007816:	6a03      	ldr	r3, [r0, #32]
 8007818:	b90b      	cbnz	r3, 800781e <_fflush_r+0x1a>
 800781a:	f7ff f94b 	bl	8006ab4 <__sinit>
 800781e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d0f3      	beq.n	800780e <_fflush_r+0xa>
 8007826:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007828:	07d0      	lsls	r0, r2, #31
 800782a:	d404      	bmi.n	8007836 <_fflush_r+0x32>
 800782c:	0599      	lsls	r1, r3, #22
 800782e:	d402      	bmi.n	8007836 <_fflush_r+0x32>
 8007830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007832:	f7ff fb6e 	bl	8006f12 <__retarget_lock_acquire_recursive>
 8007836:	4628      	mov	r0, r5
 8007838:	4621      	mov	r1, r4
 800783a:	f7ff ff5f 	bl	80076fc <__sflush_r>
 800783e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007840:	07da      	lsls	r2, r3, #31
 8007842:	4605      	mov	r5, r0
 8007844:	d4e4      	bmi.n	8007810 <_fflush_r+0xc>
 8007846:	89a3      	ldrh	r3, [r4, #12]
 8007848:	059b      	lsls	r3, r3, #22
 800784a:	d4e1      	bmi.n	8007810 <_fflush_r+0xc>
 800784c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800784e:	f7ff fb61 	bl	8006f14 <__retarget_lock_release_recursive>
 8007852:	e7dd      	b.n	8007810 <_fflush_r+0xc>

08007854 <__swhatbuf_r>:
 8007854:	b570      	push	{r4, r5, r6, lr}
 8007856:	460c      	mov	r4, r1
 8007858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785c:	2900      	cmp	r1, #0
 800785e:	b096      	sub	sp, #88	@ 0x58
 8007860:	4615      	mov	r5, r2
 8007862:	461e      	mov	r6, r3
 8007864:	da0d      	bge.n	8007882 <__swhatbuf_r+0x2e>
 8007866:	89a3      	ldrh	r3, [r4, #12]
 8007868:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800786c:	f04f 0100 	mov.w	r1, #0
 8007870:	bf14      	ite	ne
 8007872:	2340      	movne	r3, #64	@ 0x40
 8007874:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007878:	2000      	movs	r0, #0
 800787a:	6031      	str	r1, [r6, #0]
 800787c:	602b      	str	r3, [r5, #0]
 800787e:	b016      	add	sp, #88	@ 0x58
 8007880:	bd70      	pop	{r4, r5, r6, pc}
 8007882:	466a      	mov	r2, sp
 8007884:	f000 f862 	bl	800794c <_fstat_r>
 8007888:	2800      	cmp	r0, #0
 800788a:	dbec      	blt.n	8007866 <__swhatbuf_r+0x12>
 800788c:	9901      	ldr	r1, [sp, #4]
 800788e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007892:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007896:	4259      	negs	r1, r3
 8007898:	4159      	adcs	r1, r3
 800789a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800789e:	e7eb      	b.n	8007878 <__swhatbuf_r+0x24>

080078a0 <__smakebuf_r>:
 80078a0:	898b      	ldrh	r3, [r1, #12]
 80078a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078a4:	079d      	lsls	r5, r3, #30
 80078a6:	4606      	mov	r6, r0
 80078a8:	460c      	mov	r4, r1
 80078aa:	d507      	bpl.n	80078bc <__smakebuf_r+0x1c>
 80078ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	6123      	str	r3, [r4, #16]
 80078b4:	2301      	movs	r3, #1
 80078b6:	6163      	str	r3, [r4, #20]
 80078b8:	b003      	add	sp, #12
 80078ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078bc:	ab01      	add	r3, sp, #4
 80078be:	466a      	mov	r2, sp
 80078c0:	f7ff ffc8 	bl	8007854 <__swhatbuf_r>
 80078c4:	9f00      	ldr	r7, [sp, #0]
 80078c6:	4605      	mov	r5, r0
 80078c8:	4639      	mov	r1, r7
 80078ca:	4630      	mov	r0, r6
 80078cc:	f7ff fba6 	bl	800701c <_malloc_r>
 80078d0:	b948      	cbnz	r0, 80078e6 <__smakebuf_r+0x46>
 80078d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078d6:	059a      	lsls	r2, r3, #22
 80078d8:	d4ee      	bmi.n	80078b8 <__smakebuf_r+0x18>
 80078da:	f023 0303 	bic.w	r3, r3, #3
 80078de:	f043 0302 	orr.w	r3, r3, #2
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	e7e2      	b.n	80078ac <__smakebuf_r+0xc>
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	6020      	str	r0, [r4, #0]
 80078ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ee:	81a3      	strh	r3, [r4, #12]
 80078f0:	9b01      	ldr	r3, [sp, #4]
 80078f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80078f6:	b15b      	cbz	r3, 8007910 <__smakebuf_r+0x70>
 80078f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078fc:	4630      	mov	r0, r6
 80078fe:	f000 f837 	bl	8007970 <_isatty_r>
 8007902:	b128      	cbz	r0, 8007910 <__smakebuf_r+0x70>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f023 0303 	bic.w	r3, r3, #3
 800790a:	f043 0301 	orr.w	r3, r3, #1
 800790e:	81a3      	strh	r3, [r4, #12]
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	431d      	orrs	r5, r3
 8007914:	81a5      	strh	r5, [r4, #12]
 8007916:	e7cf      	b.n	80078b8 <__smakebuf_r+0x18>

08007918 <memmove>:
 8007918:	4288      	cmp	r0, r1
 800791a:	b510      	push	{r4, lr}
 800791c:	eb01 0402 	add.w	r4, r1, r2
 8007920:	d902      	bls.n	8007928 <memmove+0x10>
 8007922:	4284      	cmp	r4, r0
 8007924:	4623      	mov	r3, r4
 8007926:	d807      	bhi.n	8007938 <memmove+0x20>
 8007928:	1e43      	subs	r3, r0, #1
 800792a:	42a1      	cmp	r1, r4
 800792c:	d008      	beq.n	8007940 <memmove+0x28>
 800792e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007932:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007936:	e7f8      	b.n	800792a <memmove+0x12>
 8007938:	4402      	add	r2, r0
 800793a:	4601      	mov	r1, r0
 800793c:	428a      	cmp	r2, r1
 800793e:	d100      	bne.n	8007942 <memmove+0x2a>
 8007940:	bd10      	pop	{r4, pc}
 8007942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800794a:	e7f7      	b.n	800793c <memmove+0x24>

0800794c <_fstat_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4d07      	ldr	r5, [pc, #28]	@ (800796c <_fstat_r+0x20>)
 8007950:	2300      	movs	r3, #0
 8007952:	4604      	mov	r4, r0
 8007954:	4608      	mov	r0, r1
 8007956:	4611      	mov	r1, r2
 8007958:	602b      	str	r3, [r5, #0]
 800795a:	f7fb fc97 	bl	800328c <_fstat>
 800795e:	1c43      	adds	r3, r0, #1
 8007960:	d102      	bne.n	8007968 <_fstat_r+0x1c>
 8007962:	682b      	ldr	r3, [r5, #0]
 8007964:	b103      	cbz	r3, 8007968 <_fstat_r+0x1c>
 8007966:	6023      	str	r3, [r4, #0]
 8007968:	bd38      	pop	{r3, r4, r5, pc}
 800796a:	bf00      	nop
 800796c:	2000030c 	.word	0x2000030c

08007970 <_isatty_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4d06      	ldr	r5, [pc, #24]	@ (800798c <_isatty_r+0x1c>)
 8007974:	2300      	movs	r3, #0
 8007976:	4604      	mov	r4, r0
 8007978:	4608      	mov	r0, r1
 800797a:	602b      	str	r3, [r5, #0]
 800797c:	f7fb fc96 	bl	80032ac <_isatty>
 8007980:	1c43      	adds	r3, r0, #1
 8007982:	d102      	bne.n	800798a <_isatty_r+0x1a>
 8007984:	682b      	ldr	r3, [r5, #0]
 8007986:	b103      	cbz	r3, 800798a <_isatty_r+0x1a>
 8007988:	6023      	str	r3, [r4, #0]
 800798a:	bd38      	pop	{r3, r4, r5, pc}
 800798c:	2000030c 	.word	0x2000030c

08007990 <_sbrk_r>:
 8007990:	b538      	push	{r3, r4, r5, lr}
 8007992:	4d06      	ldr	r5, [pc, #24]	@ (80079ac <_sbrk_r+0x1c>)
 8007994:	2300      	movs	r3, #0
 8007996:	4604      	mov	r4, r0
 8007998:	4608      	mov	r0, r1
 800799a:	602b      	str	r3, [r5, #0]
 800799c:	f7fb fc9e 	bl	80032dc <_sbrk>
 80079a0:	1c43      	adds	r3, r0, #1
 80079a2:	d102      	bne.n	80079aa <_sbrk_r+0x1a>
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	b103      	cbz	r3, 80079aa <_sbrk_r+0x1a>
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	bd38      	pop	{r3, r4, r5, pc}
 80079ac:	2000030c 	.word	0x2000030c

080079b0 <_realloc_r>:
 80079b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b4:	4607      	mov	r7, r0
 80079b6:	4614      	mov	r4, r2
 80079b8:	460d      	mov	r5, r1
 80079ba:	b921      	cbnz	r1, 80079c6 <_realloc_r+0x16>
 80079bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079c0:	4611      	mov	r1, r2
 80079c2:	f7ff bb2b 	b.w	800701c <_malloc_r>
 80079c6:	b92a      	cbnz	r2, 80079d4 <_realloc_r+0x24>
 80079c8:	f7ff fabc 	bl	8006f44 <_free_r>
 80079cc:	4625      	mov	r5, r4
 80079ce:	4628      	mov	r0, r5
 80079d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079d4:	f000 f81a 	bl	8007a0c <_malloc_usable_size_r>
 80079d8:	4284      	cmp	r4, r0
 80079da:	4606      	mov	r6, r0
 80079dc:	d802      	bhi.n	80079e4 <_realloc_r+0x34>
 80079de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80079e2:	d8f4      	bhi.n	80079ce <_realloc_r+0x1e>
 80079e4:	4621      	mov	r1, r4
 80079e6:	4638      	mov	r0, r7
 80079e8:	f7ff fb18 	bl	800701c <_malloc_r>
 80079ec:	4680      	mov	r8, r0
 80079ee:	b908      	cbnz	r0, 80079f4 <_realloc_r+0x44>
 80079f0:	4645      	mov	r5, r8
 80079f2:	e7ec      	b.n	80079ce <_realloc_r+0x1e>
 80079f4:	42b4      	cmp	r4, r6
 80079f6:	4622      	mov	r2, r4
 80079f8:	4629      	mov	r1, r5
 80079fa:	bf28      	it	cs
 80079fc:	4632      	movcs	r2, r6
 80079fe:	f7ff fa92 	bl	8006f26 <memcpy>
 8007a02:	4629      	mov	r1, r5
 8007a04:	4638      	mov	r0, r7
 8007a06:	f7ff fa9d 	bl	8006f44 <_free_r>
 8007a0a:	e7f1      	b.n	80079f0 <_realloc_r+0x40>

08007a0c <_malloc_usable_size_r>:
 8007a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a10:	1f18      	subs	r0, r3, #4
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	bfbc      	itt	lt
 8007a16:	580b      	ldrlt	r3, [r1, r0]
 8007a18:	18c0      	addlt	r0, r0, r3
 8007a1a:	4770      	bx	lr

08007a1c <pow>:
 8007a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a1e:	ed2d 8b02 	vpush	{d8}
 8007a22:	eeb0 8a40 	vmov.f32	s16, s0
 8007a26:	eef0 8a60 	vmov.f32	s17, s1
 8007a2a:	ec55 4b11 	vmov	r4, r5, d1
 8007a2e:	f000 f873 	bl	8007b18 <__ieee754_pow>
 8007a32:	4622      	mov	r2, r4
 8007a34:	462b      	mov	r3, r5
 8007a36:	4620      	mov	r0, r4
 8007a38:	4629      	mov	r1, r5
 8007a3a:	ec57 6b10 	vmov	r6, r7, d0
 8007a3e:	f7f9 f89d 	bl	8000b7c <__aeabi_dcmpun>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	d13b      	bne.n	8007abe <pow+0xa2>
 8007a46:	ec51 0b18 	vmov	r0, r1, d8
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	f7f9 f863 	bl	8000b18 <__aeabi_dcmpeq>
 8007a52:	b1b8      	cbz	r0, 8007a84 <pow+0x68>
 8007a54:	2200      	movs	r2, #0
 8007a56:	2300      	movs	r3, #0
 8007a58:	4620      	mov	r0, r4
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	f7f9 f85c 	bl	8000b18 <__aeabi_dcmpeq>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d146      	bne.n	8007af2 <pow+0xd6>
 8007a64:	ec45 4b10 	vmov	d0, r4, r5
 8007a68:	f000 f848 	bl	8007afc <finite>
 8007a6c:	b338      	cbz	r0, 8007abe <pow+0xa2>
 8007a6e:	2200      	movs	r2, #0
 8007a70:	2300      	movs	r3, #0
 8007a72:	4620      	mov	r0, r4
 8007a74:	4629      	mov	r1, r5
 8007a76:	f7f9 f859 	bl	8000b2c <__aeabi_dcmplt>
 8007a7a:	b300      	cbz	r0, 8007abe <pow+0xa2>
 8007a7c:	f7ff fa1e 	bl	8006ebc <__errno>
 8007a80:	2322      	movs	r3, #34	@ 0x22
 8007a82:	e01b      	b.n	8007abc <pow+0xa0>
 8007a84:	ec47 6b10 	vmov	d0, r6, r7
 8007a88:	f000 f838 	bl	8007afc <finite>
 8007a8c:	b9e0      	cbnz	r0, 8007ac8 <pow+0xac>
 8007a8e:	eeb0 0a48 	vmov.f32	s0, s16
 8007a92:	eef0 0a68 	vmov.f32	s1, s17
 8007a96:	f000 f831 	bl	8007afc <finite>
 8007a9a:	b1a8      	cbz	r0, 8007ac8 <pow+0xac>
 8007a9c:	ec45 4b10 	vmov	d0, r4, r5
 8007aa0:	f000 f82c 	bl	8007afc <finite>
 8007aa4:	b180      	cbz	r0, 8007ac8 <pow+0xac>
 8007aa6:	4632      	mov	r2, r6
 8007aa8:	463b      	mov	r3, r7
 8007aaa:	4630      	mov	r0, r6
 8007aac:	4639      	mov	r1, r7
 8007aae:	f7f9 f865 	bl	8000b7c <__aeabi_dcmpun>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d0e2      	beq.n	8007a7c <pow+0x60>
 8007ab6:	f7ff fa01 	bl	8006ebc <__errno>
 8007aba:	2321      	movs	r3, #33	@ 0x21
 8007abc:	6003      	str	r3, [r0, #0]
 8007abe:	ecbd 8b02 	vpop	{d8}
 8007ac2:	ec47 6b10 	vmov	d0, r6, r7
 8007ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ac8:	2200      	movs	r2, #0
 8007aca:	2300      	movs	r3, #0
 8007acc:	4630      	mov	r0, r6
 8007ace:	4639      	mov	r1, r7
 8007ad0:	f7f9 f822 	bl	8000b18 <__aeabi_dcmpeq>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	d0f2      	beq.n	8007abe <pow+0xa2>
 8007ad8:	eeb0 0a48 	vmov.f32	s0, s16
 8007adc:	eef0 0a68 	vmov.f32	s1, s17
 8007ae0:	f000 f80c 	bl	8007afc <finite>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	d0ea      	beq.n	8007abe <pow+0xa2>
 8007ae8:	ec45 4b10 	vmov	d0, r4, r5
 8007aec:	f000 f806 	bl	8007afc <finite>
 8007af0:	e7c3      	b.n	8007a7a <pow+0x5e>
 8007af2:	4f01      	ldr	r7, [pc, #4]	@ (8007af8 <pow+0xdc>)
 8007af4:	2600      	movs	r6, #0
 8007af6:	e7e2      	b.n	8007abe <pow+0xa2>
 8007af8:	3ff00000 	.word	0x3ff00000

08007afc <finite>:
 8007afc:	b082      	sub	sp, #8
 8007afe:	ed8d 0b00 	vstr	d0, [sp]
 8007b02:	9801      	ldr	r0, [sp, #4]
 8007b04:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007b08:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007b0c:	0fc0      	lsrs	r0, r0, #31
 8007b0e:	b002      	add	sp, #8
 8007b10:	4770      	bx	lr
 8007b12:	0000      	movs	r0, r0
 8007b14:	0000      	movs	r0, r0
	...

08007b18 <__ieee754_pow>:
 8007b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	b091      	sub	sp, #68	@ 0x44
 8007b1e:	ed8d 1b00 	vstr	d1, [sp]
 8007b22:	e9dd 1900 	ldrd	r1, r9, [sp]
 8007b26:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8007b2a:	ea5a 0001 	orrs.w	r0, sl, r1
 8007b2e:	ec57 6b10 	vmov	r6, r7, d0
 8007b32:	d113      	bne.n	8007b5c <__ieee754_pow+0x44>
 8007b34:	19b3      	adds	r3, r6, r6
 8007b36:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8007b3a:	4152      	adcs	r2, r2
 8007b3c:	4298      	cmp	r0, r3
 8007b3e:	4b9a      	ldr	r3, [pc, #616]	@ (8007da8 <__ieee754_pow+0x290>)
 8007b40:	4193      	sbcs	r3, r2
 8007b42:	f080 84ee 	bcs.w	8008522 <__ieee754_pow+0xa0a>
 8007b46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b4a:	4630      	mov	r0, r6
 8007b4c:	4639      	mov	r1, r7
 8007b4e:	f7f8 fbc5 	bl	80002dc <__adddf3>
 8007b52:	ec41 0b10 	vmov	d0, r0, r1
 8007b56:	b011      	add	sp, #68	@ 0x44
 8007b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b5c:	4a93      	ldr	r2, [pc, #588]	@ (8007dac <__ieee754_pow+0x294>)
 8007b5e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8007b62:	4295      	cmp	r5, r2
 8007b64:	46b8      	mov	r8, r7
 8007b66:	4633      	mov	r3, r6
 8007b68:	d80a      	bhi.n	8007b80 <__ieee754_pow+0x68>
 8007b6a:	d104      	bne.n	8007b76 <__ieee754_pow+0x5e>
 8007b6c:	2e00      	cmp	r6, #0
 8007b6e:	d1ea      	bne.n	8007b46 <__ieee754_pow+0x2e>
 8007b70:	45aa      	cmp	sl, r5
 8007b72:	d8e8      	bhi.n	8007b46 <__ieee754_pow+0x2e>
 8007b74:	e001      	b.n	8007b7a <__ieee754_pow+0x62>
 8007b76:	4592      	cmp	sl, r2
 8007b78:	d802      	bhi.n	8007b80 <__ieee754_pow+0x68>
 8007b7a:	4592      	cmp	sl, r2
 8007b7c:	d10f      	bne.n	8007b9e <__ieee754_pow+0x86>
 8007b7e:	b171      	cbz	r1, 8007b9e <__ieee754_pow+0x86>
 8007b80:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8007b84:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007b88:	ea58 0803 	orrs.w	r8, r8, r3
 8007b8c:	d1db      	bne.n	8007b46 <__ieee754_pow+0x2e>
 8007b8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007b92:	18db      	adds	r3, r3, r3
 8007b94:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007b98:	4152      	adcs	r2, r2
 8007b9a:	4598      	cmp	r8, r3
 8007b9c:	e7cf      	b.n	8007b3e <__ieee754_pow+0x26>
 8007b9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ba2:	46ab      	mov	fp, r5
 8007ba4:	da43      	bge.n	8007c2e <__ieee754_pow+0x116>
 8007ba6:	4a82      	ldr	r2, [pc, #520]	@ (8007db0 <__ieee754_pow+0x298>)
 8007ba8:	4592      	cmp	sl, r2
 8007baa:	d856      	bhi.n	8007c5a <__ieee754_pow+0x142>
 8007bac:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007bb0:	4592      	cmp	sl, r2
 8007bb2:	f240 84c5 	bls.w	8008540 <__ieee754_pow+0xa28>
 8007bb6:	ea4f 522a 	mov.w	r2, sl, asr #20
 8007bba:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007bbe:	2a14      	cmp	r2, #20
 8007bc0:	dd18      	ble.n	8007bf4 <__ieee754_pow+0xdc>
 8007bc2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8007bc6:	fa21 f402 	lsr.w	r4, r1, r2
 8007bca:	fa04 f202 	lsl.w	r2, r4, r2
 8007bce:	428a      	cmp	r2, r1
 8007bd0:	f040 84b6 	bne.w	8008540 <__ieee754_pow+0xa28>
 8007bd4:	f004 0401 	and.w	r4, r4, #1
 8007bd8:	f1c4 0402 	rsb	r4, r4, #2
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	d159      	bne.n	8007c94 <__ieee754_pow+0x17c>
 8007be0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8007be4:	d148      	bne.n	8007c78 <__ieee754_pow+0x160>
 8007be6:	4632      	mov	r2, r6
 8007be8:	463b      	mov	r3, r7
 8007bea:	4630      	mov	r0, r6
 8007bec:	4639      	mov	r1, r7
 8007bee:	f7f8 fd2b 	bl	8000648 <__aeabi_dmul>
 8007bf2:	e7ae      	b.n	8007b52 <__ieee754_pow+0x3a>
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	d14c      	bne.n	8007c92 <__ieee754_pow+0x17a>
 8007bf8:	f1c2 0214 	rsb	r2, r2, #20
 8007bfc:	fa4a f402 	asr.w	r4, sl, r2
 8007c00:	fa04 f202 	lsl.w	r2, r4, r2
 8007c04:	4552      	cmp	r2, sl
 8007c06:	f040 8498 	bne.w	800853a <__ieee754_pow+0xa22>
 8007c0a:	f004 0401 	and.w	r4, r4, #1
 8007c0e:	f1c4 0402 	rsb	r4, r4, #2
 8007c12:	4a68      	ldr	r2, [pc, #416]	@ (8007db4 <__ieee754_pow+0x29c>)
 8007c14:	4592      	cmp	sl, r2
 8007c16:	d1e3      	bne.n	8007be0 <__ieee754_pow+0xc8>
 8007c18:	f1b9 0f00 	cmp.w	r9, #0
 8007c1c:	f280 8489 	bge.w	8008532 <__ieee754_pow+0xa1a>
 8007c20:	4964      	ldr	r1, [pc, #400]	@ (8007db4 <__ieee754_pow+0x29c>)
 8007c22:	4632      	mov	r2, r6
 8007c24:	463b      	mov	r3, r7
 8007c26:	2000      	movs	r0, #0
 8007c28:	f7f8 fe38 	bl	800089c <__aeabi_ddiv>
 8007c2c:	e791      	b.n	8007b52 <__ieee754_pow+0x3a>
 8007c2e:	2400      	movs	r4, #0
 8007c30:	bb81      	cbnz	r1, 8007c94 <__ieee754_pow+0x17c>
 8007c32:	4a5e      	ldr	r2, [pc, #376]	@ (8007dac <__ieee754_pow+0x294>)
 8007c34:	4592      	cmp	sl, r2
 8007c36:	d1ec      	bne.n	8007c12 <__ieee754_pow+0xfa>
 8007c38:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8007c3c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8007c40:	431a      	orrs	r2, r3
 8007c42:	f000 846e 	beq.w	8008522 <__ieee754_pow+0xa0a>
 8007c46:	4b5c      	ldr	r3, [pc, #368]	@ (8007db8 <__ieee754_pow+0x2a0>)
 8007c48:	429d      	cmp	r5, r3
 8007c4a:	d908      	bls.n	8007c5e <__ieee754_pow+0x146>
 8007c4c:	f1b9 0f00 	cmp.w	r9, #0
 8007c50:	f280 846b 	bge.w	800852a <__ieee754_pow+0xa12>
 8007c54:	2000      	movs	r0, #0
 8007c56:	2100      	movs	r1, #0
 8007c58:	e77b      	b.n	8007b52 <__ieee754_pow+0x3a>
 8007c5a:	2402      	movs	r4, #2
 8007c5c:	e7e8      	b.n	8007c30 <__ieee754_pow+0x118>
 8007c5e:	f1b9 0f00 	cmp.w	r9, #0
 8007c62:	f04f 0000 	mov.w	r0, #0
 8007c66:	f04f 0100 	mov.w	r1, #0
 8007c6a:	f6bf af72 	bge.w	8007b52 <__ieee754_pow+0x3a>
 8007c6e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007c72:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007c76:	e76c      	b.n	8007b52 <__ieee754_pow+0x3a>
 8007c78:	4a50      	ldr	r2, [pc, #320]	@ (8007dbc <__ieee754_pow+0x2a4>)
 8007c7a:	4591      	cmp	r9, r2
 8007c7c:	d10a      	bne.n	8007c94 <__ieee754_pow+0x17c>
 8007c7e:	f1b8 0f00 	cmp.w	r8, #0
 8007c82:	db07      	blt.n	8007c94 <__ieee754_pow+0x17c>
 8007c84:	ec47 6b10 	vmov	d0, r6, r7
 8007c88:	b011      	add	sp, #68	@ 0x44
 8007c8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8e:	f000 bd4f 	b.w	8008730 <__ieee754_sqrt>
 8007c92:	2400      	movs	r4, #0
 8007c94:	ec47 6b10 	vmov	d0, r6, r7
 8007c98:	9302      	str	r3, [sp, #8]
 8007c9a:	f000 fc87 	bl	80085ac <fabs>
 8007c9e:	9b02      	ldr	r3, [sp, #8]
 8007ca0:	ec51 0b10 	vmov	r0, r1, d0
 8007ca4:	bb43      	cbnz	r3, 8007cf8 <__ieee754_pow+0x1e0>
 8007ca6:	4b43      	ldr	r3, [pc, #268]	@ (8007db4 <__ieee754_pow+0x29c>)
 8007ca8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d000      	beq.n	8007cb2 <__ieee754_pow+0x19a>
 8007cb0:	bb15      	cbnz	r5, 8007cf8 <__ieee754_pow+0x1e0>
 8007cb2:	f1b9 0f00 	cmp.w	r9, #0
 8007cb6:	da05      	bge.n	8007cc4 <__ieee754_pow+0x1ac>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	493d      	ldr	r1, [pc, #244]	@ (8007db4 <__ieee754_pow+0x29c>)
 8007cc0:	f7f8 fdec 	bl	800089c <__aeabi_ddiv>
 8007cc4:	f1b8 0f00 	cmp.w	r8, #0
 8007cc8:	f6bf af43 	bge.w	8007b52 <__ieee754_pow+0x3a>
 8007ccc:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8007cd0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007cd4:	4325      	orrs	r5, r4
 8007cd6:	d108      	bne.n	8007cea <__ieee754_pow+0x1d2>
 8007cd8:	4602      	mov	r2, r0
 8007cda:	460b      	mov	r3, r1
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4619      	mov	r1, r3
 8007ce0:	f7f8 fafa 	bl	80002d8 <__aeabi_dsub>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	460b      	mov	r3, r1
 8007ce8:	e79e      	b.n	8007c28 <__ieee754_pow+0x110>
 8007cea:	2c01      	cmp	r4, #1
 8007cec:	f47f af31 	bne.w	8007b52 <__ieee754_pow+0x3a>
 8007cf0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	e72c      	b.n	8007b52 <__ieee754_pow+0x3a>
 8007cf8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8007cfc:	3b01      	subs	r3, #1
 8007cfe:	ea53 0204 	orrs.w	r2, r3, r4
 8007d02:	d102      	bne.n	8007d0a <__ieee754_pow+0x1f2>
 8007d04:	4632      	mov	r2, r6
 8007d06:	463b      	mov	r3, r7
 8007d08:	e7e8      	b.n	8007cdc <__ieee754_pow+0x1c4>
 8007d0a:	3c01      	subs	r4, #1
 8007d0c:	431c      	orrs	r4, r3
 8007d0e:	d016      	beq.n	8007d3e <__ieee754_pow+0x226>
 8007d10:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007d98 <__ieee754_pow+0x280>
 8007d14:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8007d18:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d1c:	f240 8110 	bls.w	8007f40 <__ieee754_pow+0x428>
 8007d20:	4b27      	ldr	r3, [pc, #156]	@ (8007dc0 <__ieee754_pow+0x2a8>)
 8007d22:	459a      	cmp	sl, r3
 8007d24:	4b24      	ldr	r3, [pc, #144]	@ (8007db8 <__ieee754_pow+0x2a0>)
 8007d26:	d916      	bls.n	8007d56 <__ieee754_pow+0x23e>
 8007d28:	429d      	cmp	r5, r3
 8007d2a:	d80b      	bhi.n	8007d44 <__ieee754_pow+0x22c>
 8007d2c:	f1b9 0f00 	cmp.w	r9, #0
 8007d30:	da0b      	bge.n	8007d4a <__ieee754_pow+0x232>
 8007d32:	2000      	movs	r0, #0
 8007d34:	b011      	add	sp, #68	@ 0x44
 8007d36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3a:	f000 bcf1 	b.w	8008720 <__math_oflow>
 8007d3e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8007da0 <__ieee754_pow+0x288>
 8007d42:	e7e7      	b.n	8007d14 <__ieee754_pow+0x1fc>
 8007d44:	f1b9 0f00 	cmp.w	r9, #0
 8007d48:	dcf3      	bgt.n	8007d32 <__ieee754_pow+0x21a>
 8007d4a:	2000      	movs	r0, #0
 8007d4c:	b011      	add	sp, #68	@ 0x44
 8007d4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d52:	f000 bcdd 	b.w	8008710 <__math_uflow>
 8007d56:	429d      	cmp	r5, r3
 8007d58:	d20c      	bcs.n	8007d74 <__ieee754_pow+0x25c>
 8007d5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	2300      	movs	r3, #0
 8007d62:	f7f8 fee3 	bl	8000b2c <__aeabi_dcmplt>
 8007d66:	3800      	subs	r0, #0
 8007d68:	bf18      	it	ne
 8007d6a:	2001      	movne	r0, #1
 8007d6c:	f1b9 0f00 	cmp.w	r9, #0
 8007d70:	daec      	bge.n	8007d4c <__ieee754_pow+0x234>
 8007d72:	e7df      	b.n	8007d34 <__ieee754_pow+0x21c>
 8007d74:	4b0f      	ldr	r3, [pc, #60]	@ (8007db4 <__ieee754_pow+0x29c>)
 8007d76:	429d      	cmp	r5, r3
 8007d78:	f04f 0200 	mov.w	r2, #0
 8007d7c:	d922      	bls.n	8007dc4 <__ieee754_pow+0x2ac>
 8007d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d82:	2300      	movs	r3, #0
 8007d84:	f7f8 fed2 	bl	8000b2c <__aeabi_dcmplt>
 8007d88:	3800      	subs	r0, #0
 8007d8a:	bf18      	it	ne
 8007d8c:	2001      	movne	r0, #1
 8007d8e:	f1b9 0f00 	cmp.w	r9, #0
 8007d92:	dccf      	bgt.n	8007d34 <__ieee754_pow+0x21c>
 8007d94:	e7da      	b.n	8007d4c <__ieee754_pow+0x234>
 8007d96:	bf00      	nop
 8007d98:	00000000 	.word	0x00000000
 8007d9c:	3ff00000 	.word	0x3ff00000
 8007da0:	00000000 	.word	0x00000000
 8007da4:	bff00000 	.word	0xbff00000
 8007da8:	fff00000 	.word	0xfff00000
 8007dac:	7ff00000 	.word	0x7ff00000
 8007db0:	433fffff 	.word	0x433fffff
 8007db4:	3ff00000 	.word	0x3ff00000
 8007db8:	3fefffff 	.word	0x3fefffff
 8007dbc:	3fe00000 	.word	0x3fe00000
 8007dc0:	43f00000 	.word	0x43f00000
 8007dc4:	4b5a      	ldr	r3, [pc, #360]	@ (8007f30 <__ieee754_pow+0x418>)
 8007dc6:	f7f8 fa87 	bl	80002d8 <__aeabi_dsub>
 8007dca:	a351      	add	r3, pc, #324	@ (adr r3, 8007f10 <__ieee754_pow+0x3f8>)
 8007dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	460d      	mov	r5, r1
 8007dd4:	f7f8 fc38 	bl	8000648 <__aeabi_dmul>
 8007dd8:	a34f      	add	r3, pc, #316	@ (adr r3, 8007f18 <__ieee754_pow+0x400>)
 8007dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dde:	4606      	mov	r6, r0
 8007de0:	460f      	mov	r7, r1
 8007de2:	4620      	mov	r0, r4
 8007de4:	4629      	mov	r1, r5
 8007de6:	f7f8 fc2f 	bl	8000648 <__aeabi_dmul>
 8007dea:	4b52      	ldr	r3, [pc, #328]	@ (8007f34 <__ieee754_pow+0x41c>)
 8007dec:	4682      	mov	sl, r0
 8007dee:	468b      	mov	fp, r1
 8007df0:	2200      	movs	r2, #0
 8007df2:	4620      	mov	r0, r4
 8007df4:	4629      	mov	r1, r5
 8007df6:	f7f8 fc27 	bl	8000648 <__aeabi_dmul>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	a148      	add	r1, pc, #288	@ (adr r1, 8007f20 <__ieee754_pow+0x408>)
 8007e00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e04:	f7f8 fa68 	bl	80002d8 <__aeabi_dsub>
 8007e08:	4622      	mov	r2, r4
 8007e0a:	462b      	mov	r3, r5
 8007e0c:	f7f8 fc1c 	bl	8000648 <__aeabi_dmul>
 8007e10:	4602      	mov	r2, r0
 8007e12:	460b      	mov	r3, r1
 8007e14:	2000      	movs	r0, #0
 8007e16:	4948      	ldr	r1, [pc, #288]	@ (8007f38 <__ieee754_pow+0x420>)
 8007e18:	f7f8 fa5e 	bl	80002d8 <__aeabi_dsub>
 8007e1c:	4622      	mov	r2, r4
 8007e1e:	4680      	mov	r8, r0
 8007e20:	4689      	mov	r9, r1
 8007e22:	462b      	mov	r3, r5
 8007e24:	4620      	mov	r0, r4
 8007e26:	4629      	mov	r1, r5
 8007e28:	f7f8 fc0e 	bl	8000648 <__aeabi_dmul>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4640      	mov	r0, r8
 8007e32:	4649      	mov	r1, r9
 8007e34:	f7f8 fc08 	bl	8000648 <__aeabi_dmul>
 8007e38:	a33b      	add	r3, pc, #236	@ (adr r3, 8007f28 <__ieee754_pow+0x410>)
 8007e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3e:	f7f8 fc03 	bl	8000648 <__aeabi_dmul>
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	4650      	mov	r0, sl
 8007e48:	4659      	mov	r1, fp
 8007e4a:	f7f8 fa45 	bl	80002d8 <__aeabi_dsub>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	460b      	mov	r3, r1
 8007e52:	4680      	mov	r8, r0
 8007e54:	4689      	mov	r9, r1
 8007e56:	4630      	mov	r0, r6
 8007e58:	4639      	mov	r1, r7
 8007e5a:	f7f8 fa3f 	bl	80002dc <__adddf3>
 8007e5e:	2400      	movs	r4, #0
 8007e60:	4632      	mov	r2, r6
 8007e62:	463b      	mov	r3, r7
 8007e64:	4620      	mov	r0, r4
 8007e66:	460d      	mov	r5, r1
 8007e68:	f7f8 fa36 	bl	80002d8 <__aeabi_dsub>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4640      	mov	r0, r8
 8007e72:	4649      	mov	r1, r9
 8007e74:	f7f8 fa30 	bl	80002d8 <__aeabi_dsub>
 8007e78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e80:	2300      	movs	r3, #0
 8007e82:	9304      	str	r3, [sp, #16]
 8007e84:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007e88:	4606      	mov	r6, r0
 8007e8a:	460f      	mov	r7, r1
 8007e8c:	465b      	mov	r3, fp
 8007e8e:	4652      	mov	r2, sl
 8007e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e94:	f7f8 fa20 	bl	80002d8 <__aeabi_dsub>
 8007e98:	4622      	mov	r2, r4
 8007e9a:	462b      	mov	r3, r5
 8007e9c:	f7f8 fbd4 	bl	8000648 <__aeabi_dmul>
 8007ea0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ea4:	4680      	mov	r8, r0
 8007ea6:	4689      	mov	r9, r1
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	4639      	mov	r1, r7
 8007eac:	f7f8 fbcc 	bl	8000648 <__aeabi_dmul>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	4640      	mov	r0, r8
 8007eb6:	4649      	mov	r1, r9
 8007eb8:	f7f8 fa10 	bl	80002dc <__adddf3>
 8007ebc:	465b      	mov	r3, fp
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	460f      	mov	r7, r1
 8007ec2:	4652      	mov	r2, sl
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	4629      	mov	r1, r5
 8007ec8:	f7f8 fbbe 	bl	8000648 <__aeabi_dmul>
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4602      	mov	r2, r0
 8007ed0:	4680      	mov	r8, r0
 8007ed2:	4689      	mov	r9, r1
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	4639      	mov	r1, r7
 8007ed8:	f7f8 fa00 	bl	80002dc <__adddf3>
 8007edc:	4b17      	ldr	r3, [pc, #92]	@ (8007f3c <__ieee754_pow+0x424>)
 8007ede:	4299      	cmp	r1, r3
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	460d      	mov	r5, r1
 8007ee4:	468b      	mov	fp, r1
 8007ee6:	f340 820b 	ble.w	8008300 <__ieee754_pow+0x7e8>
 8007eea:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007eee:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8007ef2:	4303      	orrs	r3, r0
 8007ef4:	f000 81ea 	beq.w	80082cc <__ieee754_pow+0x7b4>
 8007ef8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007efc:	2200      	movs	r2, #0
 8007efe:	2300      	movs	r3, #0
 8007f00:	f7f8 fe14 	bl	8000b2c <__aeabi_dcmplt>
 8007f04:	3800      	subs	r0, #0
 8007f06:	bf18      	it	ne
 8007f08:	2001      	movne	r0, #1
 8007f0a:	e713      	b.n	8007d34 <__ieee754_pow+0x21c>
 8007f0c:	f3af 8000 	nop.w
 8007f10:	60000000 	.word	0x60000000
 8007f14:	3ff71547 	.word	0x3ff71547
 8007f18:	f85ddf44 	.word	0xf85ddf44
 8007f1c:	3e54ae0b 	.word	0x3e54ae0b
 8007f20:	55555555 	.word	0x55555555
 8007f24:	3fd55555 	.word	0x3fd55555
 8007f28:	652b82fe 	.word	0x652b82fe
 8007f2c:	3ff71547 	.word	0x3ff71547
 8007f30:	3ff00000 	.word	0x3ff00000
 8007f34:	3fd00000 	.word	0x3fd00000
 8007f38:	3fe00000 	.word	0x3fe00000
 8007f3c:	408fffff 	.word	0x408fffff
 8007f40:	4bd5      	ldr	r3, [pc, #852]	@ (8008298 <__ieee754_pow+0x780>)
 8007f42:	ea08 0303 	and.w	r3, r8, r3
 8007f46:	2200      	movs	r2, #0
 8007f48:	b92b      	cbnz	r3, 8007f56 <__ieee754_pow+0x43e>
 8007f4a:	4bd4      	ldr	r3, [pc, #848]	@ (800829c <__ieee754_pow+0x784>)
 8007f4c:	f7f8 fb7c 	bl	8000648 <__aeabi_dmul>
 8007f50:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8007f54:	468b      	mov	fp, r1
 8007f56:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007f5a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007f5e:	4413      	add	r3, r2
 8007f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f62:	4bcf      	ldr	r3, [pc, #828]	@ (80082a0 <__ieee754_pow+0x788>)
 8007f64:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007f68:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007f6c:	459b      	cmp	fp, r3
 8007f6e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007f72:	dd08      	ble.n	8007f86 <__ieee754_pow+0x46e>
 8007f74:	4bcb      	ldr	r3, [pc, #812]	@ (80082a4 <__ieee754_pow+0x78c>)
 8007f76:	459b      	cmp	fp, r3
 8007f78:	f340 81a5 	ble.w	80082c6 <__ieee754_pow+0x7ae>
 8007f7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f7e:	3301      	adds	r3, #1
 8007f80:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f82:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8007f86:	f04f 0a00 	mov.w	sl, #0
 8007f8a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007f8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f90:	4bc5      	ldr	r3, [pc, #788]	@ (80082a8 <__ieee754_pow+0x790>)
 8007f92:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f96:	ed93 7b00 	vldr	d7, [r3]
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	ec53 2b17 	vmov	r2, r3, d7
 8007fa0:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007fa4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007fa8:	f7f8 f996 	bl	80002d8 <__aeabi_dsub>
 8007fac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007fb0:	4606      	mov	r6, r0
 8007fb2:	460f      	mov	r7, r1
 8007fb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fb8:	f7f8 f990 	bl	80002dc <__adddf3>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	49ba      	ldr	r1, [pc, #744]	@ (80082ac <__ieee754_pow+0x794>)
 8007fc4:	f7f8 fc6a 	bl	800089c <__aeabi_ddiv>
 8007fc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	4639      	mov	r1, r7
 8007fd4:	f7f8 fb38 	bl	8000648 <__aeabi_dmul>
 8007fd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fdc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8007fe0:	106d      	asrs	r5, r5, #1
 8007fe2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8007fe6:	f04f 0b00 	mov.w	fp, #0
 8007fea:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8007fee:	4661      	mov	r1, ip
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8007ff6:	4658      	mov	r0, fp
 8007ff8:	46e1      	mov	r9, ip
 8007ffa:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8007ffe:	4614      	mov	r4, r2
 8008000:	461d      	mov	r5, r3
 8008002:	f7f8 fb21 	bl	8000648 <__aeabi_dmul>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	4630      	mov	r0, r6
 800800c:	4639      	mov	r1, r7
 800800e:	f7f8 f963 	bl	80002d8 <__aeabi_dsub>
 8008012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008016:	4606      	mov	r6, r0
 8008018:	460f      	mov	r7, r1
 800801a:	4620      	mov	r0, r4
 800801c:	4629      	mov	r1, r5
 800801e:	f7f8 f95b 	bl	80002d8 <__aeabi_dsub>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800802a:	f7f8 f955 	bl	80002d8 <__aeabi_dsub>
 800802e:	465a      	mov	r2, fp
 8008030:	464b      	mov	r3, r9
 8008032:	f7f8 fb09 	bl	8000648 <__aeabi_dmul>
 8008036:	4602      	mov	r2, r0
 8008038:	460b      	mov	r3, r1
 800803a:	4630      	mov	r0, r6
 800803c:	4639      	mov	r1, r7
 800803e:	f7f8 f94b 	bl	80002d8 <__aeabi_dsub>
 8008042:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008046:	f7f8 faff 	bl	8000648 <__aeabi_dmul>
 800804a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800804e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008052:	4610      	mov	r0, r2
 8008054:	4619      	mov	r1, r3
 8008056:	f7f8 faf7 	bl	8000648 <__aeabi_dmul>
 800805a:	a37d      	add	r3, pc, #500	@ (adr r3, 8008250 <__ieee754_pow+0x738>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	4604      	mov	r4, r0
 8008062:	460d      	mov	r5, r1
 8008064:	f7f8 faf0 	bl	8000648 <__aeabi_dmul>
 8008068:	a37b      	add	r3, pc, #492	@ (adr r3, 8008258 <__ieee754_pow+0x740>)
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	f7f8 f935 	bl	80002dc <__adddf3>
 8008072:	4622      	mov	r2, r4
 8008074:	462b      	mov	r3, r5
 8008076:	f7f8 fae7 	bl	8000648 <__aeabi_dmul>
 800807a:	a379      	add	r3, pc, #484	@ (adr r3, 8008260 <__ieee754_pow+0x748>)
 800807c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008080:	f7f8 f92c 	bl	80002dc <__adddf3>
 8008084:	4622      	mov	r2, r4
 8008086:	462b      	mov	r3, r5
 8008088:	f7f8 fade 	bl	8000648 <__aeabi_dmul>
 800808c:	a376      	add	r3, pc, #472	@ (adr r3, 8008268 <__ieee754_pow+0x750>)
 800808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008092:	f7f8 f923 	bl	80002dc <__adddf3>
 8008096:	4622      	mov	r2, r4
 8008098:	462b      	mov	r3, r5
 800809a:	f7f8 fad5 	bl	8000648 <__aeabi_dmul>
 800809e:	a374      	add	r3, pc, #464	@ (adr r3, 8008270 <__ieee754_pow+0x758>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f7f8 f91a 	bl	80002dc <__adddf3>
 80080a8:	4622      	mov	r2, r4
 80080aa:	462b      	mov	r3, r5
 80080ac:	f7f8 facc 	bl	8000648 <__aeabi_dmul>
 80080b0:	a371      	add	r3, pc, #452	@ (adr r3, 8008278 <__ieee754_pow+0x760>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	f7f8 f911 	bl	80002dc <__adddf3>
 80080ba:	4622      	mov	r2, r4
 80080bc:	4606      	mov	r6, r0
 80080be:	460f      	mov	r7, r1
 80080c0:	462b      	mov	r3, r5
 80080c2:	4620      	mov	r0, r4
 80080c4:	4629      	mov	r1, r5
 80080c6:	f7f8 fabf 	bl	8000648 <__aeabi_dmul>
 80080ca:	4602      	mov	r2, r0
 80080cc:	460b      	mov	r3, r1
 80080ce:	4630      	mov	r0, r6
 80080d0:	4639      	mov	r1, r7
 80080d2:	f7f8 fab9 	bl	8000648 <__aeabi_dmul>
 80080d6:	465a      	mov	r2, fp
 80080d8:	4604      	mov	r4, r0
 80080da:	460d      	mov	r5, r1
 80080dc:	464b      	mov	r3, r9
 80080de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080e2:	f7f8 f8fb 	bl	80002dc <__adddf3>
 80080e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080ea:	f7f8 faad 	bl	8000648 <__aeabi_dmul>
 80080ee:	4622      	mov	r2, r4
 80080f0:	462b      	mov	r3, r5
 80080f2:	f7f8 f8f3 	bl	80002dc <__adddf3>
 80080f6:	465a      	mov	r2, fp
 80080f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80080fc:	464b      	mov	r3, r9
 80080fe:	4658      	mov	r0, fp
 8008100:	4649      	mov	r1, r9
 8008102:	f7f8 faa1 	bl	8000648 <__aeabi_dmul>
 8008106:	4b6a      	ldr	r3, [pc, #424]	@ (80082b0 <__ieee754_pow+0x798>)
 8008108:	2200      	movs	r2, #0
 800810a:	4606      	mov	r6, r0
 800810c:	460f      	mov	r7, r1
 800810e:	f7f8 f8e5 	bl	80002dc <__adddf3>
 8008112:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008116:	f7f8 f8e1 	bl	80002dc <__adddf3>
 800811a:	46d8      	mov	r8, fp
 800811c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8008120:	460d      	mov	r5, r1
 8008122:	465a      	mov	r2, fp
 8008124:	460b      	mov	r3, r1
 8008126:	4640      	mov	r0, r8
 8008128:	4649      	mov	r1, r9
 800812a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800812e:	f7f8 fa8b 	bl	8000648 <__aeabi_dmul>
 8008132:	465c      	mov	r4, fp
 8008134:	4680      	mov	r8, r0
 8008136:	4689      	mov	r9, r1
 8008138:	4b5d      	ldr	r3, [pc, #372]	@ (80082b0 <__ieee754_pow+0x798>)
 800813a:	2200      	movs	r2, #0
 800813c:	4620      	mov	r0, r4
 800813e:	4629      	mov	r1, r5
 8008140:	f7f8 f8ca 	bl	80002d8 <__aeabi_dsub>
 8008144:	4632      	mov	r2, r6
 8008146:	463b      	mov	r3, r7
 8008148:	f7f8 f8c6 	bl	80002d8 <__aeabi_dsub>
 800814c:	4602      	mov	r2, r0
 800814e:	460b      	mov	r3, r1
 8008150:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008154:	f7f8 f8c0 	bl	80002d8 <__aeabi_dsub>
 8008158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800815c:	f7f8 fa74 	bl	8000648 <__aeabi_dmul>
 8008160:	4622      	mov	r2, r4
 8008162:	4606      	mov	r6, r0
 8008164:	460f      	mov	r7, r1
 8008166:	462b      	mov	r3, r5
 8008168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800816c:	f7f8 fa6c 	bl	8000648 <__aeabi_dmul>
 8008170:	4602      	mov	r2, r0
 8008172:	460b      	mov	r3, r1
 8008174:	4630      	mov	r0, r6
 8008176:	4639      	mov	r1, r7
 8008178:	f7f8 f8b0 	bl	80002dc <__adddf3>
 800817c:	4606      	mov	r6, r0
 800817e:	460f      	mov	r7, r1
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	4640      	mov	r0, r8
 8008186:	4649      	mov	r1, r9
 8008188:	f7f8 f8a8 	bl	80002dc <__adddf3>
 800818c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8008190:	a33b      	add	r3, pc, #236	@ (adr r3, 8008280 <__ieee754_pow+0x768>)
 8008192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008196:	4658      	mov	r0, fp
 8008198:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800819c:	460d      	mov	r5, r1
 800819e:	f7f8 fa53 	bl	8000648 <__aeabi_dmul>
 80081a2:	465c      	mov	r4, fp
 80081a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081a8:	4642      	mov	r2, r8
 80081aa:	464b      	mov	r3, r9
 80081ac:	4620      	mov	r0, r4
 80081ae:	4629      	mov	r1, r5
 80081b0:	f7f8 f892 	bl	80002d8 <__aeabi_dsub>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4630      	mov	r0, r6
 80081ba:	4639      	mov	r1, r7
 80081bc:	f7f8 f88c 	bl	80002d8 <__aeabi_dsub>
 80081c0:	a331      	add	r3, pc, #196	@ (adr r3, 8008288 <__ieee754_pow+0x770>)
 80081c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c6:	f7f8 fa3f 	bl	8000648 <__aeabi_dmul>
 80081ca:	a331      	add	r3, pc, #196	@ (adr r3, 8008290 <__ieee754_pow+0x778>)
 80081cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d0:	4606      	mov	r6, r0
 80081d2:	460f      	mov	r7, r1
 80081d4:	4620      	mov	r0, r4
 80081d6:	4629      	mov	r1, r5
 80081d8:	f7f8 fa36 	bl	8000648 <__aeabi_dmul>
 80081dc:	4602      	mov	r2, r0
 80081de:	460b      	mov	r3, r1
 80081e0:	4630      	mov	r0, r6
 80081e2:	4639      	mov	r1, r7
 80081e4:	f7f8 f87a 	bl	80002dc <__adddf3>
 80081e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80081ea:	4b32      	ldr	r3, [pc, #200]	@ (80082b4 <__ieee754_pow+0x79c>)
 80081ec:	4413      	add	r3, r2
 80081ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f2:	f7f8 f873 	bl	80002dc <__adddf3>
 80081f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80081fa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80081fc:	f7f8 f9ba 	bl	8000574 <__aeabi_i2d>
 8008200:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008202:	4b2d      	ldr	r3, [pc, #180]	@ (80082b8 <__ieee754_pow+0x7a0>)
 8008204:	4413      	add	r3, r2
 8008206:	e9d3 8900 	ldrd	r8, r9, [r3]
 800820a:	4606      	mov	r6, r0
 800820c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008210:	460f      	mov	r7, r1
 8008212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008216:	f7f8 f861 	bl	80002dc <__adddf3>
 800821a:	4642      	mov	r2, r8
 800821c:	464b      	mov	r3, r9
 800821e:	f7f8 f85d 	bl	80002dc <__adddf3>
 8008222:	4632      	mov	r2, r6
 8008224:	463b      	mov	r3, r7
 8008226:	f7f8 f859 	bl	80002dc <__adddf3>
 800822a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800822e:	4632      	mov	r2, r6
 8008230:	463b      	mov	r3, r7
 8008232:	4658      	mov	r0, fp
 8008234:	460d      	mov	r5, r1
 8008236:	f7f8 f84f 	bl	80002d8 <__aeabi_dsub>
 800823a:	4642      	mov	r2, r8
 800823c:	464b      	mov	r3, r9
 800823e:	f7f8 f84b 	bl	80002d8 <__aeabi_dsub>
 8008242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008246:	f7f8 f847 	bl	80002d8 <__aeabi_dsub>
 800824a:	465c      	mov	r4, fp
 800824c:	e036      	b.n	80082bc <__ieee754_pow+0x7a4>
 800824e:	bf00      	nop
 8008250:	4a454eef 	.word	0x4a454eef
 8008254:	3fca7e28 	.word	0x3fca7e28
 8008258:	93c9db65 	.word	0x93c9db65
 800825c:	3fcd864a 	.word	0x3fcd864a
 8008260:	a91d4101 	.word	0xa91d4101
 8008264:	3fd17460 	.word	0x3fd17460
 8008268:	518f264d 	.word	0x518f264d
 800826c:	3fd55555 	.word	0x3fd55555
 8008270:	db6fabff 	.word	0xdb6fabff
 8008274:	3fdb6db6 	.word	0x3fdb6db6
 8008278:	33333303 	.word	0x33333303
 800827c:	3fe33333 	.word	0x3fe33333
 8008280:	e0000000 	.word	0xe0000000
 8008284:	3feec709 	.word	0x3feec709
 8008288:	dc3a03fd 	.word	0xdc3a03fd
 800828c:	3feec709 	.word	0x3feec709
 8008290:	145b01f5 	.word	0x145b01f5
 8008294:	be3e2fe0 	.word	0xbe3e2fe0
 8008298:	7ff00000 	.word	0x7ff00000
 800829c:	43400000 	.word	0x43400000
 80082a0:	0003988e 	.word	0x0003988e
 80082a4:	000bb679 	.word	0x000bb679
 80082a8:	08008b90 	.word	0x08008b90
 80082ac:	3ff00000 	.word	0x3ff00000
 80082b0:	40080000 	.word	0x40080000
 80082b4:	08008b70 	.word	0x08008b70
 80082b8:	08008b80 	.word	0x08008b80
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082c4:	e5d6      	b.n	8007e74 <__ieee754_pow+0x35c>
 80082c6:	f04f 0a01 	mov.w	sl, #1
 80082ca:	e65e      	b.n	8007f8a <__ieee754_pow+0x472>
 80082cc:	a3b5      	add	r3, pc, #724	@ (adr r3, 80085a4 <__ieee754_pow+0xa8c>)
 80082ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d2:	4630      	mov	r0, r6
 80082d4:	4639      	mov	r1, r7
 80082d6:	f7f8 f801 	bl	80002dc <__adddf3>
 80082da:	4642      	mov	r2, r8
 80082dc:	e9cd 0100 	strd	r0, r1, [sp]
 80082e0:	464b      	mov	r3, r9
 80082e2:	4620      	mov	r0, r4
 80082e4:	4629      	mov	r1, r5
 80082e6:	f7f7 fff7 	bl	80002d8 <__aeabi_dsub>
 80082ea:	4602      	mov	r2, r0
 80082ec:	460b      	mov	r3, r1
 80082ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082f2:	f7f8 fc39 	bl	8000b68 <__aeabi_dcmpgt>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	f47f adfe 	bne.w	8007ef8 <__ieee754_pow+0x3e0>
 80082fc:	4ba2      	ldr	r3, [pc, #648]	@ (8008588 <__ieee754_pow+0xa70>)
 80082fe:	e022      	b.n	8008346 <__ieee754_pow+0x82e>
 8008300:	4ca2      	ldr	r4, [pc, #648]	@ (800858c <__ieee754_pow+0xa74>)
 8008302:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008306:	42a3      	cmp	r3, r4
 8008308:	d919      	bls.n	800833e <__ieee754_pow+0x826>
 800830a:	4ba1      	ldr	r3, [pc, #644]	@ (8008590 <__ieee754_pow+0xa78>)
 800830c:	440b      	add	r3, r1
 800830e:	4303      	orrs	r3, r0
 8008310:	d009      	beq.n	8008326 <__ieee754_pow+0x80e>
 8008312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008316:	2200      	movs	r2, #0
 8008318:	2300      	movs	r3, #0
 800831a:	f7f8 fc07 	bl	8000b2c <__aeabi_dcmplt>
 800831e:	3800      	subs	r0, #0
 8008320:	bf18      	it	ne
 8008322:	2001      	movne	r0, #1
 8008324:	e512      	b.n	8007d4c <__ieee754_pow+0x234>
 8008326:	4642      	mov	r2, r8
 8008328:	464b      	mov	r3, r9
 800832a:	f7f7 ffd5 	bl	80002d8 <__aeabi_dsub>
 800832e:	4632      	mov	r2, r6
 8008330:	463b      	mov	r3, r7
 8008332:	f7f8 fc0f 	bl	8000b54 <__aeabi_dcmpge>
 8008336:	2800      	cmp	r0, #0
 8008338:	d1eb      	bne.n	8008312 <__ieee754_pow+0x7fa>
 800833a:	4b96      	ldr	r3, [pc, #600]	@ (8008594 <__ieee754_pow+0xa7c>)
 800833c:	e003      	b.n	8008346 <__ieee754_pow+0x82e>
 800833e:	4a96      	ldr	r2, [pc, #600]	@ (8008598 <__ieee754_pow+0xa80>)
 8008340:	4293      	cmp	r3, r2
 8008342:	f240 80e7 	bls.w	8008514 <__ieee754_pow+0x9fc>
 8008346:	151b      	asrs	r3, r3, #20
 8008348:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800834c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8008350:	fa4a fa03 	asr.w	sl, sl, r3
 8008354:	44da      	add	sl, fp
 8008356:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800835a:	4890      	ldr	r0, [pc, #576]	@ (800859c <__ieee754_pow+0xa84>)
 800835c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008360:	4108      	asrs	r0, r1
 8008362:	ea00 030a 	and.w	r3, r0, sl
 8008366:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800836a:	f1c1 0114 	rsb	r1, r1, #20
 800836e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008372:	fa4a fa01 	asr.w	sl, sl, r1
 8008376:	f1bb 0f00 	cmp.w	fp, #0
 800837a:	4640      	mov	r0, r8
 800837c:	4649      	mov	r1, r9
 800837e:	f04f 0200 	mov.w	r2, #0
 8008382:	bfb8      	it	lt
 8008384:	f1ca 0a00 	rsblt	sl, sl, #0
 8008388:	f7f7 ffa6 	bl	80002d8 <__aeabi_dsub>
 800838c:	4680      	mov	r8, r0
 800838e:	4689      	mov	r9, r1
 8008390:	4632      	mov	r2, r6
 8008392:	463b      	mov	r3, r7
 8008394:	4640      	mov	r0, r8
 8008396:	4649      	mov	r1, r9
 8008398:	f7f7 ffa0 	bl	80002dc <__adddf3>
 800839c:	2400      	movs	r4, #0
 800839e:	a36a      	add	r3, pc, #424	@ (adr r3, 8008548 <__ieee754_pow+0xa30>)
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	4620      	mov	r0, r4
 80083a6:	460d      	mov	r5, r1
 80083a8:	f7f8 f94e 	bl	8000648 <__aeabi_dmul>
 80083ac:	4642      	mov	r2, r8
 80083ae:	e9cd 0100 	strd	r0, r1, [sp]
 80083b2:	464b      	mov	r3, r9
 80083b4:	4620      	mov	r0, r4
 80083b6:	4629      	mov	r1, r5
 80083b8:	f7f7 ff8e 	bl	80002d8 <__aeabi_dsub>
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	4630      	mov	r0, r6
 80083c2:	4639      	mov	r1, r7
 80083c4:	f7f7 ff88 	bl	80002d8 <__aeabi_dsub>
 80083c8:	a361      	add	r3, pc, #388	@ (adr r3, 8008550 <__ieee754_pow+0xa38>)
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	f7f8 f93b 	bl	8000648 <__aeabi_dmul>
 80083d2:	a361      	add	r3, pc, #388	@ (adr r3, 8008558 <__ieee754_pow+0xa40>)
 80083d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d8:	4680      	mov	r8, r0
 80083da:	4689      	mov	r9, r1
 80083dc:	4620      	mov	r0, r4
 80083de:	4629      	mov	r1, r5
 80083e0:	f7f8 f932 	bl	8000648 <__aeabi_dmul>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4640      	mov	r0, r8
 80083ea:	4649      	mov	r1, r9
 80083ec:	f7f7 ff76 	bl	80002dc <__adddf3>
 80083f0:	4604      	mov	r4, r0
 80083f2:	460d      	mov	r5, r1
 80083f4:	4602      	mov	r2, r0
 80083f6:	460b      	mov	r3, r1
 80083f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083fc:	f7f7 ff6e 	bl	80002dc <__adddf3>
 8008400:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008404:	4680      	mov	r8, r0
 8008406:	4689      	mov	r9, r1
 8008408:	f7f7 ff66 	bl	80002d8 <__aeabi_dsub>
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	4620      	mov	r0, r4
 8008412:	4629      	mov	r1, r5
 8008414:	f7f7 ff60 	bl	80002d8 <__aeabi_dsub>
 8008418:	4642      	mov	r2, r8
 800841a:	4606      	mov	r6, r0
 800841c:	460f      	mov	r7, r1
 800841e:	464b      	mov	r3, r9
 8008420:	4640      	mov	r0, r8
 8008422:	4649      	mov	r1, r9
 8008424:	f7f8 f910 	bl	8000648 <__aeabi_dmul>
 8008428:	a34d      	add	r3, pc, #308	@ (adr r3, 8008560 <__ieee754_pow+0xa48>)
 800842a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842e:	4604      	mov	r4, r0
 8008430:	460d      	mov	r5, r1
 8008432:	f7f8 f909 	bl	8000648 <__aeabi_dmul>
 8008436:	a34c      	add	r3, pc, #304	@ (adr r3, 8008568 <__ieee754_pow+0xa50>)
 8008438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843c:	f7f7 ff4c 	bl	80002d8 <__aeabi_dsub>
 8008440:	4622      	mov	r2, r4
 8008442:	462b      	mov	r3, r5
 8008444:	f7f8 f900 	bl	8000648 <__aeabi_dmul>
 8008448:	a349      	add	r3, pc, #292	@ (adr r3, 8008570 <__ieee754_pow+0xa58>)
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	f7f7 ff45 	bl	80002dc <__adddf3>
 8008452:	4622      	mov	r2, r4
 8008454:	462b      	mov	r3, r5
 8008456:	f7f8 f8f7 	bl	8000648 <__aeabi_dmul>
 800845a:	a347      	add	r3, pc, #284	@ (adr r3, 8008578 <__ieee754_pow+0xa60>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	f7f7 ff3a 	bl	80002d8 <__aeabi_dsub>
 8008464:	4622      	mov	r2, r4
 8008466:	462b      	mov	r3, r5
 8008468:	f7f8 f8ee 	bl	8000648 <__aeabi_dmul>
 800846c:	a344      	add	r3, pc, #272	@ (adr r3, 8008580 <__ieee754_pow+0xa68>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	f7f7 ff33 	bl	80002dc <__adddf3>
 8008476:	4622      	mov	r2, r4
 8008478:	462b      	mov	r3, r5
 800847a:	f7f8 f8e5 	bl	8000648 <__aeabi_dmul>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4640      	mov	r0, r8
 8008484:	4649      	mov	r1, r9
 8008486:	f7f7 ff27 	bl	80002d8 <__aeabi_dsub>
 800848a:	4604      	mov	r4, r0
 800848c:	460d      	mov	r5, r1
 800848e:	4602      	mov	r2, r0
 8008490:	460b      	mov	r3, r1
 8008492:	4640      	mov	r0, r8
 8008494:	4649      	mov	r1, r9
 8008496:	f7f8 f8d7 	bl	8000648 <__aeabi_dmul>
 800849a:	2200      	movs	r2, #0
 800849c:	e9cd 0100 	strd	r0, r1, [sp]
 80084a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084a4:	4620      	mov	r0, r4
 80084a6:	4629      	mov	r1, r5
 80084a8:	f7f7 ff16 	bl	80002d8 <__aeabi_dsub>
 80084ac:	4602      	mov	r2, r0
 80084ae:	460b      	mov	r3, r1
 80084b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084b4:	f7f8 f9f2 	bl	800089c <__aeabi_ddiv>
 80084b8:	4632      	mov	r2, r6
 80084ba:	4604      	mov	r4, r0
 80084bc:	460d      	mov	r5, r1
 80084be:	463b      	mov	r3, r7
 80084c0:	4640      	mov	r0, r8
 80084c2:	4649      	mov	r1, r9
 80084c4:	f7f8 f8c0 	bl	8000648 <__aeabi_dmul>
 80084c8:	4632      	mov	r2, r6
 80084ca:	463b      	mov	r3, r7
 80084cc:	f7f7 ff06 	bl	80002dc <__adddf3>
 80084d0:	4602      	mov	r2, r0
 80084d2:	460b      	mov	r3, r1
 80084d4:	4620      	mov	r0, r4
 80084d6:	4629      	mov	r1, r5
 80084d8:	f7f7 fefe 	bl	80002d8 <__aeabi_dsub>
 80084dc:	4642      	mov	r2, r8
 80084de:	464b      	mov	r3, r9
 80084e0:	f7f7 fefa 	bl	80002d8 <__aeabi_dsub>
 80084e4:	460b      	mov	r3, r1
 80084e6:	4602      	mov	r2, r0
 80084e8:	492d      	ldr	r1, [pc, #180]	@ (80085a0 <__ieee754_pow+0xa88>)
 80084ea:	2000      	movs	r0, #0
 80084ec:	f7f7 fef4 	bl	80002d8 <__aeabi_dsub>
 80084f0:	ec41 0b10 	vmov	d0, r0, r1
 80084f4:	ee10 3a90 	vmov	r3, s1
 80084f8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80084fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008500:	da0b      	bge.n	800851a <__ieee754_pow+0xa02>
 8008502:	4650      	mov	r0, sl
 8008504:	f000 f85c 	bl	80085c0 <scalbn>
 8008508:	ec51 0b10 	vmov	r0, r1, d0
 800850c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008510:	f7ff bb6d 	b.w	8007bee <__ieee754_pow+0xd6>
 8008514:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008518:	e73a      	b.n	8008390 <__ieee754_pow+0x878>
 800851a:	ec51 0b10 	vmov	r0, r1, d0
 800851e:	4619      	mov	r1, r3
 8008520:	e7f4      	b.n	800850c <__ieee754_pow+0x9f4>
 8008522:	491f      	ldr	r1, [pc, #124]	@ (80085a0 <__ieee754_pow+0xa88>)
 8008524:	2000      	movs	r0, #0
 8008526:	f7ff bb14 	b.w	8007b52 <__ieee754_pow+0x3a>
 800852a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800852e:	f7ff bb10 	b.w	8007b52 <__ieee754_pow+0x3a>
 8008532:	4630      	mov	r0, r6
 8008534:	4639      	mov	r1, r7
 8008536:	f7ff bb0c 	b.w	8007b52 <__ieee754_pow+0x3a>
 800853a:	460c      	mov	r4, r1
 800853c:	f7ff bb69 	b.w	8007c12 <__ieee754_pow+0xfa>
 8008540:	2400      	movs	r4, #0
 8008542:	f7ff bb4b 	b.w	8007bdc <__ieee754_pow+0xc4>
 8008546:	bf00      	nop
 8008548:	00000000 	.word	0x00000000
 800854c:	3fe62e43 	.word	0x3fe62e43
 8008550:	fefa39ef 	.word	0xfefa39ef
 8008554:	3fe62e42 	.word	0x3fe62e42
 8008558:	0ca86c39 	.word	0x0ca86c39
 800855c:	be205c61 	.word	0xbe205c61
 8008560:	72bea4d0 	.word	0x72bea4d0
 8008564:	3e663769 	.word	0x3e663769
 8008568:	c5d26bf1 	.word	0xc5d26bf1
 800856c:	3ebbbd41 	.word	0x3ebbbd41
 8008570:	af25de2c 	.word	0xaf25de2c
 8008574:	3f11566a 	.word	0x3f11566a
 8008578:	16bebd93 	.word	0x16bebd93
 800857c:	3f66c16c 	.word	0x3f66c16c
 8008580:	5555553e 	.word	0x5555553e
 8008584:	3fc55555 	.word	0x3fc55555
 8008588:	40900000 	.word	0x40900000
 800858c:	4090cbff 	.word	0x4090cbff
 8008590:	3f6f3400 	.word	0x3f6f3400
 8008594:	4090cc00 	.word	0x4090cc00
 8008598:	3fe00000 	.word	0x3fe00000
 800859c:	fff00000 	.word	0xfff00000
 80085a0:	3ff00000 	.word	0x3ff00000
 80085a4:	652b82fe 	.word	0x652b82fe
 80085a8:	3c971547 	.word	0x3c971547

080085ac <fabs>:
 80085ac:	ec51 0b10 	vmov	r0, r1, d0
 80085b0:	4602      	mov	r2, r0
 80085b2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80085b6:	ec43 2b10 	vmov	d0, r2, r3
 80085ba:	4770      	bx	lr
 80085bc:	0000      	movs	r0, r0
	...

080085c0 <scalbn>:
 80085c0:	b570      	push	{r4, r5, r6, lr}
 80085c2:	ec55 4b10 	vmov	r4, r5, d0
 80085c6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80085ca:	4606      	mov	r6, r0
 80085cc:	462b      	mov	r3, r5
 80085ce:	b991      	cbnz	r1, 80085f6 <scalbn+0x36>
 80085d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80085d4:	4323      	orrs	r3, r4
 80085d6:	d03b      	beq.n	8008650 <scalbn+0x90>
 80085d8:	4b33      	ldr	r3, [pc, #204]	@ (80086a8 <scalbn+0xe8>)
 80085da:	4620      	mov	r0, r4
 80085dc:	4629      	mov	r1, r5
 80085de:	2200      	movs	r2, #0
 80085e0:	f7f8 f832 	bl	8000648 <__aeabi_dmul>
 80085e4:	4b31      	ldr	r3, [pc, #196]	@ (80086ac <scalbn+0xec>)
 80085e6:	429e      	cmp	r6, r3
 80085e8:	4604      	mov	r4, r0
 80085ea:	460d      	mov	r5, r1
 80085ec:	da0f      	bge.n	800860e <scalbn+0x4e>
 80085ee:	a326      	add	r3, pc, #152	@ (adr r3, 8008688 <scalbn+0xc8>)
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	e01e      	b.n	8008634 <scalbn+0x74>
 80085f6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80085fa:	4291      	cmp	r1, r2
 80085fc:	d10b      	bne.n	8008616 <scalbn+0x56>
 80085fe:	4622      	mov	r2, r4
 8008600:	4620      	mov	r0, r4
 8008602:	4629      	mov	r1, r5
 8008604:	f7f7 fe6a 	bl	80002dc <__adddf3>
 8008608:	4604      	mov	r4, r0
 800860a:	460d      	mov	r5, r1
 800860c:	e020      	b.n	8008650 <scalbn+0x90>
 800860e:	460b      	mov	r3, r1
 8008610:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008614:	3936      	subs	r1, #54	@ 0x36
 8008616:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800861a:	4296      	cmp	r6, r2
 800861c:	dd0d      	ble.n	800863a <scalbn+0x7a>
 800861e:	2d00      	cmp	r5, #0
 8008620:	a11b      	add	r1, pc, #108	@ (adr r1, 8008690 <scalbn+0xd0>)
 8008622:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008626:	da02      	bge.n	800862e <scalbn+0x6e>
 8008628:	a11b      	add	r1, pc, #108	@ (adr r1, 8008698 <scalbn+0xd8>)
 800862a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800862e:	a318      	add	r3, pc, #96	@ (adr r3, 8008690 <scalbn+0xd0>)
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	f7f8 f808 	bl	8000648 <__aeabi_dmul>
 8008638:	e7e6      	b.n	8008608 <scalbn+0x48>
 800863a:	1872      	adds	r2, r6, r1
 800863c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008640:	428a      	cmp	r2, r1
 8008642:	dcec      	bgt.n	800861e <scalbn+0x5e>
 8008644:	2a00      	cmp	r2, #0
 8008646:	dd06      	ble.n	8008656 <scalbn+0x96>
 8008648:	f36f 531e 	bfc	r3, #20, #11
 800864c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008650:	ec45 4b10 	vmov	d0, r4, r5
 8008654:	bd70      	pop	{r4, r5, r6, pc}
 8008656:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800865a:	da08      	bge.n	800866e <scalbn+0xae>
 800865c:	2d00      	cmp	r5, #0
 800865e:	a10a      	add	r1, pc, #40	@ (adr r1, 8008688 <scalbn+0xc8>)
 8008660:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008664:	dac3      	bge.n	80085ee <scalbn+0x2e>
 8008666:	a10e      	add	r1, pc, #56	@ (adr r1, 80086a0 <scalbn+0xe0>)
 8008668:	e9d1 0100 	ldrd	r0, r1, [r1]
 800866c:	e7bf      	b.n	80085ee <scalbn+0x2e>
 800866e:	3236      	adds	r2, #54	@ 0x36
 8008670:	f36f 531e 	bfc	r3, #20, #11
 8008674:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008678:	4620      	mov	r0, r4
 800867a:	4b0d      	ldr	r3, [pc, #52]	@ (80086b0 <scalbn+0xf0>)
 800867c:	4629      	mov	r1, r5
 800867e:	2200      	movs	r2, #0
 8008680:	e7d8      	b.n	8008634 <scalbn+0x74>
 8008682:	bf00      	nop
 8008684:	f3af 8000 	nop.w
 8008688:	c2f8f359 	.word	0xc2f8f359
 800868c:	01a56e1f 	.word	0x01a56e1f
 8008690:	8800759c 	.word	0x8800759c
 8008694:	7e37e43c 	.word	0x7e37e43c
 8008698:	8800759c 	.word	0x8800759c
 800869c:	fe37e43c 	.word	0xfe37e43c
 80086a0:	c2f8f359 	.word	0xc2f8f359
 80086a4:	81a56e1f 	.word	0x81a56e1f
 80086a8:	43500000 	.word	0x43500000
 80086ac:	ffff3cb0 	.word	0xffff3cb0
 80086b0:	3c900000 	.word	0x3c900000

080086b4 <with_errno>:
 80086b4:	b510      	push	{r4, lr}
 80086b6:	ed2d 8b02 	vpush	{d8}
 80086ba:	eeb0 8a40 	vmov.f32	s16, s0
 80086be:	eef0 8a60 	vmov.f32	s17, s1
 80086c2:	4604      	mov	r4, r0
 80086c4:	f7fe fbfa 	bl	8006ebc <__errno>
 80086c8:	eeb0 0a48 	vmov.f32	s0, s16
 80086cc:	eef0 0a68 	vmov.f32	s1, s17
 80086d0:	ecbd 8b02 	vpop	{d8}
 80086d4:	6004      	str	r4, [r0, #0]
 80086d6:	bd10      	pop	{r4, pc}

080086d8 <xflow>:
 80086d8:	4603      	mov	r3, r0
 80086da:	b507      	push	{r0, r1, r2, lr}
 80086dc:	ec51 0b10 	vmov	r0, r1, d0
 80086e0:	b183      	cbz	r3, 8008704 <xflow+0x2c>
 80086e2:	4602      	mov	r2, r0
 80086e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086e8:	e9cd 2300 	strd	r2, r3, [sp]
 80086ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086f0:	f7f7 ffaa 	bl	8000648 <__aeabi_dmul>
 80086f4:	ec41 0b10 	vmov	d0, r0, r1
 80086f8:	2022      	movs	r0, #34	@ 0x22
 80086fa:	b003      	add	sp, #12
 80086fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008700:	f7ff bfd8 	b.w	80086b4 <with_errno>
 8008704:	4602      	mov	r2, r0
 8008706:	460b      	mov	r3, r1
 8008708:	e7ee      	b.n	80086e8 <xflow+0x10>
 800870a:	0000      	movs	r0, r0
 800870c:	0000      	movs	r0, r0
	...

08008710 <__math_uflow>:
 8008710:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008718 <__math_uflow+0x8>
 8008714:	f7ff bfe0 	b.w	80086d8 <xflow>
 8008718:	00000000 	.word	0x00000000
 800871c:	10000000 	.word	0x10000000

08008720 <__math_oflow>:
 8008720:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008728 <__math_oflow+0x8>
 8008724:	f7ff bfd8 	b.w	80086d8 <xflow>
 8008728:	00000000 	.word	0x00000000
 800872c:	70000000 	.word	0x70000000

08008730 <__ieee754_sqrt>:
 8008730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	4a66      	ldr	r2, [pc, #408]	@ (80088d0 <__ieee754_sqrt+0x1a0>)
 8008736:	ec55 4b10 	vmov	r4, r5, d0
 800873a:	43aa      	bics	r2, r5
 800873c:	462b      	mov	r3, r5
 800873e:	4621      	mov	r1, r4
 8008740:	d110      	bne.n	8008764 <__ieee754_sqrt+0x34>
 8008742:	4622      	mov	r2, r4
 8008744:	4620      	mov	r0, r4
 8008746:	4629      	mov	r1, r5
 8008748:	f7f7 ff7e 	bl	8000648 <__aeabi_dmul>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	4620      	mov	r0, r4
 8008752:	4629      	mov	r1, r5
 8008754:	f7f7 fdc2 	bl	80002dc <__adddf3>
 8008758:	4604      	mov	r4, r0
 800875a:	460d      	mov	r5, r1
 800875c:	ec45 4b10 	vmov	d0, r4, r5
 8008760:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008764:	2d00      	cmp	r5, #0
 8008766:	dc0e      	bgt.n	8008786 <__ieee754_sqrt+0x56>
 8008768:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800876c:	4322      	orrs	r2, r4
 800876e:	d0f5      	beq.n	800875c <__ieee754_sqrt+0x2c>
 8008770:	b19d      	cbz	r5, 800879a <__ieee754_sqrt+0x6a>
 8008772:	4622      	mov	r2, r4
 8008774:	4620      	mov	r0, r4
 8008776:	4629      	mov	r1, r5
 8008778:	f7f7 fdae 	bl	80002d8 <__aeabi_dsub>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	f7f8 f88c 	bl	800089c <__aeabi_ddiv>
 8008784:	e7e8      	b.n	8008758 <__ieee754_sqrt+0x28>
 8008786:	152a      	asrs	r2, r5, #20
 8008788:	d115      	bne.n	80087b6 <__ieee754_sqrt+0x86>
 800878a:	2000      	movs	r0, #0
 800878c:	e009      	b.n	80087a2 <__ieee754_sqrt+0x72>
 800878e:	0acb      	lsrs	r3, r1, #11
 8008790:	3a15      	subs	r2, #21
 8008792:	0549      	lsls	r1, r1, #21
 8008794:	2b00      	cmp	r3, #0
 8008796:	d0fa      	beq.n	800878e <__ieee754_sqrt+0x5e>
 8008798:	e7f7      	b.n	800878a <__ieee754_sqrt+0x5a>
 800879a:	462a      	mov	r2, r5
 800879c:	e7fa      	b.n	8008794 <__ieee754_sqrt+0x64>
 800879e:	005b      	lsls	r3, r3, #1
 80087a0:	3001      	adds	r0, #1
 80087a2:	02dc      	lsls	r4, r3, #11
 80087a4:	d5fb      	bpl.n	800879e <__ieee754_sqrt+0x6e>
 80087a6:	1e44      	subs	r4, r0, #1
 80087a8:	1b12      	subs	r2, r2, r4
 80087aa:	f1c0 0420 	rsb	r4, r0, #32
 80087ae:	fa21 f404 	lsr.w	r4, r1, r4
 80087b2:	4323      	orrs	r3, r4
 80087b4:	4081      	lsls	r1, r0
 80087b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087ba:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80087be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087c2:	07d2      	lsls	r2, r2, #31
 80087c4:	bf5c      	itt	pl
 80087c6:	005b      	lslpl	r3, r3, #1
 80087c8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80087cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80087d0:	bf58      	it	pl
 80087d2:	0049      	lslpl	r1, r1, #1
 80087d4:	2600      	movs	r6, #0
 80087d6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80087da:	107f      	asrs	r7, r7, #1
 80087dc:	0049      	lsls	r1, r1, #1
 80087de:	2016      	movs	r0, #22
 80087e0:	4632      	mov	r2, r6
 80087e2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80087e6:	1915      	adds	r5, r2, r4
 80087e8:	429d      	cmp	r5, r3
 80087ea:	bfde      	ittt	le
 80087ec:	192a      	addle	r2, r5, r4
 80087ee:	1b5b      	suble	r3, r3, r5
 80087f0:	1936      	addle	r6, r6, r4
 80087f2:	0fcd      	lsrs	r5, r1, #31
 80087f4:	3801      	subs	r0, #1
 80087f6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80087fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80087fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008802:	d1f0      	bne.n	80087e6 <__ieee754_sqrt+0xb6>
 8008804:	4605      	mov	r5, r0
 8008806:	2420      	movs	r4, #32
 8008808:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800880c:	4293      	cmp	r3, r2
 800880e:	eb0c 0e00 	add.w	lr, ip, r0
 8008812:	dc02      	bgt.n	800881a <__ieee754_sqrt+0xea>
 8008814:	d113      	bne.n	800883e <__ieee754_sqrt+0x10e>
 8008816:	458e      	cmp	lr, r1
 8008818:	d811      	bhi.n	800883e <__ieee754_sqrt+0x10e>
 800881a:	f1be 0f00 	cmp.w	lr, #0
 800881e:	eb0e 000c 	add.w	r0, lr, ip
 8008822:	da3f      	bge.n	80088a4 <__ieee754_sqrt+0x174>
 8008824:	2800      	cmp	r0, #0
 8008826:	db3d      	blt.n	80088a4 <__ieee754_sqrt+0x174>
 8008828:	f102 0801 	add.w	r8, r2, #1
 800882c:	1a9b      	subs	r3, r3, r2
 800882e:	458e      	cmp	lr, r1
 8008830:	bf88      	it	hi
 8008832:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008836:	eba1 010e 	sub.w	r1, r1, lr
 800883a:	4465      	add	r5, ip
 800883c:	4642      	mov	r2, r8
 800883e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8008842:	3c01      	subs	r4, #1
 8008844:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008848:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800884c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008850:	d1dc      	bne.n	800880c <__ieee754_sqrt+0xdc>
 8008852:	4319      	orrs	r1, r3
 8008854:	d01b      	beq.n	800888e <__ieee754_sqrt+0x15e>
 8008856:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80088d4 <__ieee754_sqrt+0x1a4>
 800885a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80088d8 <__ieee754_sqrt+0x1a8>
 800885e:	e9da 0100 	ldrd	r0, r1, [sl]
 8008862:	e9db 2300 	ldrd	r2, r3, [fp]
 8008866:	f7f7 fd37 	bl	80002d8 <__aeabi_dsub>
 800886a:	e9da 8900 	ldrd	r8, r9, [sl]
 800886e:	4602      	mov	r2, r0
 8008870:	460b      	mov	r3, r1
 8008872:	4640      	mov	r0, r8
 8008874:	4649      	mov	r1, r9
 8008876:	f7f8 f963 	bl	8000b40 <__aeabi_dcmple>
 800887a:	b140      	cbz	r0, 800888e <__ieee754_sqrt+0x15e>
 800887c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008880:	e9da 0100 	ldrd	r0, r1, [sl]
 8008884:	e9db 2300 	ldrd	r2, r3, [fp]
 8008888:	d10e      	bne.n	80088a8 <__ieee754_sqrt+0x178>
 800888a:	3601      	adds	r6, #1
 800888c:	4625      	mov	r5, r4
 800888e:	1073      	asrs	r3, r6, #1
 8008890:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8008894:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8008898:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800889c:	086b      	lsrs	r3, r5, #1
 800889e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80088a2:	e759      	b.n	8008758 <__ieee754_sqrt+0x28>
 80088a4:	4690      	mov	r8, r2
 80088a6:	e7c1      	b.n	800882c <__ieee754_sqrt+0xfc>
 80088a8:	f7f7 fd18 	bl	80002dc <__adddf3>
 80088ac:	e9da 8900 	ldrd	r8, r9, [sl]
 80088b0:	4602      	mov	r2, r0
 80088b2:	460b      	mov	r3, r1
 80088b4:	4640      	mov	r0, r8
 80088b6:	4649      	mov	r1, r9
 80088b8:	f7f8 f938 	bl	8000b2c <__aeabi_dcmplt>
 80088bc:	b120      	cbz	r0, 80088c8 <__ieee754_sqrt+0x198>
 80088be:	1cab      	adds	r3, r5, #2
 80088c0:	bf08      	it	eq
 80088c2:	3601      	addeq	r6, #1
 80088c4:	3502      	adds	r5, #2
 80088c6:	e7e2      	b.n	800888e <__ieee754_sqrt+0x15e>
 80088c8:	1c6b      	adds	r3, r5, #1
 80088ca:	f023 0501 	bic.w	r5, r3, #1
 80088ce:	e7de      	b.n	800888e <__ieee754_sqrt+0x15e>
 80088d0:	7ff00000 	.word	0x7ff00000
 80088d4:	08008ba8 	.word	0x08008ba8
 80088d8:	08008ba0 	.word	0x08008ba0

080088dc <_init>:
 80088dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088de:	bf00      	nop
 80088e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088e2:	bc08      	pop	{r3}
 80088e4:	469e      	mov	lr, r3
 80088e6:	4770      	bx	lr

080088e8 <_fini>:
 80088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ea:	bf00      	nop
 80088ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ee:	bc08      	pop	{r3}
 80088f0:	469e      	mov	lr, r3
 80088f2:	4770      	bx	lr
