# -50-projects-in-Verilog
   âœ… **Project 1: Half Adder using Verilog** . This project is implemented using **Xilinx ISE** for synthesis and **ModelSim Altera** for simulation.  ðŸ”Ž **Key Learning Goals:**  * RTL coding of basic combinational circuits * Functional verification using ModelSim * Hands-on practice with industry tools like Xilinx ISE  
