# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../repo/rx_mod_rtl.vhd" \
"../../../../../repo/clk_divider_emad.vhd" \
"../../../../../repo/d_latch.vhd" \
"../../../../lab9project.ip_user_files/bd/uart_block/ip/uart_block_rx_mod_0_0/sim/uart_block_rx_mod_0_0.vhd" \
"../../../../lab9project.ip_user_files/bd/uart_block/ip/uart_block_clk_divider_emad_0_0/sim/uart_block_clk_divider_emad_0_0.vhd" \
"../../../../lab9project.ip_user_files/bd/uart_block/ip/uart_block_d_latch_0_0/sim/uart_block_d_latch_0_0.vhd" \
"../../../../lab9project.ip_user_files/bd/uart_block/sim/uart_block.vhd" \
"../../../../lab9project.gen/sources_1/bd/uart_block/hdl/uart_block_wrapper.vhd" \

# Do not sort compile order
nosort
