<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SPI0 control register."><title>esp32h2::spi0::spi_mem_ctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32h2" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (d18480b84 2024-03-04)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-4c98445ec4002617.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../../esp32h2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32h2/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32h2/index.html">esp32h2</a><span class="version">0.8.0</span></h2></div><h2 class="location"><a href="#">Module spi_mem_ctrl</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In esp32h2::spi0</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32h2/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">esp32h2</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a class="mod" href="#">spi_mem_ctrl</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32h2/spi0/spi_mem_ctrl.rs.html#1-357">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SPI0 control register.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.SPI_MEM_CTRL_SPEC.html" title="struct esp32h2::spi0::spi_mem_ctrl::SPI_MEM_CTRL_SPEC">SPI_MEM_CTRL_SPEC</a></div><div class="desc docblock-short">SPI0 control register.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.R.html" title="type esp32h2::spi0::spi_mem_ctrl::R">R</a></div><div class="desc docblock-short">Register <code>SPI_MEM_CTRL</code> reader</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_DATA_IE_ALWAYS_ON_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R">SPI_MEM_DATA_IE_ALWAYS_ON_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_DATA_IE_ALWAYS_ON</code> reader - When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_DATA_IE_ALWAYS_ON_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_W">SPI_MEM_DATA_IE_ALWAYS_ON_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_DATA_IE_ALWAYS_ON</code> writer - When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_DQS_IE_ALWAYS_ON_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R">SPI_MEM_DQS_IE_ALWAYS_ON_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_DQS_IE_ALWAYS_ON</code> reader - When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_D_POL_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R">SPI_MEM_D_POL_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_D_POL</code> reader - The bit is used to set MOSI line polarity, 1: high 0, low</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_D_POL_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_D_POL_W">SPI_MEM_D_POL_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_D_POL</code> writer - The bit is used to set MOSI line polarity, 1: high 0, low</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FADDR_OCT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R">SPI_MEM_FADDR_OCT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FADDR_OCT</code> reader - Apply 8 signals during address phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FASTRD_MODE_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R">SPI_MEM_FASTRD_MODE_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FASTRD_MODE</code> reader - This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FASTRD_MODE_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_W">SPI_MEM_FASTRD_MODE_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FASTRD_MODE</code> writer - This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FCMD_OCT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R">SPI_MEM_FCMD_OCT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FCMD_OCT</code> reader - Apply 8 signals during command phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FCMD_QUAD_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R">SPI_MEM_FCMD_QUAD_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FCMD_QUAD</code> reader - Apply 4 signals during command phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FCMD_QUAD_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_W">SPI_MEM_FCMD_QUAD_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FCMD_QUAD</code> writer - Apply 4 signals during command phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDIN_OCT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R">SPI_MEM_FDIN_OCT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDIN_OCT</code> reader - Apply 8 signals during read-data phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDOUT_OCT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R">SPI_MEM_FDOUT_OCT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDOUT_OCT</code> reader - Apply 8 signals during write-data phase 1:enable 0: disable</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDUMMY_RIN_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R">SPI_MEM_FDUMMY_RIN_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDUMMY_RIN</code> reader - In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDUMMY_RIN_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_W">SPI_MEM_FDUMMY_RIN_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDUMMY_RIN</code> writer - In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDUMMY_WOUT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R">SPI_MEM_FDUMMY_WOUT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDUMMY_WOUT</code> reader - In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FDUMMY_WOUT_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_W">SPI_MEM_FDUMMY_WOUT_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FDUMMY_WOUT</code> writer - In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_DIO_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R">SPI_MEM_FREAD_DIO_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_DIO</code> reader - In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_DIO_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_W">SPI_MEM_FREAD_DIO_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_DIO</code> writer - In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_DUAL_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R">SPI_MEM_FREAD_DUAL_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_DUAL</code> reader - In the read operations, read-data phase apply 2 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_DUAL_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_W">SPI_MEM_FREAD_DUAL_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_DUAL</code> writer - In the read operations, read-data phase apply 2 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_QIO_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R">SPI_MEM_FREAD_QIO_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_QIO</code> reader - In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_QIO_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_W">SPI_MEM_FREAD_QIO_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_QIO</code> writer - In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_QUAD_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R">SPI_MEM_FREAD_QUAD_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_QUAD</code> reader - In the read operations read-data phase apply 4 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_FREAD_QUAD_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_W">SPI_MEM_FREAD_QUAD_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_FREAD_QUAD</code> writer - In the read operations read-data phase apply 4 signals. 1: enable 0: disable.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_Q_POL_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R">SPI_MEM_Q_POL_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_Q_POL</code> reader - The bit is used to set MISO line polarity, 1: high 0, low</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_Q_POL_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_W">SPI_MEM_Q_POL_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_Q_POL</code> writer - The bit is used to set MISO line polarity, 1: high 0, low</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_WDUMMY_ALWAYS_OUT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R">SPI_MEM_WDUMMY_ALWAYS_OUT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_WDUMMY_ALWAYS_OUT</code> reader - In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_WDUMMY_ALWAYS_OUT_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_W">SPI_MEM_WDUMMY_ALWAYS_OUT_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_WDUMMY_ALWAYS_OUT</code> writer - In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R">SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_WDUMMY_DQS_ALWAYS_OUT</code> reader - In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_WP_R.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_WP_R">SPI_MEM_WP_R</a></div><div class="desc docblock-short">Field <code>SPI_MEM_WP</code> reader - Write protect signal output when SPI is idle. 1: output high, 0: output low.</div></li><li><div class="item-name"><a class="type" href="type.SPI_MEM_WP_W.html" title="type esp32h2::spi0::spi_mem_ctrl::SPI_MEM_WP_W">SPI_MEM_WP_W</a></div><div class="desc docblock-short">Field <code>SPI_MEM_WP</code> writer - Write protect signal output when SPI is idle. 1: output high, 0: output low.</div></li><li><div class="item-name"><a class="type" href="type.W.html" title="type esp32h2::spi0::spi_mem_ctrl::W">W</a></div><div class="desc docblock-short">Register <code>SPI_MEM_CTRL</code> writer</div></li></ul></section></div></main></body></html>