set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {rx_uart.vo rx_uart_v.sdo}}
	{{"Fast Model"} {rx_uart_fast.vo rx_uart_v_fast.sdo}}
}
