
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002798                       # Number of seconds simulated
sim_ticks                                  2798044500                       # Number of ticks simulated
final_tick                                 2798044500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50152                       # Simulator instruction rate (inst/s)
host_op_rate                                   106416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37475946                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212196                       # Number of bytes of host memory used
host_seconds                                    74.66                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30144                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                471                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1429                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             10773238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             21912446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32685685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        10773238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           10773238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            10773238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            21912446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32685685                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1270.396427                       # Cycle average of tags in use
system.l2.total_refs                            41042                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1380                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.740580                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           362.410905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             420.399586                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             487.585935                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088479                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.102637                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119040                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.310155                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                35563                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 2317                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   37880                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3597                       # number of Writeback hits
system.l2.Writeback_hits::total                  3597                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1446                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 35563                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3763                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39326                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                35563                       # number of overall hits
system.l2.overall_hits::cpu.data                 3763                       # number of overall hits
system.l2.overall_hits::total                   39326                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                472                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   985                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 472                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1430                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                472                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1430                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25210000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27628000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52838000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23465500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76303500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25210000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51093500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76303500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            36035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             2830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               38865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3597                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3597                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1891                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             36035                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40756                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            36035                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40756                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.013098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.181272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.025344                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.235325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235325                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.013098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.202923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035087                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.013098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.202923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035087                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53411.016949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53855.750487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53642.639594                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52731.460674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52731.460674                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53411.016949                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53333.507307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53359.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53411.016949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53333.507307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53359.090909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              985                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1430                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19474500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21440000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40914500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17961000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17961000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58875500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58875500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.013098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.181272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.025344                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235325                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.013098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.202923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.013098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.202923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035087                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41259.533898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41793.372320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41537.563452                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40361.797753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40361.797753                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41259.533898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41128.392484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41171.678322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41259.533898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41128.392484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41171.678322                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1355074                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1355074                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128295                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               703530                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  681557                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.876750                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          5596090                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1419034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5357152                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1355074                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             681557                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3286993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  681342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 255205                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    760140                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 44254                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5514331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.005764                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.877371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2323024     42.13%     42.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   321635      5.83%     47.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   281380      5.10%     53.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   177114      3.21%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2411178     43.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5514331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242147                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.957303                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1689631                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                189430                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3015021                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67265                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 552984                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10666644                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 552984                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1817128                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   34183                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19533                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2954192                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                136311                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10429946                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    64                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7102                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 67527                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            11922575                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25721097                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23665388                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2055709                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2644628                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1353                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1354                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    201154                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               959712                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              914560                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18239                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8998                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9930005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9235218                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            168582                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1959810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2820420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5514331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.674767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.474950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1969859     35.72%     35.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              652989     11.84%     47.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              716167     12.99%     60.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1551369     28.13%     88.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              623947     11.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5514331                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  337449     69.51%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     69.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147991     30.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            210574      2.28%      2.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7064828     76.50%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              230570      2.50%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               918537      9.95%     91.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              810709      8.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9235218                       # Type of FU issued
system.cpu.iq.rate                           1.650298                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      485440                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052564                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23257543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11225537                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8316210                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1381246                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             665707                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       611185                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8747325                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  762759                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31988                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       225634                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       156157                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 552984                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27174                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1118                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9931399                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2789                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                959712                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               914560                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    844                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40250                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       142288                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               182538                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9040310                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                871773                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            194908                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1646159                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1064823                       # Number of branches executed
system.cpu.iew.exec_stores                     774386                       # Number of stores executed
system.cpu.iew.exec_rate                     1.615469                       # Inst execution rate
system.cpu.iew.wb_sent                        8943617                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8927395                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6057369                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9162125                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.595292                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661131                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1986148                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            128310                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4961347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.601431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.616539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1981047     39.93%     39.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       816812     16.46%     56.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       467346      9.42%     65.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       590815     11.91%     77.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1105327     22.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4961347                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1105327                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13787425                       # The number of ROB reads
system.cpu.rob.rob_writes                    20415943                       # The number of ROB writes
system.cpu.timesIdled                           14502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.494491                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.494491                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.669124                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.669124                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17547310                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9983820                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    782308                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   220560                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3604984                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  35783                       # number of replacements
system.cpu.icache.tagsinuse                241.242731                       # Cycle average of tags in use
system.cpu.icache.total_refs                   722465                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  36033                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  20.050093                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     241.242731                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.942354                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.942354                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       722465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          722465                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        722465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           722465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       722465                       # number of overall hits
system.cpu.icache.overall_hits::total          722465                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        37675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37675                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        37675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        37675                       # number of overall misses
system.cpu.icache.overall_misses::total         37675                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    503718500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    503718500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    503718500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    503718500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    503718500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    503718500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       760140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       760140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       760140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       760140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       760140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       760140                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.049563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049563                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.049563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.049563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049563                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13370.099536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13370.099536                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13370.099536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13370.099536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13370.099536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13370.099536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        36035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36035                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        36035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        36035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36035                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    418226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    418226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    418226500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    418226500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.047406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.047406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.047406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047406                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11606.119051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11606.119051                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11606.119051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11606.119051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11606.119051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11606.119051                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4465                       # number of replacements
system.cpu.dcache.tagsinuse                254.889879                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1590876                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4721                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 336.978606                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               25170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.889879                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995664                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995664                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       833816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          833816                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       757060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         757060                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1590876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1590876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1590876                       # number of overall hits
system.cpu.dcache.overall_hits::total         1590876                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         7050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7050                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1894                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1894                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         8944                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8944                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8944                       # number of overall misses
system.cpu.dcache.overall_misses::total          8944                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    136608500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    136608500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43708500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43708500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    180317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    180317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    180317000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    180317000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       840866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       840866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1599820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1599820                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1599820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1599820                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008384                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008384                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002496                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005591                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19377.092199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19377.092199                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23077.349525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23077.349525                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20160.666369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20160.666369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20160.666369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20160.666369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3597                       # number of writebacks
system.cpu.dcache.writebacks::total              3597                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4220                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4223                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2830                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1891                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4721                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4721                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     53714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     93532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     93532000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93532000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002492                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18980.388693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18980.388693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21056.319408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21056.319408                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19811.904258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19811.904258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19811.904258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19811.904258                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
