INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/COUNTER_FOR_BAUD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COUNTER_FOR_BAUD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/farha/Uart_Book/Uart_Book.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
