// Seed: 359338205
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 == id_3 && id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11
);
  wand id_13 = 1'd0;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
