*  Generated for: PrimeSim
*  Design library name: DAC_design
*  Design cell name: switch_design_Sim
*  Design view name: schematic
.option search='/home/skandha/Tools_SNPS/Downloads_temp/SAED32nm_PDK_09302020/hspice'


.option PARHIER = LOCAL
.option RUNLVL = 3
.option PORT_VOLTAGE_SCALE_TO_2X = 1

.option WDF=1
.temp 25
.lib 'saed32nm.lib' TT

*Custom Compiler Version S-2021.09-SP2
*Sun Apr 17 07:52:33 2022

.global gnd!
********************************************************************************
* Library          : DAC_design
* Cell             : switch_design
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
.subckt switch_design d_in vdda vout vssa vrefh vrefl
xm7 vrefh net33 vout vssa n105_hvt w=0.1u l=0.03u nf=1 m=1
xm5 vout net24 vrefl vssa n105_hvt w=0.1u l=0.03u nf=1 m=1
xm2 net33 net24 vssa vssa n105_hvt w=0.1u l=0.03u nf=1 m=1
xm0 net24 d_in vssa vssa n105_hvt w=0.1u l=0.03u nf=1 m=1
xm6 vrefl net33 vout vdda p105_hvt w=0.1u l=0.03u nf=1 m=1
xm4 vout net24 vrefh vdda p105_hvt w=0.1u l=0.03u nf=1 m=1
xm3 net33 net24 vdda vdda p105_hvt w=0.1u l=0.03u nf=1 m=1
xm1 net24 d_in vdda vdda p105_hvt w=0.1u l=0.03u nf=1 m=1
.ends switch_design

********************************************************************************
* Library          : DAC_design
* Cell             : switch_design_Sim
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
xi0 d_in vdda vout gnd! vrefh vrefl switch_design
v3 vrefl gnd! dc=0
v2 vrefh gnd! dc=1
v1 vdda gnd! dc=1.8
v4 d_in gnd! dc=0 pulse ( 1.05 0 1n 1n 1n '10us' '20us' )
c5 vout gnd! c=1p










.tran 1us 40us start=0
.option opfile=1 split_dp=1
.option probe=1
.probe tran v(*) level=1
.probe tran v(d_in) v(vdda) v(vout) v(vrefh) v(vrefl)





.end
