#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 19 16:40:52 2018
# Process ID: 4688
# Current directory: C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log GenerationGenerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GenerationGenerator.tcl
# Log file: C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1/GenerationGenerator.vds
# Journal file: C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source GenerationGenerator.tcl -notrace
Command: synth_design -top GenerationGenerator -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 310.492 ; gain = 78.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GenerationGenerator' [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.v:64]
INFO: [Synth 8-638] synthesizing module 'GenerationGeneratbkb' [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:42]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:62]
INFO: [Synth 8-638] synthesizing module 'GenerationGeneratbkb_ram' [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element ram_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'GenerationGeneratbkb_ram' (1#1) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'GenerationGeneratbkb' (2#1) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGeneratbkb.v:42]
INFO: [Synth 8-638] synthesizing module 'GenerationGenerator_generateGeneration' [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:10]
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:289]
INFO: [Synth 8-256] done synthesizing module 'GenerationGenerator_generateGeneration' (3#1) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:10]
INFO: [Synth 8-638] synthesizing module 'GenerationGenerator_consumeRandom' [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:10]
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:95]
WARNING: [Synth 8-6014] Unused sequential element GenerationGenerator_randomNumbers_V_ce0_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:70]
WARNING: [Synth 8-6014] Unused sequential element GenerationGenerator_randomNumbers_V_we0_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:78]
INFO: [Synth 8-256] done synthesizing module 'GenerationGenerator_consumeRandom' (4#1) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:10]
INFO: [Synth 8-256] done synthesizing module 'GenerationGenerator' (5#1) [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.v:12]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port ce0
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port we0
WARNING: [Synth 8-3331] design GenerationGeneratbkb_ram has unconnected port clk
WARNING: [Synth 8-3331] design GenerationGeneratbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 350.570 ; gain = 118.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.570 ; gain = 118.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc]
Finished Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 654.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_272_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j1_reg_210_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:112]
WARNING: [Synth 8-6014] Unused sequential element j_reg_188_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:120]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_141_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GenerationGenerator 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module GenerationGenerator_generateGeneration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module GenerationGenerator_consumeRandom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element grp_GenerationGenerator_consumeRandom_fu_144/ap_CS_fsm_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_consumeRandom.v:54]
WARNING: [Synth 8-6014] Unused sequential element GenerationGenerator_randomNumberIndex_V_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.v:92]
INFO: [Synth 8-5546] ROM "grp_GenerationGenerator_generateGeneration_fu_114/exitcond1_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_GenerationGenerator_generateGeneration_fu_114/exitcond_fu_272_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:120]
WARNING: [Synth 8-6014] Unused sequential element grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg was removed.  [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator_generateGeneration.v:112]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[23]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[22]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[21]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[20]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[19]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[18]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[17]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[16]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[15]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[14]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[13]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[12]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[11]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[10]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[9]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[8]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[7]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[6]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[5]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[4]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[3]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[2]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[1]
WARNING: [Synth 8-3331] design GenerationGenerator has unconnected port random[0]
WARNING: [Synth 8-3332] Sequential element (grp_GenerationGenerator_generateGeneration_fu_114/ap_CS_fsm_reg[0]) is unused and will be removed from module GenerationGenerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     5|
|3     |LUT3 |    22|
|4     |LUT4 |    80|
|5     |LUT5 |    10|
|6     |LUT6 |    72|
|7     |FDRE |   412|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------------+---------------------------------------+------+
|      |Instance                                            |Module                                 |Cells |
+------+----------------------------------------------------+---------------------------------------+------+
|1     |top                                                 |                                       |   605|
|2     |  grp_GenerationGenerator_generateGeneration_fu_114 |GenerationGenerator_generateGeneration |   476|
+------+----------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 654.789 ; gain = 118.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 654.789 ; gain = 422.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 654.789 ; gain = 430.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1/GenerationGenerator.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 654.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 16:41:35 2018...
