#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 25 01:46:26 2022
# Process ID: 12520
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25904 C:\Users\yvvan\Documents\Research\Vivado_Verilog_Tutorial\lab2\lab2_3_1\lab2_3_1.xpr
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.xpr
file mkdir C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new
close [ open C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/full_adder.v w ]
add_files C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/full_adder.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/fulladder_dataflow_tb.v
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
launch_simulation
source full_adder_4bit.tcl
update_compile_order -fileset sim_1
refresh_design
refresh_design
launch_simulation
close_sim
launch_simulation
source fulladder_dataflow_tb.tcl
refresh_design
refresh_design
close_sim
launch_simulation
source fulladder_dataflow_tb.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
add_files -fileset constrs_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/Basys3_Master.xdc
save_wave_config {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/fulladder_dataflow_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/fulladder_dataflow_tb_behav.wcfg
set_property xsim.view C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/fulladder_dataflow_tb_behav.wcfg [get_filesets sim_1]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.runs/impl_1/full_adder_4bit.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1/lab2_3_1.runs/impl_1/full_adder_4bit.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
