<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="49" Path="C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/activeNoise/activeNoise.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="32557a3d6a594fa188b7e7bbca35f826"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirIES" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../../../../RedPitaya-FPGA-master/brd"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../tmp/cores"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="14"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/LF_LFSR_4bit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/LF_LFSR_4bit.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/LF_LFSR_1bit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/LF_LFSR_1bit.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/LF_LFSR_8bit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/LF_LFSR_8bit.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/addressSelector.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/addressSelector.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ROM_fValues.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/ROM_fValues.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ROM_gValues.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/ROM_gValues.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fixed_float_types_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/fixed_float_types_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fixed_pkg_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/fixed_pkg_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/boxMullerMultiplier.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/boxMullerMultiplier.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/boxMullerAdder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/boxMullerAdder.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gainWhite.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/gainWhite.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../4_frequency_counter/signal_split.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/outputCalibration.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/decimator.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/biquadFilter.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/system/system.bd"/>
          <Attr Name="ImportTime" Val="1708447567"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_decimator_0_0/system_decimator_0_0.xci">
          <Proxy FileSetName="system_decimator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_outputCalibration_A_0/system_outputCalibration_A_0.xci">
          <Proxy FileSetName="system_outputCalibration_A_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_biquadFilter_0_0/system_biquadFilter_0_0.xci">
          <Proxy FileSetName="system_biquadFilter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_outputCalibration_0_0/system_outputCalibration_0_0.xci">
          <Proxy FileSetName="system_outputCalibration_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_3_5/system_LF_LFSR_4bit_3_5.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_3_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_1bit_0_6/system_LF_LFSR_1bit_0_6.xci">
          <Proxy FileSetName="system_LF_LFSR_1bit_0_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_0_10/system_LF_LFSR_4bit_0_10.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_0_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_1_4/system_LF_LFSR_4bit_1_4.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_1_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_3_3/system_LF_LFSR_4bit_3_3.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_3_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_boxMullerMultiplier_0_4/system_boxMullerMultiplier_0_4.xci">
          <Proxy FileSetName="system_boxMullerMultiplier_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_ROM_fValues_0_4/system_ROM_fValues_0_4.xci">
          <Proxy FileSetName="system_ROM_fValues_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_3_4/system_LF_LFSR_4bit_3_4.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_3_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_1bit_0_5/system_LF_LFSR_1bit_0_5.xci">
          <Proxy FileSetName="system_LF_LFSR_1bit_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_0_9/system_LF_LFSR_4bit_0_9.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_0_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_2_4/system_LF_LFSR_4bit_2_4.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_2_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_8bit_0_5/system_LF_LFSR_8bit_0_5.xci">
          <Proxy FileSetName="system_LF_LFSR_8bit_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_1_3/system_LF_LFSR_4bit_1_3.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_1_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_addressSelector_0_1/system_addressSelector_0_1.xci">
          <Proxy FileSetName="system_addressSelector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_addressSelector_0_0/system_addressSelector_0_0.xci">
          <Proxy FileSetName="system_addressSelector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_2_3/system_LF_LFSR_4bit_2_3.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_2_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_0_8/system_LF_LFSR_4bit_0_8.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_0_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_1bit_0_4/system_LF_LFSR_1bit_0_4.xci">
          <Proxy FileSetName="system_LF_LFSR_1bit_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_8bit_0_4/system_LF_LFSR_8bit_0_4.xci">
          <Proxy FileSetName="system_LF_LFSR_8bit_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_ROM_gValues_0_4/system_ROM_gValues_0_4.xci">
          <Proxy FileSetName="system_ROM_gValues_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_boxMullerMultiplier_0_5/system_boxMullerMultiplier_0_5.xci">
          <Proxy FileSetName="system_boxMullerMultiplier_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_2_5/system_LF_LFSR_4bit_2_5.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_2_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0.xci">
          <Proxy FileSetName="system_axi_cfg_register_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_1_5/system_LF_LFSR_4bit_1_5.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_1_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_1_6/system_LF_LFSR_4bit_1_6.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_1_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_boxMullerMultiplier_2_0/system_boxMullerMultiplier_2_0.xci">
          <Proxy FileSetName="system_boxMullerMultiplier_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_boxMullerAdder_0_1/system_boxMullerAdder_0_1.xci">
          <Proxy FileSetName="system_boxMullerAdder_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_boxMullerMultiplier_1_0/system_boxMullerMultiplier_1_0.xci">
          <Proxy FileSetName="system_boxMullerMultiplier_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_0_2/system_util_reduced_logic_0_2.xci">
          <Proxy FileSetName="system_util_reduced_logic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_8bit_0_6/system_LF_LFSR_8bit_0_6.xci">
          <Proxy FileSetName="system_LF_LFSR_8bit_0_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_0_3/system_util_reduced_logic_0_3.xci">
          <Proxy FileSetName="system_util_reduced_logic_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_gainWhite_0_0/system_gainWhite_0_0.xci">
          <Proxy FileSetName="system_gainWhite_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_8bit_0_7/system_LF_LFSR_8bit_0_7.xci">
          <Proxy FileSetName="system_LF_LFSR_8bit_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_0_11/system_LF_LFSR_4bit_0_11.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_0_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_0_1/system_util_reduced_logic_0_1.xci">
          <Proxy FileSetName="system_util_reduced_logic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_addressSelector_0_2/system_addressSelector_0_2.xci">
          <Proxy FileSetName="system_addressSelector_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_addressSelector_0_3/system_addressSelector_0_3.xci">
          <Proxy FileSetName="system_addressSelector_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_1bit_0_7/system_LF_LFSR_1bit_0_7.xci">
          <Proxy FileSetName="system_LF_LFSR_1bit_0_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_3_6/system_LF_LFSR_4bit_3_6.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_3_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_util_reduced_logic_0_0/system_util_reduced_logic_0_0.xci">
          <Proxy FileSetName="system_util_reduced_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_LF_LFSR_4bit_2_6/system_LF_LFSR_4bit_2_6.xci">
          <Proxy FileSetName="system_LF_LFSR_4bit_2_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_signal_split_0_0_2/system_signal_split_0_0.xci">
          <Proxy FileSetName="system_signal_split_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../tmp/4_frequency_counter/4_frequency_counter.srcs/sources_1/bd/system/hdl/system_wrapper.v"/>
          <Attr Name="ImportTime" Val="1708447447"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/brownNoise.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/brownNoise.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gainBrown.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/gainBrown.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/summerBrown.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/summerBrown.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gainViolet.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/gainViolet.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/violetNoise.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/violetNoise.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/integral.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/integral.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/clkDivider.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/clkDivider.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/integrator.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/integrator.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/gain.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/gain.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../4_frequency_counter/signal_decoder.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../4_frequency_counter/pow2.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../4_frequency_counter/frequency_counter.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fixed_synth.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/fixed_synth.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/numeric_std_unsigned_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/numeric_std_unsigned_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/numeric_std_additions.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/numeric_std_additions.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/std_logic_1164_additions.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/std_logic_1164_additions.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/env_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/env_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/float_synth.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/float_synth.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/float_pkg_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/float_pkg_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/standard_additions_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/standard_additions_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/standard_textio_additions_c.vhdl">
        <FileInfo>
          <Attr Name="Library" Val="ieee_proposed"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/standard_textio_additions_c.vhdl"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/testModule.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/testModule.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/adderBrown.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/adderBrown.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/lowPass1stOrder.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/lowPass1stOrder.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="system_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../cfg/clocks.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../cfg/ports.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/AWGN_TB.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/AWGN_TB.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/integrator_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/integrator_TB.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/leapFowardLFSR64_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/leapFowardLFSR64_TB.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/rndGaussGen_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd"/>
          <Attr Name="ImportTime" Val="1714998694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../randomGaussianGenerator/integrator_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="AWGN_TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../randomGaussianGenerator/integrator_TB_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="system_axi_cfg_register_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_axi_cfg_register_0_0">
      <Config>
        <Option Name="TopModule" Val="system_axi_cfg_register_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_1bit_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_1bit_0_4">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_1bit_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_1bit_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_1bit_0_7">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_1bit_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_8bit_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_8bit_0_4">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_8bit_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_1bit_0_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_1bit_0_6">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_1bit_0_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_8bit_0_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_8bit_0_6">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_8bit_0_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_8bit_0_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_8bit_0_7">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_8bit_0_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_1bit_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_1bit_0_5">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_1bit_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_8bit_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_8bit_0_5">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_8bit_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_ROM_gValues_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_ROM_gValues_0_4">
      <Config>
        <Option Name="TopModule" Val="system_ROM_gValues_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_addressSelector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_addressSelector_0_0">
      <Config>
        <Option Name="TopModule" Val="system_addressSelector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_0_2">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_0_1">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_0_3">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_ROM_fValues_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_ROM_fValues_0_4">
      <Config>
        <Option Name="TopModule" Val="system_ROM_fValues_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_2_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_2_5">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_2_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_1_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_1_5">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_1_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_2_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_2_6">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_2_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_0_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_0_11">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_0_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_0_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_0_9">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_0_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_2_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_2_4">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_2_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_3_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_3_4">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_3_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_3_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_3_5">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_3_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_1_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_1_4">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_1_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_addressSelector_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_addressSelector_0_2">
      <Config>
        <Option Name="TopModule" Val="system_addressSelector_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_3_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_3_6">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_3_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_addressSelector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_addressSelector_0_1">
      <Config>
        <Option Name="TopModule" Val="system_addressSelector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_addressSelector_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_addressSelector_0_3">
      <Config>
        <Option Name="TopModule" Val="system_addressSelector_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_0_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_0_10">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_0_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_1_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_1_6">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_1_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_1_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_1_3">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_1_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_2_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_2_3">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_2_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_3_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_3_3">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_3_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_LF_LFSR_4bit_0_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_LF_LFSR_4bit_0_8">
      <Config>
        <Option Name="TopModule" Val="system_LF_LFSR_4bit_0_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_util_reduced_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_util_reduced_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="system_util_reduced_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_outputCalibration_A_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_outputCalibration_A_0">
      <Config>
        <Option Name="TopModule" Val="system_outputCalibration_A_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_outputCalibration_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_outputCalibration_0_0">
      <Config>
        <Option Name="TopModule" Val="system_outputCalibration_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_boxMullerMultiplier_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_boxMullerMultiplier_0_4">
      <Config>
        <Option Name="TopModule" Val="system_boxMullerMultiplier_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_boxMullerMultiplier_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_boxMullerMultiplier_0_5">
      <Config>
        <Option Name="TopModule" Val="system_boxMullerMultiplier_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_boxMullerMultiplier_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_boxMullerMultiplier_2_0">
      <Config>
        <Option Name="TopModule" Val="system_boxMullerMultiplier_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_boxMullerAdder_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_boxMullerAdder_0_1">
      <Config>
        <Option Name="TopModule" Val="system_boxMullerAdder_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_boxMullerMultiplier_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_boxMullerMultiplier_1_0">
      <Config>
        <Option Name="TopModule" Val="system_boxMullerMultiplier_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_signal_split_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_signal_split_0_0">
      <Config>
        <Option Name="TopModule" Val="system_signal_split_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_decimator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_decimator_0_0">
      <Config>
        <Option Name="TopModule" Val="system_decimator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_biquadFilter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_biquadFilter_0_0">
      <Config>
        <Option Name="TopModule" Val="system_biquadFilter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="system_gainWhite_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/system_gainWhite_0_0">
      <Config>
        <Option Name="TopModule" Val="system_gainWhite_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="Directive">7</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_cfg_register_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_axi_cfg_register_0_0" Part="xc7z010clg400-1" ConstrsSet="system_axi_cfg_register_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_axi_cfg_register_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_4_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_1bit_0_4" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_1bit_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_7_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_1bit_0_7" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_1bit_0_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_4_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_8bit_0_4" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_8bit_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_6_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_1bit_0_6" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_1bit_0_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_6_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_8bit_0_6" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_8bit_0_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_7_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_8bit_0_7" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_8bit_0_7_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_5_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_1bit_0_5" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_1bit_0_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_5_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_8bit_0_5" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_8bit_0_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_ROM_gValues_0_4_synth_1" Type="Ft3:Synth" SrcSet="system_ROM_gValues_0_4" Part="xc7z010clg400-1" ConstrsSet="system_ROM_gValues_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_ROM_gValues_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_addressSelector_0_0" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_addressSelector_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_2_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_0_2" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_util_reduced_logic_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_1_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_0_1" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_util_reduced_logic_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_3_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_0_3" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_util_reduced_logic_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_ROM_fValues_0_4_synth_1" Type="Ft3:Synth" SrcSet="system_ROM_fValues_0_4" Part="xc7z010clg400-1" ConstrsSet="system_ROM_fValues_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_ROM_fValues_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_5_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_2_5" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_2_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_5_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_1_5" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_1_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_6_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_2_6" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_2_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_11_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_0_11" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_0_11_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_9_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_0_9" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_0_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_4_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_2_4" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_2_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_4_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_3_4" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_3_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_5_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_3_5" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_3_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_4_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_1_4" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_1_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_2_synth_1" Type="Ft3:Synth" SrcSet="system_addressSelector_0_2" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_addressSelector_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_6_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_3_6" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_3_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_1_synth_1" Type="Ft3:Synth" SrcSet="system_addressSelector_0_1" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_addressSelector_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_3_synth_1" Type="Ft3:Synth" SrcSet="system_addressSelector_0_3" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_addressSelector_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_10_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_0_10" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_0_10_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_6_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_1_6" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_1_6_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_3_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_1_3" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_1_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_3_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_2_3" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_2_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_3_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_3_3" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_3_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_8_synth_1" Type="Ft3:Synth" SrcSet="system_LF_LFSR_4bit_0_8" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_LF_LFSR_4bit_0_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_util_reduced_logic_0_0" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_util_reduced_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_outputCalibration_A_0_synth_1" Type="Ft3:Synth" SrcSet="system_outputCalibration_A_0" Part="xc7z010clg400-1" ConstrsSet="system_outputCalibration_A_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_outputCalibration_A_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_outputCalibration_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_outputCalibration_0_0" Part="xc7z010clg400-1" ConstrsSet="system_outputCalibration_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_outputCalibration_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_0_4_synth_1" Type="Ft3:Synth" SrcSet="system_boxMullerMultiplier_0_4" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_boxMullerMultiplier_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_0_5_synth_1" Type="Ft3:Synth" SrcSet="system_boxMullerMultiplier_0_5" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_boxMullerMultiplier_0_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_2_0_synth_1" Type="Ft3:Synth" SrcSet="system_boxMullerMultiplier_2_0" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_boxMullerMultiplier_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerAdder_0_1_synth_1" Type="Ft3:Synth" SrcSet="system_boxMullerAdder_0_1" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerAdder_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_boxMullerAdder_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_1_0_synth_1" Type="Ft3:Synth" SrcSet="system_boxMullerMultiplier_1_0" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_boxMullerMultiplier_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_signal_split_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_signal_split_0_0" Part="xc7z010clg400-1" ConstrsSet="system_signal_split_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_signal_split_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_decimator_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_decimator_0_0" Part="xc7z010clg400-1" ConstrsSet="system_decimator_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_decimator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_biquadFilter_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_biquadFilter_0_0" Part="xc7z010clg400-1" ConstrsSet="system_biquadFilter_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_biquadFilter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gainWhite_0_0_synth_1" Type="Ft3:Synth" SrcSet="system_gainWhite_0_0" Part="xc7z010clg400-1" ConstrsSet="system_gainWhite_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/system_gainWhite_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="To compensate for optimistic delay estimation, add extra delay cost to long distance and high fanout connections. (high setting, most pessimistic)" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_NetDelay_high" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_axi_cfg_register_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_axi_cfg_register_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_axi_cfg_register_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_1bit_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_7_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_1bit_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_8bit_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_1bit_0_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_8bit_0_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_7_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_8bit_0_7_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_1bit_0_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_1bit_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_1bit_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_8bit_0_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_8bit_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_8bit_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_ROM_gValues_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_ROM_gValues_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_ROM_gValues_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_addressSelector_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_ROM_fValues_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_ROM_fValues_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_ROM_fValues_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_2_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_1_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_2_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_11_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_0_11_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_9_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_0_9_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_2_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_3_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_3_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_1_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_addressSelector_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_3_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_addressSelector_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_addressSelector_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_addressSelector_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_addressSelector_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_10_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_0_10_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_6_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_1_6_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_1_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_1_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_1_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_2_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_2_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_2_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_3_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_3_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_3_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_LF_LFSR_4bit_0_8_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_LF_LFSR_4bit_0_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_LF_LFSR_4bit_0_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_util_reduced_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_util_reduced_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_util_reduced_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_outputCalibration_A_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_outputCalibration_A_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_outputCalibration_A_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_outputCalibration_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_outputCalibration_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_outputCalibration_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_boxMullerMultiplier_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_0_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_boxMullerMultiplier_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_boxMullerMultiplier_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerAdder_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerAdder_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_boxMullerAdder_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_boxMullerMultiplier_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_boxMullerMultiplier_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_boxMullerMultiplier_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_signal_split_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_signal_split_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_signal_split_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_decimator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_decimator_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_decimator_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_biquadFilter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_biquadFilter_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_biquadFilter_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="system_gainWhite_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="system_gainWhite_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="system_gainWhite_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
