0.6
2017.4
Dec 15 2017
21:07:18
D:/Digital_Design_Lab/without_output/without_output.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sim_1/new/top_tb.v,1685084494,verilog,,,,top_tb,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v,1685083665,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v,,CPU_TOP,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Ifetc32.v,1685082490,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/LED.v,,Ifetc32,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/LED.v,1685082312,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v,,LED,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Light.v,1685082410,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/MemOrIO.v,,Light,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/MemOrIO.v,1685082285,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Switch.v,,MemOrIO,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/Switch.v,1685082348,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/control32.v,,Switch,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/control32.v,1685082187,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/decode32.v,,control32,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/decode32.v,1685082524,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/dmemory32.v,,decode32,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/dmemory32.v,1685082215,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v,,dmemory32,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/executs32.v,1685082229,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/programrom.v,,executs32,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/programrom.v,1685082253,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sim_1/new/top_tb.v,,programrom,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/RAM/sim/RAM.v,1685081463,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,,RAM,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/cpuclk/cpuclk.v,1685083194,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/prgrom/sim/prgrom.v,,cpuclk,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1685083194,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/prgrom/sim/prgrom.v,1685085089,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/RAM/sim/RAM.v,,prgrom,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,1685081709,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/new/ButtonVibration.v,,uart_bmpg_0,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,1685081709,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/upg.v,,uart_bmpg,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/upg.v,1685081709,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,,upg,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/new/ButtonVibration.v,1685081957,verilog,,D:/Digital_Design_Lab/without_output/without_output.srcs/sources_1/imports/new/CPU_TOP.v,,ButtonVibration,,,../../../../without_output.srcs/sources_1/ip/cpuclk,,,,,
