# ğŸ’« About Me:
ğŸ”­ Electronics & Communication Engineering graduate specializing in VLSI Design and Verification, with a strong interest in RTL Design and UVM-based functional verification.<br><br>ğŸ—ï¸ Currently undergoing professional VLSI training at VLSI 1st, Bengaluru, gaining hands-on experience in Verilog, SystemVerilog, UVM, digital design methodologies, and simulation-based verification.<br><br>ğŸ“ B.E. in Electronics & Communication Engineering (2021â€“2025)<br>CGPA: 9.04<br><br>ğŸš€ Actively building and sharing projects related to RTL development, functional verification, and digital IP design.<br><br>ğŸ”§ Iâ€™m currently working on:<br><br>RTL design projects using Verilog/SystemVerilog<br><br>UVM-based verification environments for standard digital blocks<br><br>ğŸ‘¯ Iâ€™m looking to collaborate on:<br><br>RTL design and verification projects<br><br>Open-source VLSI learning or verification frameworks<br><br>ğŸ¤ Iâ€™m looking for help with:<br><br>Advanced UVM concepts and best practices<br><br>Industry-level verification architectures<br><br>ğŸŒ± Iâ€™m currently learning:<br><br>UVM (phasing, sequences, scoreboards, coverage)<br><br>Verification methodologies and debugging techniques<br><br>ğŸ’¬ Ask me about:<br><br>Digital electronics<br><br>Verilog & SystemVerilog<br><br>RTL design fundamentals<br><br>VLSI verification basics<br><br>âš¡ Fun fact:<br>I prefer fixing the root cause in RTL rather than masking bugs in the testbench.


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/shashank2004) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ksshashank333@gmail.com) 
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=shashankvlsi&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=shashankvlsi&theme=vue-dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=shashankvlsi&theme=vue-dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=shashankvlsi&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=shashankvlsi&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
