   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_fir_fast_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_fir_fast_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_fir_fast_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_fir_fast_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Title:        arm_fir_fast_q15.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Description:  Q15 Fast FIR filter processing function
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @addtogroup FIR
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @param[in] *S points to an instance of the Q15 FIR filter structure.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @param[in] *pSrc points to the block of input data.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @param[out] *pDst points to the block of output data.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @param[in] blockSize number of samples to process per call.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * @return none.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * <b>Scaling and Overflow Behavior:</b>
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * \par
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * This fast version uses a 32-bit accumulator with 2.30 format.
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * The accumulator maintains full precision of the intermediate multiplication results but provides
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Thus, if the accumulator result overflows it wraps around and distorts the result.
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * In order to avoid overflows completely the input signal must be scaled down by log2(numTaps) bit
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * The 2.30 accumulator is then truncated to 2.15 format and saturated to yield the 1.15 result.
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  *
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * \par
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Refer to the function <code>arm_fir_q15()</code> for a slower implementation of this function wh
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  * Use the function <code>arm_fir_init_q15()</code> to initialize the filter structure.
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****  */
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** void arm_fir_fast_q15(
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   const arm_fir_instance_q15 * S,
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t * pSrc,
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t * pDst,
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   uint32_t blockSize)
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** {
  28              	 .loc 1 65 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 90B4     	 push {r4,r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 8
  36              	 .cfi_offset 4,-8
  37              	 .cfi_offset 7,-4
  38 0002 CEB0     	 sub sp,sp,#312
  39              	.LCFI1:
  40              	 .cfi_def_cfa_offset 320
  41 0004 00AF     	 add r7,sp,#0
  42              	.LCFI2:
  43              	 .cfi_def_cfa_register 7
  44 0006 07F10C04 	 add r4,r7,#12
  45 000a 2060     	 str r0,[r4]
  46 000c 07F10800 	 add r0,r7,#8
  47 0010 0160     	 str r1,[r0]
  48 0012 391D     	 adds r1,r7,#4
  49 0014 0A60     	 str r2,[r1]
  50 0016 3A46     	 mov r2,r7
  51 0018 1360     	 str r3,[r2]
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t *pState = S->pState;                     /* State pointer */
  52              	 .loc 1 66 0
  53 001a 07F10C03 	 add r3,r7,#12
  54 001e 1B68     	 ldr r3,[r3]
  55 0020 5B68     	 ldr r3,[r3,#4]
  56 0022 C7F83431 	 str r3,[r7,#308]
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  57              	 .loc 1 67 0
  58 0026 07F10C03 	 add r3,r7,#12
  59 002a 1B68     	 ldr r3,[r3]
  60 002c 9B68     	 ldr r3,[r3,#8]
  61 002e C7F80C31 	 str r3,[r7,#268]
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t *pStateCurnt;                            /* Points to the current sample of the state */
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q31_t acc0, acc1, acc2, acc3;                  /* Accumulators */
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t *pb;                                     /* Temporary pointer for coefficient buffer */
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q15_t *px;                                     /* Temporary q31 pointer for SIMD state buffer acc
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   q31_t x0, x1, x2, c0;                          /* Temporary variables to hold SIMD state and coef
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   uint32_t numTaps = S->numTaps;                 /* Number of taps in the filter */
  62              	 .loc 1 73 0
  63 0032 07F10C03 	 add r3,r7,#12
  64 0036 1B68     	 ldr r3,[r3]
  65 0038 1B88     	 ldrh r3,[r3]
  66 003a C7F80831 	 str r3,[r7,#264]
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   uint32_t tapCnt, blkCnt;                       /* Loop counters */
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* pStateCurnt points to the location where the new input data should be written */
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   pStateCurnt = &(S->pState[(numTaps - 1u)]);
  67              	 .loc 1 79 0
  68 003e 07F10C03 	 add r3,r7,#12
  69 0042 1B68     	 ldr r3,[r3]
  70 0044 5A68     	 ldr r2,[r3,#4]
  71 0046 D7F80831 	 ldr r3,[r7,#264]
  72 004a 03F10043 	 add r3,r3,#-2147483648
  73 004e 013B     	 subs r3,r3,#1
  74 0050 5B00     	 lsls r3,r3,#1
  75 0052 1344     	 add r3,r3,r2
  76 0054 C7F83031 	 str r3,[r7,#304]
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* Apply loop unrolling and compute 4 output values simultaneously.
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    * The variables acc0 ... acc3 hold output values that are being computed:
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    *
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    *    acc0 =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    *    acc1 =  b[numTaps-1] * x[n-numTaps] +   b[numTaps-2] * x[n-numTaps-1] + b[numTaps-3] * x[n-
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    *    acc2 =  b[numTaps-1] * x[n-numTaps+1] + b[numTaps-2] * x[n-numTaps] +   b[numTaps-3] * x[n-
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    *    acc3 =  b[numTaps-1] * x[n-numTaps+2] + b[numTaps-2] * x[n-numTaps+1] + b[numTaps-3] * x[n-
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    */
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   blkCnt = blockSize >> 2;
  77              	 .loc 1 90 0
  78 0058 3B46     	 mov r3,r7
  79 005a 1B68     	 ldr r3,[r3]
  80 005c 9B08     	 lsrs r3,r3,#2
  81 005e C7F81031 	 str r3,[r7,#272]
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   while (blkCnt > 0u)
  82              	 .loc 1 94 0
  83 0062 4EE2     	 b .L2
  84              	.L18:
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Copy four new input samples into the state buffer.
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****      ** Use 32-bit SIMD to move the 16-bit data.  Only requires two copies. */
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pSrc++;
  85              	 .loc 1 98 0
  86 0064 D7F83031 	 ldr r3,[r7,#304]
  87 0068 9A1C     	 adds r2,r3,#2
  88 006a C7F83021 	 str r2,[r7,#304]
  89 006e 07F10802 	 add r2,r7,#8
  90 0072 1268     	 ldr r2,[r2]
  91 0074 07F10801 	 add r1,r7,#8
  92 0078 901C     	 adds r0,r2,#2
  93 007a 0860     	 str r0,[r1]
  94 007c 1288     	 ldrh r2,[r2]
  95 007e 1A80     	 strh r2,[r3]
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pSrc++;
  96              	 .loc 1 99 0
  97 0080 D7F83031 	 ldr r3,[r7,#304]
  98 0084 9A1C     	 adds r2,r3,#2
  99 0086 C7F83021 	 str r2,[r7,#304]
 100 008a 07F10802 	 add r2,r7,#8
 101 008e 1268     	 ldr r2,[r2]
 102 0090 07F10801 	 add r1,r7,#8
 103 0094 901C     	 adds r0,r2,#2
 104 0096 0860     	 str r0,[r1]
 105 0098 1288     	 ldrh r2,[r2]
 106 009a 1A80     	 strh r2,[r3]
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pSrc++;
 107              	 .loc 1 100 0
 108 009c D7F83031 	 ldr r3,[r7,#304]
 109 00a0 9A1C     	 adds r2,r3,#2
 110 00a2 C7F83021 	 str r2,[r7,#304]
 111 00a6 07F10802 	 add r2,r7,#8
 112 00aa 1268     	 ldr r2,[r2]
 113 00ac 07F10801 	 add r1,r7,#8
 114 00b0 901C     	 adds r0,r2,#2
 115 00b2 0860     	 str r0,[r1]
 116 00b4 1288     	 ldrh r2,[r2]
 117 00b6 1A80     	 strh r2,[r3]
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pSrc++;
 118              	 .loc 1 101 0
 119 00b8 D7F83031 	 ldr r3,[r7,#304]
 120 00bc 9A1C     	 adds r2,r3,#2
 121 00be C7F83021 	 str r2,[r7,#304]
 122 00c2 07F10802 	 add r2,r7,#8
 123 00c6 1268     	 ldr r2,[r2]
 124 00c8 07F10801 	 add r1,r7,#8
 125 00cc 901C     	 adds r0,r2,#2
 126 00ce 0860     	 str r0,[r1]
 127 00d0 1288     	 ldrh r2,[r2]
 128 00d2 1A80     	 strh r2,[r3]
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Set all accumulators to zero */
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     acc0 = 0;
 129              	 .loc 1 105 0
 130 00d4 0023     	 movs r3,#0
 131 00d6 C7F82C31 	 str r3,[r7,#300]
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     acc1 = 0;
 132              	 .loc 1 106 0
 133 00da 0023     	 movs r3,#0
 134 00dc C7F82831 	 str r3,[r7,#296]
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     acc2 = 0;
 135              	 .loc 1 107 0
 136 00e0 0023     	 movs r3,#0
 137 00e2 C7F82431 	 str r3,[r7,#292]
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     acc3 = 0;
 138              	 .loc 1 108 0
 139 00e6 0023     	 movs r3,#0
 140 00e8 C7F82031 	 str r3,[r7,#288]
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Typecast q15_t pointer to q31_t pointer for state reading in q31_t */
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     px = pState;
 141              	 .loc 1 111 0
 142 00ec 07F11003 	 add r3,r7,#16
 143 00f0 D7F83421 	 ldr r2,[r7,#308]
 144 00f4 1A60     	 str r2,[r3]
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Typecast q15_t pointer to q31_t pointer for coefficient reading in q31_t */
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     pb = pCoeffs;
 145              	 .loc 1 114 0
 146 00f6 07F11403 	 add r3,r7,#20
 147 00fa D7F80C21 	 ldr r2,[r7,#268]
 148 00fe 1A60     	 str r2,[r3]
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Read the first two samples from the state buffer:  x[n-N], x[n-N-1] */
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     x0 = *__SIMD32(px)++;
 149              	 .loc 1 117 0
 150 0100 07F11002 	 add r2,r7,#16
 151 0104 1368     	 ldr r3,[r2]
 152 0106 191D     	 adds r1,r3,#4
 153 0108 1160     	 str r1,[r2]
 154 010a 1B68     	 ldr r3,[r3]
 155 010c C7F81C31 	 str r3,[r7,#284]
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Read the third and forth samples from the state buffer: x[n-N-2], x[n-N-3] */
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     x2 = *__SIMD32(px)++;
 156              	 .loc 1 120 0
 157 0110 07F11002 	 add r2,r7,#16
 158 0114 1368     	 ldr r3,[r2]
 159 0116 191D     	 adds r1,r3,#4
 160 0118 1160     	 str r1,[r2]
 161 011a 1B68     	 ldr r3,[r3]
 162 011c C7F81831 	 str r3,[r7,#280]
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Loop over the number of taps.  Unroll by a factor of 4.
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****      ** Repeat until we've computed numTaps-(numTaps%4) coefficients. */
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     tapCnt = numTaps >> 2;
 163              	 .loc 1 124 0
 164 0120 D7F80831 	 ldr r3,[r7,#264]
 165 0124 9B08     	 lsrs r3,r3,#2
 166 0126 C7F81431 	 str r3,[r7,#276]
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     while (tapCnt > 0)
 167              	 .loc 1 126 0
 168 012a 02E1     	 b .L3
 169              	.L12:
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     {
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read the first two coefficients using SIMD:  b[N] and b[N-1] coefficients */
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       c0 = *__SIMD32(pb)++;
 170              	 .loc 1 129 0
 171 012c 07F11402 	 add r2,r7,#20
 172 0130 1368     	 ldr r3,[r2]
 173 0132 191D     	 adds r1,r3,#4
 174 0134 1160     	 str r1,[r2]
 175 0136 1B68     	 ldr r3,[r3]
 176 0138 C7F80431 	 str r3,[r7,#260]
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc0 +=  b[N] * x[n-N] + b[N-1] * x[n-N-1] */
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc0 = __SMLAD(x0, c0, acc0);
 177              	 .loc 1 132 0
 178 013c D7F81C11 	 ldr r1,[r7,#284]
 179 0140 D7F80421 	 ldr r2,[r7,#260]
 180 0144 D7F82C31 	 ldr r3,[r7,#300]
 181 0148 C7F8D410 	 str r1,[r7,#212]
 182 014c C7F8D020 	 str r2,[r7,#208]
 183 0150 C7F8CC30 	 str r3,[r7,#204]
 184              	.LBB31:
 185              	.LBB32:
 186              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 187              	 .loc 2 1724 0
 188 0154 D7F8D430 	 ldr r3,[r7,#212]
 189 0158 D7F8D020 	 ldr r2,[r7,#208]
 190 015c D7F8CC10 	 ldr r1,[r7,#204]
 191              	
 192 0160 23FB0213 	 smlad r3,r3,r2,r1
 193              	
 194              	 .thumb
 195 0164 C7F8C830 	 str r3,[r7,#200]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 196              	 .loc 2 1725 0
 197 0168 D7F8C830 	 ldr r3,[r7,#200]
 198              	.LBE32:
 199              	.LBE31:
 200              	 .loc 1 132 0
 201 016c C7F82C31 	 str r3,[r7,#300]
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc2 +=  b[N] * x[n-N-2] + b[N-1] * x[n-N-3] */
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc2 = __SMLAD(x2, c0, acc2);
 202              	 .loc 1 135 0
 203 0170 D7F81811 	 ldr r1,[r7,#280]
 204 0174 D7F80421 	 ldr r2,[r7,#260]
 205 0178 D7F82431 	 ldr r3,[r7,#292]
 206 017c C7F8C410 	 str r1,[r7,#196]
 207 0180 C7F8C020 	 str r2,[r7,#192]
 208 0184 C7F8BC30 	 str r3,[r7,#188]
 209              	.LBB33:
 210              	.LBB34:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 211              	 .loc 2 1724 0
 212 0188 D7F8C430 	 ldr r3,[r7,#196]
 213 018c D7F8C020 	 ldr r2,[r7,#192]
 214 0190 D7F8BC10 	 ldr r1,[r7,#188]
 215              	
 216 0194 23FB0213 	 smlad r3,r3,r2,r1
 217              	
 218              	 .thumb
 219 0198 C7F8B830 	 str r3,[r7,#184]
 220              	 .loc 2 1725 0
 221 019c D7F8B830 	 ldr r3,[r7,#184]
 222              	.LBE34:
 223              	.LBE33:
 224              	 .loc 1 135 0
 225 01a0 C7F82431 	 str r3,[r7,#292]
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* pack  x[n-N-1] and x[n-N-2] */
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x2, x0, 0);
 226              	 .loc 1 139 0
 227 01a4 D7F81831 	 ldr r3,[r7,#280]
 228 01a8 9AB2     	 uxth r2,r3
 229 01aa D7F81C31 	 ldr r3,[r7,#284]
 230 01ae 1B0C     	 lsrs r3,r3,#16
 231 01b0 1B04     	 lsls r3,r3,#16
 232 01b2 1343     	 orrs r3,r3,r2
 233 01b4 C7F80031 	 str r3,[r7,#256]
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x0, x2, 0);
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read state x[n-N-4], x[n-N-5] */
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x0 = _SIMD32_OFFSET(px);
 234              	 .loc 1 145 0
 235 01b8 07F11003 	 add r3,r7,#16
 236 01bc 1B68     	 ldr r3,[r3]
 237 01be 1B68     	 ldr r3,[r3]
 238 01c0 C7F81C31 	 str r3,[r7,#284]
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc1 +=  b[N] * x[n-N-1] + b[N-1] * x[n-N-2] */
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc1 = __SMLADX(x1, c0, acc1);
 239              	 .loc 1 148 0
 240 01c4 D7F80011 	 ldr r1,[r7,#256]
 241 01c8 D7F80421 	 ldr r2,[r7,#260]
 242 01cc D7F82831 	 ldr r3,[r7,#296]
 243 01d0 C7F8B410 	 str r1,[r7,#180]
 244 01d4 C7F8B020 	 str r2,[r7,#176]
 245 01d8 C7F8AC30 	 str r3,[r7,#172]
 246              	.LBB35:
 247              	.LBB36:
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 248              	 .loc 2 1732 0
 249 01dc D7F8B430 	 ldr r3,[r7,#180]
 250 01e0 D7F8B020 	 ldr r2,[r7,#176]
 251 01e4 D7F8AC10 	 ldr r1,[r7,#172]
 252              	
 253 01e8 23FB1213 	 smladx r3,r3,r2,r1
 254              	
 255              	 .thumb
 256 01ec C7F8A830 	 str r3,[r7,#168]
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 257              	 .loc 2 1733 0
 258 01f0 D7F8A830 	 ldr r3,[r7,#168]
 259              	.LBE36:
 260              	.LBE35:
 261              	 .loc 1 148 0
 262 01f4 C7F82831 	 str r3,[r7,#296]
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* pack  x[n-N-3] and x[n-N-4] */
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x0, x2, 0);
 263              	 .loc 1 152 0
 264 01f8 D7F81C31 	 ldr r3,[r7,#284]
 265 01fc 9AB2     	 uxth r2,r3
 266 01fe D7F81831 	 ldr r3,[r7,#280]
 267 0202 1B0C     	 lsrs r3,r3,#16
 268 0204 1B04     	 lsls r3,r3,#16
 269 0206 1343     	 orrs r3,r3,r2
 270 0208 C7F80031 	 str r3,[r7,#256]
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x2, x0, 0);
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc3 +=  b[N] * x[n-N-3] + b[N-1] * x[n-N-4] */
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc3 = __SMLADX(x1, c0, acc3);
 271              	 .loc 1 158 0
 272 020c D7F80011 	 ldr r1,[r7,#256]
 273 0210 D7F80421 	 ldr r2,[r7,#260]
 274 0214 D7F82031 	 ldr r3,[r7,#288]
 275 0218 C7F8A410 	 str r1,[r7,#164]
 276 021c C7F8A020 	 str r2,[r7,#160]
 277 0220 C7F89C30 	 str r3,[r7,#156]
 278              	.LBB37:
 279              	.LBB38:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 280              	 .loc 2 1732 0
 281 0224 D7F8A430 	 ldr r3,[r7,#164]
 282 0228 D7F8A020 	 ldr r2,[r7,#160]
 283 022c D7F89C10 	 ldr r1,[r7,#156]
 284              	
 285 0230 23FB1213 	 smladx r3,r3,r2,r1
 286              	
 287              	 .thumb
 288 0234 C7F89830 	 str r3,[r7,#152]
 289              	 .loc 2 1733 0
 290 0238 D7F89830 	 ldr r3,[r7,#152]
 291              	.LBE38:
 292              	.LBE37:
 293              	 .loc 1 158 0
 294 023c C7F82031 	 str r3,[r7,#288]
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read coefficients b[N-2], b[N-3] */
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       c0 = *__SIMD32(pb)++;
 295              	 .loc 1 161 0
 296 0240 07F11402 	 add r2,r7,#20
 297 0244 1368     	 ldr r3,[r2]
 298 0246 191D     	 adds r1,r3,#4
 299 0248 1160     	 str r1,[r2]
 300 024a 1B68     	 ldr r3,[r3]
 301 024c C7F80431 	 str r3,[r7,#260]
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc0 +=  b[N-2] * x[n-N-2] + b[N-3] * x[n-N-3] */
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc0 = __SMLAD(x2, c0, acc0);
 302              	 .loc 1 164 0
 303 0250 D7F81811 	 ldr r1,[r7,#280]
 304 0254 D7F80421 	 ldr r2,[r7,#260]
 305 0258 D7F82C31 	 ldr r3,[r7,#300]
 306 025c C7F89410 	 str r1,[r7,#148]
 307 0260 C7F89020 	 str r2,[r7,#144]
 308 0264 C7F88C30 	 str r3,[r7,#140]
 309              	.LBB39:
 310              	.LBB40:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 311              	 .loc 2 1724 0
 312 0268 D7F89430 	 ldr r3,[r7,#148]
 313 026c D7F89020 	 ldr r2,[r7,#144]
 314 0270 D7F88C10 	 ldr r1,[r7,#140]
 315              	
 316 0274 23FB0213 	 smlad r3,r3,r2,r1
 317              	
 318              	 .thumb
 319 0278 C7F88830 	 str r3,[r7,#136]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 320              	 .loc 2 1725 0
 321 027c D7F88830 	 ldr r3,[r7,#136]
 322              	.LBE40:
 323              	.LBE39:
 324              	 .loc 1 164 0
 325 0280 C7F82C31 	 str r3,[r7,#300]
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read state x[n-N-6], x[n-N-7] with offset */
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x2 = _SIMD32_OFFSET(px + 2u);
 326              	 .loc 1 167 0
 327 0284 07F11003 	 add r3,r7,#16
 328 0288 1B68     	 ldr r3,[r3]
 329 028a 5B68     	 ldr r3,[r3,#4]
 330 028c C7F81831 	 str r3,[r7,#280]
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc2 +=  b[N-2] * x[n-N-4] + b[N-3] * x[n-N-5] */
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc2 = __SMLAD(x0, c0, acc2);
 331              	 .loc 1 170 0
 332 0290 D7F81C11 	 ldr r1,[r7,#284]
 333 0294 D7F80421 	 ldr r2,[r7,#260]
 334 0298 D7F82431 	 ldr r3,[r7,#292]
 335 029c C7F88410 	 str r1,[r7,#132]
 336 02a0 C7F88020 	 str r2,[r7,#128]
 337 02a4 FB67     	 str r3,[r7,#124]
 338              	.LBB41:
 339              	.LBB42:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 340              	 .loc 2 1724 0
 341 02a6 D7F88430 	 ldr r3,[r7,#132]
 342 02aa D7F88020 	 ldr r2,[r7,#128]
 343 02ae F96F     	 ldr r1,[r7,#124]
 344              	
 345 02b0 23FB0213 	 smlad r3,r3,r2,r1
 346              	
 347              	 .thumb
 348 02b4 BB67     	 str r3,[r7,#120]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 349              	 .loc 2 1725 0
 350 02b6 BB6F     	 ldr r3,[r7,#120]
 351              	.LBE42:
 352              	.LBE41:
 353              	 .loc 1 170 0
 354 02b8 C7F82431 	 str r3,[r7,#292]
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc1 +=  b[N-2] * x[n-N-3] + b[N-3] * x[n-N-4] */
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc1 = __SMLADX(x1, c0, acc1);
 355              	 .loc 1 173 0
 356 02bc D7F80011 	 ldr r1,[r7,#256]
 357 02c0 D7F80421 	 ldr r2,[r7,#260]
 358 02c4 D7F82831 	 ldr r3,[r7,#296]
 359 02c8 7967     	 str r1,[r7,#116]
 360 02ca 3A67     	 str r2,[r7,#112]
 361 02cc FB66     	 str r3,[r7,#108]
 362              	.LBB43:
 363              	.LBB44:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 364              	 .loc 2 1732 0
 365 02ce 7B6F     	 ldr r3,[r7,#116]
 366 02d0 3A6F     	 ldr r2,[r7,#112]
 367 02d2 F96E     	 ldr r1,[r7,#108]
 368              	
 369 02d4 23FB1213 	 smladx r3,r3,r2,r1
 370              	
 371              	 .thumb
 372 02d8 BB66     	 str r3,[r7,#104]
 373              	 .loc 2 1733 0
 374 02da BB6E     	 ldr r3,[r7,#104]
 375              	.LBE44:
 376              	.LBE43:
 377              	 .loc 1 173 0
 378 02dc C7F82831 	 str r3,[r7,#296]
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* pack  x[n-N-5] and x[n-N-6] */
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x2, x0, 0);
 379              	 .loc 1 177 0
 380 02e0 D7F81831 	 ldr r3,[r7,#280]
 381 02e4 9AB2     	 uxth r2,r3
 382 02e6 D7F81C31 	 ldr r3,[r7,#284]
 383 02ea 1B0C     	 lsrs r3,r3,#16
 384 02ec 1B04     	 lsls r3,r3,#16
 385 02ee 1343     	 orrs r3,r3,r2
 386 02f0 C7F80031 	 str r3,[r7,#256]
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x0, x2, 0);
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* acc3 +=  b[N-2] * x[n-N-5] + b[N-3] * x[n-N-6] */
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc3 = __SMLADX(x1, c0, acc3);
 387              	 .loc 1 183 0
 388 02f4 D7F80011 	 ldr r1,[r7,#256]
 389 02f8 D7F80421 	 ldr r2,[r7,#260]
 390 02fc D7F82031 	 ldr r3,[r7,#288]
 391 0300 7966     	 str r1,[r7,#100]
 392 0302 3A66     	 str r2,[r7,#96]
 393 0304 FB65     	 str r3,[r7,#92]
 394              	.LBB45:
 395              	.LBB46:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 396              	 .loc 2 1732 0
 397 0306 7B6E     	 ldr r3,[r7,#100]
 398 0308 3A6E     	 ldr r2,[r7,#96]
 399 030a F96D     	 ldr r1,[r7,#92]
 400              	
 401 030c 23FB1213 	 smladx r3,r3,r2,r1
 402              	
 403              	 .thumb
 404 0310 BB65     	 str r3,[r7,#88]
 405              	 .loc 2 1733 0
 406 0312 BB6D     	 ldr r3,[r7,#88]
 407              	.LBE46:
 408              	.LBE45:
 409              	 .loc 1 183 0
 410 0314 C7F82031 	 str r3,[r7,#288]
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Update state pointer for next state reading */
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       px += 4u;
 411              	 .loc 1 186 0
 412 0318 07F11003 	 add r3,r7,#16
 413 031c 1B68     	 ldr r3,[r3]
 414 031e 03F10802 	 add r2,r3,#8
 415 0322 07F11003 	 add r3,r7,#16
 416 0326 1A60     	 str r2,[r3]
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Decrement tap count */
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       tapCnt--;
 417              	 .loc 1 189 0
 418 0328 D7F81431 	 ldr r3,[r7,#276]
 419 032c 013B     	 subs r3,r3,#1
 420 032e C7F81431 	 str r3,[r7,#276]
 421              	.L3:
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     {
 422              	 .loc 1 126 0
 423 0332 D7F81431 	 ldr r3,[r7,#276]
 424 0336 002B     	 cmp r3,#0
 425 0338 7FF4F8AE 	 bne .L12
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     }
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps.
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****      ** This is always be 2 taps since the filter length is even. */
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     if ((numTaps & 0x3u) != 0u)
 426              	 .loc 1 195 0
 427 033c D7F80831 	 ldr r3,[r7,#264]
 428 0340 03F00303 	 and r3,r3,#3
 429 0344 002B     	 cmp r3,#0
 430 0346 00F08E80 	 beq .L13
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     {
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read last two coefficients */
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       c0 = *__SIMD32(pb)++;
 431              	 .loc 1 199 0
 432 034a 07F11402 	 add r2,r7,#20
 433 034e 1368     	 ldr r3,[r2]
 434 0350 191D     	 adds r1,r3,#4
 435 0352 1160     	 str r1,[r2]
 436 0354 1B68     	 ldr r3,[r3]
 437 0356 C7F80431 	 str r3,[r7,#260]
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Perform the multiply-accumulates */
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc0 = __SMLAD(x0, c0, acc0);
 438              	 .loc 1 202 0
 439 035a D7F81C11 	 ldr r1,[r7,#284]
 440 035e D7F80421 	 ldr r2,[r7,#260]
 441 0362 D7F82C31 	 ldr r3,[r7,#300]
 442 0366 7965     	 str r1,[r7,#84]
 443 0368 3A65     	 str r2,[r7,#80]
 444 036a FB64     	 str r3,[r7,#76]
 445              	.LBB47:
 446              	.LBB48:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 447              	 .loc 2 1724 0
 448 036c 7B6D     	 ldr r3,[r7,#84]
 449 036e 3A6D     	 ldr r2,[r7,#80]
 450 0370 F96C     	 ldr r1,[r7,#76]
 451              	
 452 0372 23FB0213 	 smlad r3,r3,r2,r1
 453              	
 454              	 .thumb
 455 0376 BB64     	 str r3,[r7,#72]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456              	 .loc 2 1725 0
 457 0378 BB6C     	 ldr r3,[r7,#72]
 458              	.LBE48:
 459              	.LBE47:
 460              	 .loc 1 202 0
 461 037a C7F82C31 	 str r3,[r7,#300]
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc2 = __SMLAD(x2, c0, acc2);
 462              	 .loc 1 203 0
 463 037e D7F81811 	 ldr r1,[r7,#280]
 464 0382 D7F80421 	 ldr r2,[r7,#260]
 465 0386 D7F82431 	 ldr r3,[r7,#292]
 466 038a 7964     	 str r1,[r7,#68]
 467 038c 3A64     	 str r2,[r7,#64]
 468 038e FB63     	 str r3,[r7,#60]
 469              	.LBB49:
 470              	.LBB50:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 471              	 .loc 2 1724 0
 472 0390 7B6C     	 ldr r3,[r7,#68]
 473 0392 3A6C     	 ldr r2,[r7,#64]
 474 0394 F96B     	 ldr r1,[r7,#60]
 475              	
 476 0396 23FB0212 	 smlad r2,r3,r2,r1
 477              	
 478              	 .thumb
 479 039a 07F13803 	 add r3,r7,#56
 480 039e 1A60     	 str r2,[r3]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 481              	 .loc 2 1725 0
 482 03a0 07F13803 	 add r3,r7,#56
 483 03a4 1B68     	 ldr r3,[r3]
 484              	.LBE50:
 485              	.LBE49:
 486              	 .loc 1 203 0
 487 03a6 C7F82431 	 str r3,[r7,#292]
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* pack state variables */
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x2, x0, 0);
 488              	 .loc 1 207 0
 489 03aa D7F81831 	 ldr r3,[r7,#280]
 490 03ae 9AB2     	 uxth r2,r3
 491 03b0 D7F81C31 	 ldr r3,[r7,#284]
 492 03b4 1B0C     	 lsrs r3,r3,#16
 493 03b6 1B04     	 lsls r3,r3,#16
 494 03b8 1343     	 orrs r3,r3,r2
 495 03ba C7F80031 	 str r3,[r7,#256]
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x0, x2, 0);
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Read last state variables */
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x0 = *__SIMD32(px);
 496              	 .loc 1 213 0
 497 03be 07F11003 	 add r3,r7,#16
 498 03c2 1B68     	 ldr r3,[r3]
 499 03c4 1B68     	 ldr r3,[r3]
 500 03c6 C7F81C31 	 str r3,[r7,#284]
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Perform the multiply-accumulates */
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc1 = __SMLADX(x1, c0, acc1);
 501              	 .loc 1 216 0
 502 03ca D7F80001 	 ldr r0,[r7,#256]
 503 03ce D7F80411 	 ldr r1,[r7,#260]
 504 03d2 D7F82821 	 ldr r2,[r7,#296]
 505 03d6 07F13403 	 add r3,r7,#52
 506 03da 1860     	 str r0,[r3]
 507 03dc 07F13003 	 add r3,r7,#48
 508 03e0 1960     	 str r1,[r3]
 509 03e2 07F12C03 	 add r3,r7,#44
 510 03e6 1A60     	 str r2,[r3]
 511              	.LBB51:
 512              	.LBB52:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 513              	 .loc 2 1732 0
 514 03e8 07F13403 	 add r3,r7,#52
 515 03ec 1B68     	 ldr r3,[r3]
 516 03ee 07F13002 	 add r2,r7,#48
 517 03f2 1268     	 ldr r2,[r2]
 518 03f4 07F12C01 	 add r1,r7,#44
 519 03f8 0968     	 ldr r1,[r1]
 520              	
 521 03fa 23FB1212 	 smladx r2,r3,r2,r1
 522              	
 523              	 .thumb
 524 03fe 07F12803 	 add r3,r7,#40
 525 0402 1A60     	 str r2,[r3]
 526              	 .loc 2 1733 0
 527 0404 07F12803 	 add r3,r7,#40
 528 0408 1B68     	 ldr r3,[r3]
 529              	.LBE52:
 530              	.LBE51:
 531              	 .loc 1 216 0
 532 040a C7F82831 	 str r3,[r7,#296]
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* pack state variables */
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x0, x2, 0);
 533              	 .loc 1 220 0
 534 040e D7F81C31 	 ldr r3,[r7,#284]
 535 0412 9AB2     	 uxth r2,r3
 536 0414 D7F81831 	 ldr r3,[r7,#280]
 537 0418 1B0C     	 lsrs r3,r3,#16
 538 041a 1B04     	 lsls r3,r3,#16
 539 041c 1343     	 orrs r3,r3,r2
 540 041e C7F80031 	 str r3,[r7,#256]
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       x1 = __PKHBT(x2, x0, 0);
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       /* Perform the multiply-accumulates */
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc3 = __SMLADX(x1, c0, acc3);
 541              	 .loc 1 226 0
 542 0422 D7F80001 	 ldr r0,[r7,#256]
 543 0426 D7F80411 	 ldr r1,[r7,#260]
 544 042a D7F82021 	 ldr r2,[r7,#288]
 545 042e 07F12403 	 add r3,r7,#36
 546 0432 1860     	 str r0,[r3]
 547 0434 07F12003 	 add r3,r7,#32
 548 0438 1960     	 str r1,[r3]
 549 043a 07F11C03 	 add r3,r7,#28
 550 043e 1A60     	 str r2,[r3]
 551              	.LBB53:
 552              	.LBB54:
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 553              	 .loc 2 1732 0
 554 0440 07F12403 	 add r3,r7,#36
 555 0444 1B68     	 ldr r3,[r3]
 556 0446 07F12002 	 add r2,r7,#32
 557 044a 1268     	 ldr r2,[r2]
 558 044c 07F11C01 	 add r1,r7,#28
 559 0450 0968     	 ldr r1,[r1]
 560              	
 561 0452 23FB1212 	 smladx r2,r3,r2,r1
 562              	
 563              	 .thumb
 564 0456 07F11803 	 add r3,r7,#24
 565 045a 1A60     	 str r2,[r3]
 566              	 .loc 2 1733 0
 567 045c 07F11803 	 add r3,r7,#24
 568 0460 1B68     	 ldr r3,[r3]
 569              	.LBE54:
 570              	.LBE53:
 571              	 .loc 1 226 0
 572 0462 C7F82031 	 str r3,[r7,#288]
 573              	.L13:
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     }
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* The results in the 4 accumulators are in 2.30 format.  Convert to 1.15 with saturation.
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****      ** Then store the 4 outputs in the destination buffer. */
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *__SIMD32(pDst)++ =
 574              	 .loc 1 234 0
 575 0466 3A1D     	 adds r2,r7,#4
 576 0468 1368     	 ldr r3,[r2]
 577 046a 191D     	 adds r1,r3,#4
 578 046c 1160     	 str r1,[r2]
 579              	.LBB55:
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 580              	 .loc 1 235 0
 581 046e D7F82C21 	 ldr r2,[r7,#300]
 582 0472 D213     	 asrs r2,r2,#15
 583 0474 C7F8FC20 	 str r2,[r7,#252]
 584 0478 D7F8FC20 	 ldr r2,[r7,#252]
 585              	
 586 047c 02F30F02 	 ssat r2,#16,r2
 587              	
 588              	 .thumb
 589 0480 C7F8F820 	 str r2,[r7,#248]
 590 0484 D7F8F820 	 ldr r2,[r7,#248]
 591              	.LBE55:
 592 0488 91B2     	 uxth r1,r2
 593              	.LBB56:
 594 048a D7F82821 	 ldr r2,[r7,#296]
 595 048e D213     	 asrs r2,r2,#15
 596 0490 C7F8F420 	 str r2,[r7,#244]
 597 0494 D7F8F420 	 ldr r2,[r7,#244]
 598              	
 599 0498 02F30F02 	 ssat r2,#16,r2
 600              	
 601              	 .thumb
 602 049c C7F8F020 	 str r2,[r7,#240]
 603 04a0 D7F8F020 	 ldr r2,[r7,#240]
 604              	.LBE56:
 605 04a4 1204     	 lsls r2,r2,#16
 606 04a6 0A43     	 orrs r2,r2,r1
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 607              	 .loc 1 234 0
 608 04a8 1A60     	 str r2,[r3]
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *__SIMD32(pDst)++ =
 609              	 .loc 1 237 0
 610 04aa 3A1D     	 adds r2,r7,#4
 611 04ac 1368     	 ldr r3,[r2]
 612 04ae 191D     	 adds r1,r3,#4
 613 04b0 1160     	 str r1,[r2]
 614              	.LBB57:
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 615              	 .loc 1 238 0
 616 04b2 D7F82421 	 ldr r2,[r7,#292]
 617 04b6 D213     	 asrs r2,r2,#15
 618 04b8 C7F8EC20 	 str r2,[r7,#236]
 619 04bc D7F8EC20 	 ldr r2,[r7,#236]
 620              	
 621 04c0 02F30F02 	 ssat r2,#16,r2
 622              	
 623              	 .thumb
 624 04c4 C7F8E820 	 str r2,[r7,#232]
 625 04c8 D7F8E820 	 ldr r2,[r7,#232]
 626              	.LBE57:
 627 04cc 91B2     	 uxth r1,r2
 628              	.LBB58:
 629 04ce D7F82021 	 ldr r2,[r7,#288]
 630 04d2 D213     	 asrs r2,r2,#15
 631 04d4 C7F8E420 	 str r2,[r7,#228]
 632 04d8 D7F8E420 	 ldr r2,[r7,#228]
 633              	
 634 04dc 02F30F02 	 ssat r2,#16,r2
 635              	
 636              	 .thumb
 637 04e0 C7F8E020 	 str r2,[r7,#224]
 638 04e4 D7F8E020 	 ldr r2,[r7,#224]
 639              	.LBE58:
 640 04e8 1204     	 lsls r2,r2,#16
 641 04ea 0A43     	 orrs r2,r2,r1
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 642              	 .loc 1 237 0
 643 04ec 1A60     	 str r2,[r3]
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #else
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *__SIMD32(pDst)++ =
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16);
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *__SIMD32(pDst)++ =
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16);
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** #endif /*      #ifndef ARM_MATH_BIG_ENDIAN       */
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Advance the state pointer by 4 to process the next group of 4 samples */
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     pState = pState + 4u;
 644              	 .loc 1 252 0
 645 04ee D7F83431 	 ldr r3,[r7,#308]
 646 04f2 0833     	 adds r3,r3,#8
 647 04f4 C7F83431 	 str r3,[r7,#308]
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Decrement the loop counter */
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     blkCnt--;
 648              	 .loc 1 255 0
 649 04f8 D7F81031 	 ldr r3,[r7,#272]
 650 04fc 013B     	 subs r3,r3,#1
 651 04fe C7F81031 	 str r3,[r7,#272]
 652              	.L2:
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 653              	 .loc 1 94 0
 654 0502 D7F81031 	 ldr r3,[r7,#272]
 655 0506 002B     	 cmp r3,#0
 656 0508 7FF4ACAD 	 bne .L18
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   }
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    ** No loop unrolling is used. */
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   blkCnt = blockSize % 0x4u;
 657              	 .loc 1 260 0
 658 050c 3B46     	 mov r3,r7
 659 050e 1B68     	 ldr r3,[r3]
 660 0510 03F00303 	 and r3,r3,#3
 661 0514 C7F81031 	 str r3,[r7,#272]
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   while (blkCnt > 0u)
 662              	 .loc 1 261 0
 663 0518 78E0     	 b .L19
 664              	.L21:
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Copy two samples into state buffer */
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pSrc++;
 665              	 .loc 1 264 0
 666 051a D7F83031 	 ldr r3,[r7,#304]
 667 051e 9A1C     	 adds r2,r3,#2
 668 0520 C7F83021 	 str r2,[r7,#304]
 669 0524 07F10802 	 add r2,r7,#8
 670 0528 1268     	 ldr r2,[r2]
 671 052a 07F10801 	 add r1,r7,#8
 672 052e 901C     	 adds r0,r2,#2
 673 0530 0860     	 str r0,[r1]
 674 0532 1288     	 ldrh r2,[r2]
 675 0534 1A80     	 strh r2,[r3]
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Set the accumulator to zero */
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     acc0 = 0;
 676              	 .loc 1 267 0
 677 0536 0023     	 movs r3,#0
 678 0538 C7F82C31 	 str r3,[r7,#300]
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Use SIMD to hold states and coefficients */
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     px = pState;
 679              	 .loc 1 270 0
 680 053c 07F11003 	 add r3,r7,#16
 681 0540 D7F83421 	 ldr r2,[r7,#308]
 682 0544 1A60     	 str r2,[r3]
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     pb = pCoeffs;
 683              	 .loc 1 271 0
 684 0546 07F11403 	 add r3,r7,#20
 685 054a D7F80C21 	 ldr r2,[r7,#268]
 686 054e 1A60     	 str r2,[r3]
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     tapCnt = numTaps >> 1u;
 687              	 .loc 1 273 0
 688 0550 D7F80831 	 ldr r3,[r7,#264]
 689 0554 5B08     	 lsrs r3,r3,#1
 690 0556 C7F81431 	 str r3,[r7,#276]
 691              	.L20:
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     do
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     {
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       acc0 += (q31_t) * px++ * *pb++;
 692              	 .loc 1 278 0 discriminator 1
 693 055a 07F11003 	 add r3,r7,#16
 694 055e 1B68     	 ldr r3,[r3]
 695 0560 991C     	 adds r1,r3,#2
 696 0562 07F11002 	 add r2,r7,#16
 697 0566 1160     	 str r1,[r2]
 698 0568 1B88     	 ldrh r3,[r3]
 699 056a 1AB2     	 sxth r2,r3
 700 056c 07F11403 	 add r3,r7,#20
 701 0570 1B68     	 ldr r3,[r3]
 702 0572 981C     	 adds r0,r3,#2
 703 0574 07F11401 	 add r1,r7,#20
 704 0578 0860     	 str r0,[r1]
 705 057a 1B88     	 ldrh r3,[r3]
 706 057c 1BB2     	 sxth r3,r3
 707 057e 03FB02F3 	 mul r3,r3,r2
 708 0582 D7F82C21 	 ldr r2,[r7,#300]
 709 0586 1344     	 add r3,r3,r2
 710 0588 C7F82C31 	 str r3,[r7,#300]
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 	  acc0 += (q31_t) * px++ * *pb++;
 711              	 .loc 1 279 0 discriminator 1
 712 058c 07F11003 	 add r3,r7,#16
 713 0590 1B68     	 ldr r3,[r3]
 714 0592 991C     	 adds r1,r3,#2
 715 0594 07F11002 	 add r2,r7,#16
 716 0598 1160     	 str r1,[r2]
 717 059a 1B88     	 ldrh r3,[r3]
 718 059c 1AB2     	 sxth r2,r3
 719 059e 07F11403 	 add r3,r7,#20
 720 05a2 1B68     	 ldr r3,[r3]
 721 05a4 981C     	 adds r0,r3,#2
 722 05a6 07F11401 	 add r1,r7,#20
 723 05aa 0860     	 str r0,[r1]
 724 05ac 1B88     	 ldrh r3,[r3]
 725 05ae 1BB2     	 sxth r3,r3
 726 05b0 03FB02F3 	 mul r3,r3,r2
 727 05b4 D7F82C21 	 ldr r2,[r7,#300]
 728 05b8 1344     	 add r3,r3,r2
 729 05ba C7F82C31 	 str r3,[r7,#300]
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****       tapCnt--;
 730              	 .loc 1 281 0 discriminator 1
 731 05be D7F81431 	 ldr r3,[r7,#276]
 732 05c2 013B     	 subs r3,r3,#1
 733 05c4 C7F81431 	 str r3,[r7,#276]
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     }
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     while (tapCnt > 0u);
 734              	 .loc 1 283 0 discriminator 1
 735 05c8 D7F81431 	 ldr r3,[r7,#276]
 736 05cc 002B     	 cmp r3,#0
 737 05ce C4D1     	 bne .L20
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* The result is in 2.30 format.  Convert to 1.15 with saturation.
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****      ** Then store the output in the destination buffer. */
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pDst++ = (q15_t) (__SSAT((acc0 >> 15), 16));
 738              	 .loc 1 287 0
 739 05d0 3B1D     	 adds r3,r7,#4
 740 05d2 1B68     	 ldr r3,[r3]
 741 05d4 991C     	 adds r1,r3,#2
 742 05d6 3A1D     	 adds r2,r7,#4
 743 05d8 1160     	 str r1,[r2]
 744              	.LBB59:
 745 05da D7F82C21 	 ldr r2,[r7,#300]
 746 05de D213     	 asrs r2,r2,#15
 747 05e0 C7F8DC20 	 str r2,[r7,#220]
 748 05e4 D7F8DC20 	 ldr r2,[r7,#220]
 749              	
 750 05e8 02F30F02 	 ssat r2,#16,r2
 751              	
 752              	 .thumb
 753 05ec C7F8D820 	 str r2,[r7,#216]
 754 05f0 D7F8D820 	 ldr r2,[r7,#216]
 755              	.LBE59:
 756 05f4 92B2     	 uxth r2,r2
 757 05f6 1A80     	 strh r2,[r3]
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Advance state pointer by 1 for the next sample */
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     pState = pState + 1u;
 758              	 .loc 1 290 0
 759 05f8 D7F83431 	 ldr r3,[r7,#308]
 760 05fc 0233     	 adds r3,r3,#2
 761 05fe C7F83431 	 str r3,[r7,#308]
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Decrement the loop counter */
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     blkCnt--;
 762              	 .loc 1 293 0
 763 0602 D7F81031 	 ldr r3,[r7,#272]
 764 0606 013B     	 subs r3,r3,#1
 765 0608 C7F81031 	 str r3,[r7,#272]
 766              	.L19:
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 767              	 .loc 1 261 0
 768 060c D7F81031 	 ldr r3,[r7,#272]
 769 0610 002B     	 cmp r3,#0
 770 0612 82D1     	 bne .L21
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   }
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* Processing is complete.
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    ** Now copy the last numTaps - 1 samples to the satrt of the state buffer.
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****    ** This prepares the state buffer for the next function call. */
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* Points to the start of the state buffer */
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   pStateCurnt = S->pState;
 771              	 .loc 1 301 0
 772 0614 07F10C03 	 add r3,r7,#12
 773 0618 1B68     	 ldr r3,[r3]
 774 061a 5B68     	 ldr r3,[r3,#4]
 775 061c C7F83031 	 str r3,[r7,#304]
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* Calculation of count for copying integer writes */
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   tapCnt = (numTaps - 1u) >> 2;
 776              	 .loc 1 304 0
 777 0620 D7F80831 	 ldr r3,[r7,#264]
 778 0624 013B     	 subs r3,r3,#1
 779 0626 9B08     	 lsrs r3,r3,#2
 780 0628 C7F81431 	 str r3,[r7,#276]
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   while (tapCnt > 0u)
 781              	 .loc 1 306 0
 782 062c 34E0     	 b .L22
 783              	.L23:
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pState++;
 784              	 .loc 1 308 0
 785 062e D7F83031 	 ldr r3,[r7,#304]
 786 0632 9A1C     	 adds r2,r3,#2
 787 0634 C7F83021 	 str r2,[r7,#304]
 788 0638 D7F83421 	 ldr r2,[r7,#308]
 789 063c 911C     	 adds r1,r2,#2
 790 063e C7F83411 	 str r1,[r7,#308]
 791 0642 1288     	 ldrh r2,[r2]
 792 0644 1A80     	 strh r2,[r3]
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pState++;
 793              	 .loc 1 309 0
 794 0646 D7F83031 	 ldr r3,[r7,#304]
 795 064a 9A1C     	 adds r2,r3,#2
 796 064c C7F83021 	 str r2,[r7,#304]
 797 0650 D7F83421 	 ldr r2,[r7,#308]
 798 0654 911C     	 adds r1,r2,#2
 799 0656 C7F83411 	 str r1,[r7,#308]
 800 065a 1288     	 ldrh r2,[r2]
 801 065c 1A80     	 strh r2,[r3]
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pState++;
 802              	 .loc 1 310 0
 803 065e D7F83031 	 ldr r3,[r7,#304]
 804 0662 9A1C     	 adds r2,r3,#2
 805 0664 C7F83021 	 str r2,[r7,#304]
 806 0668 D7F83421 	 ldr r2,[r7,#308]
 807 066c 911C     	 adds r1,r2,#2
 808 066e C7F83411 	 str r1,[r7,#308]
 809 0672 1288     	 ldrh r2,[r2]
 810 0674 1A80     	 strh r2,[r3]
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pState++;
 811              	 .loc 1 311 0
 812 0676 D7F83031 	 ldr r3,[r7,#304]
 813 067a 9A1C     	 adds r2,r3,#2
 814 067c C7F83021 	 str r2,[r7,#304]
 815 0680 D7F83421 	 ldr r2,[r7,#308]
 816 0684 911C     	 adds r1,r2,#2
 817 0686 C7F83411 	 str r1,[r7,#308]
 818 068a 1288     	 ldrh r2,[r2]
 819 068c 1A80     	 strh r2,[r3]
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     tapCnt--;
 820              	 .loc 1 313 0
 821 068e D7F81431 	 ldr r3,[r7,#276]
 822 0692 013B     	 subs r3,r3,#1
 823 0694 C7F81431 	 str r3,[r7,#276]
 824              	.L22:
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 825              	 .loc 1 306 0
 826 0698 D7F81431 	 ldr r3,[r7,#276]
 827 069c 002B     	 cmp r3,#0
 828 069e C6D1     	 bne .L23
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   }
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* Calculation of count for remaining q15_t data */
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   tapCnt = (numTaps - 1u) % 0x4u;
 829              	 .loc 1 318 0
 830 06a0 D7F80831 	 ldr r3,[r7,#264]
 831 06a4 013B     	 subs r3,r3,#1
 832 06a6 03F00303 	 and r3,r3,#3
 833 06aa C7F81431 	 str r3,[r7,#276]
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   /* copy remaining data */
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   while (tapCnt > 0u)
 834              	 .loc 1 321 0
 835 06ae 10E0     	 b .L24
 836              	.L25:
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     *pStateCurnt++ = *pState++;
 837              	 .loc 1 323 0
 838 06b0 D7F83031 	 ldr r3,[r7,#304]
 839 06b4 9A1C     	 adds r2,r3,#2
 840 06b6 C7F83021 	 str r2,[r7,#304]
 841 06ba D7F83421 	 ldr r2,[r7,#308]
 842 06be 911C     	 adds r1,r2,#2
 843 06c0 C7F83411 	 str r1,[r7,#308]
 844 06c4 1288     	 ldrh r2,[r2]
 845 06c6 1A80     	 strh r2,[r3]
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     /* Decrement the loop counter */
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****     tapCnt--;
 846              	 .loc 1 326 0
 847 06c8 D7F81431 	 ldr r3,[r7,#276]
 848 06cc 013B     	 subs r3,r3,#1
 849 06ce C7F81431 	 str r3,[r7,#276]
 850              	.L24:
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   {
 851              	 .loc 1 321 0
 852 06d2 D7F81431 	 ldr r3,[r7,#276]
 853 06d6 002B     	 cmp r3,#0
 854 06d8 EAD1     	 bne .L25
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c ****   }
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** 
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_fir_fast_q15.c **** }
 855              	 .loc 1 329 0
 856 06da 07F59C77 	 add r7,r7,#312
 857              	.LCFI3:
 858              	 .cfi_def_cfa_offset 8
 859 06de BD46     	 mov sp,r7
 860              	.LCFI4:
 861              	 .cfi_def_cfa_register 13
 862              	 
 863 06e0 90BC     	 pop {r4,r7}
 864              	.LCFI5:
 865              	 .cfi_restore 7
 866              	 .cfi_restore 4
 867              	 .cfi_def_cfa_offset 0
 868 06e2 7047     	 bx lr
 869              	 .cfi_endproc
 870              	.LFE135:
 872              	 .text
 873              	.Letext0:
 874              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 875              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 876              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_fir_fast_q15.c
    {standard input}:20     .text.arm_fir_fast_q15:00000000 $t
    {standard input}:25     .text.arm_fir_fast_q15:00000000 arm_fir_fast_q15
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
