#
# Created by System Generator     Mon Jul 23 13:48:29 2012
#
# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator.
#

source SgIseProject.tcl

namespace eval ::xilinx::dsptool::iseproject::param {

    set Project {chan_550_packet_cw}
    set Family {Virtex5}
    set Device {xc5vsx95t}
    set Package {ff1136}
    set Speed {-1}
    set HDLLanguage {vhdl}
    set SynthesisTool {XST}
    set Simulator {Modelsim-SE}
    set ReadCores False
    set MapEffortLevel {High}
    set ParEffortLevel {High}
    set Frequency {274.9972500275}
    set ProjectFiles {
        {{chan_550_packet_cw.vhd} -view Implementation}
        {{chan_550_packet.vhd} -view Implementation}
        {{chan_550_packet_cw.ucf}}
        {{bmg_33_e67a48b1c0b67489.mif}}
        {{bmg_33_e9e540b1ba40437d.mif}}
        {{bmg_33_1c6b512a486a4179.mif}}
        {{bmg_33_1e208a1bd987979c.mif}}
        {{bmg_33_71a507aea6e3ab6e.mif}}
        {{bmg_33_e77502d71aea64a1.mif}}
        {{dmg_43_2c84d7ed8ee6aa83.mif}}
        {{bmg_33_703aafc348b40980.mif}}
        {{bmg_33_7b9ccf0344272f29.mif}}
        {{bmg_33_8a6bca5e2fc06fa6.mif}}
        {{bmg_33_203e27e931eb1cbc.mif}}
        {{bmg_33_e5c8c619115aa07c.mif}}
        {{bmg_33_abda72d904723423.mif}}
        {{bmg_33_20f40af67413e471.mif}}
        {{bmg_33_93af047bc31ed975.mif}}
        {{dmg_43_d096f6e8cb5e3310.mif}}
        {{bmg_33_89fa326be153087b.mif}}
        {{bmg_33_31944f959b70ca96.mif}}
        {{bmg_33_00210a008487e75b.mif}}
        {{bmg_33_867ea1042efc7235.mif}}
        {{bmg_33_6ada03306a140765.mif}}
        {{bmg_33_1d1a16587f3fc0f3.mif}}
        {{bmg_33_e8dcf4214e56e3f5.mif}}
        {{dmg_43_e6e3b75fe9b7a583.mif}}
        {{dmg_43_f7074f739a815d7c.mif}}
        {{bmg_33_6dcf1ebba9a69c95.mif}}
        {{bmg_33_b8c4b30b3d42cadf.mif}}
        {{bmg_33_c74cf11560359eb3.mif}}
        {{bmg_33_5195d5d3f5dec7f3.mif}}
        {{bmg_33_45e45a6b0b32f614.mif}}
        {{dmg_43_3127414ad7a714f4.mif}}
        {{bmg_33_5e5c5cdbadc20d89.mif}}
        {{bmg_33_536316c7eed93d8d.mif}}
        {{bmg_33_06133fa01183b95a.mif}}
        {{bmg_33_2272a8ec1c0cc938.mif}}
        {{bmg_33_48da6872a2de2862.mif}}
        {{bmg_33_3dc44663493e5141.mif}}
        {{bmg_33_103575db1cb8906d.mif}}
        {{bmg_33_7f9bb833f81c2e5a.mif}}
        {{bmg_33_e1dc07e48a247c2a.mif}}
        {{/home/sean/SDR/Firmware/projects/chan_550_packet.mdl}}
    }
    set TopLevelModule {chan_550_packet_cw}
    set SynthesisConstraintsFile {chan_550_packet_cw.xcf}
    set ImplementationStopView {Structural}
    set ProjectGenerator {SysgenDSP}
}
::xilinx::dsptool::iseproject::create
