Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 18:16:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.982ns (29.605%)  route 2.335ns (70.395%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 6.633 - 4.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 1.131ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.026ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4588, routed)        2.224     3.175    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X129Y354       FDCE                                         r  Delay1No10_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y354       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.253 r  Delay1No10_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.451     3.704    Delay1No9_instance/Y_reg[33]_0[10]
    SLICE_X125Y351       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.801 r  Delay1No9_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.011     3.812    SumTree0_0_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X125Y351       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.967 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.993    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y352       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.008 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.034    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y353       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.086 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.329     4.415    Delay1No10_instance/CO[0]
    SLICE_X121Y351       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     4.538 r  Delay1No10_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.161     4.699    Delay1No9_instance/Y_reg[23]_0[0]
    SLICE_X123Y351       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     4.797 r  Delay1No9_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.098     4.895    Delay1No9_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y351       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.931 r  Delay1No9_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.582     5.513    Delay1No10_instance/shiftVal__5[0]
    SLICE_X129Y348       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.603 r  Delay1No10_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.333     5.936    Delay1No10_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X126Y349       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     6.086 r  Delay1No10_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.252     6.338    Delay1No9_instance/Y_reg[26]_0[7]
    SLICE_X128Y349       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.426 r  Delay1No9_instance/shiftedFracY_d1[14]_i_1/O
                         net (fo=1, routed)           0.066     6.492    SumTree0_0_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X128Y349       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4588, routed)        1.973     6.633    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y349       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.450     7.083    
                         clock uncertainty           -0.035     7.047    
    SLICE_X128Y349       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.072    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  0.581    




