INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_dsp_macro_synth
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_dsp_macro_v1_0_3
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_dsp_macro_v1_0_3_viv
INFO: [VRFC 10-311] analyzing module xbip_dsp48_macro_0_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/parameter_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parameter_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v:6]
