```verilog
assign out_or_bitwise = a | b;
assign out_or_logical = ~a & ~b;

assign out_not[5:3] = ~b;
assign out_not[2:0] = ~a;
endmodule
```