

================================================================
== Vitis HLS Report for 'ConvertXY'
================================================================
* Date:           Sun Nov 13 19:24:44 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.319 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16395|    16395|  0.164 ms|  0.164 ms|  16395|  16395|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_141_1  |    16393|    16393|        11|          1|          1|  16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     437|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     437|    241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_13s_13s_26s_26_4_1_U70  |mac_muladd_13s_13s_26s_26_4_1  |  i0 * i0 + i1|
    |mul_mul_13s_13s_26_4_1_U68         |mul_mul_13s_13s_26_4_1         |       i0 * i0|
    |mul_mul_20s_13s_32_4_1_U69         |mul_mul_20s_13s_32_4_1         |       i0 * i1|
    |mul_mul_26s_6ns_32_4_1_U71         |mul_mul_26s_6ns_32_4_1         |       i0 * i1|
    |mul_mul_26s_9ns_32_4_1_U72         |mul_mul_26s_9ns_32_4_1         |       i0 * i1|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln141_fu_118_p2                 |         +|   0|  0|  20|          15|           1|
    |icmp_ln141_fu_112_p2                |      icmp|   0|  0|  13|          15|          16|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  41|          34|          22|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_xy_3    |  14|          3|   15|         45|
    |magnitude_blk_n          |   9|          2|    1|          2|
    |tangent_x_225_blk_n      |   9|          2|    1|          2|
    |tangent_x_675_blk_n      |   9|          2|    1|          2|
    |tangent_y_blk_n          |   9|          2|    1|          2|
    |x_sobel_blk_n            |   9|          2|    1|          2|
    |xy_fu_54                 |   9|          2|   15|         30|
    |y_sobel_7_blk_n          |   9|          2|    1|          2|
    |y_sobel_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         23|   39|         93|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln141_reg_185                 |  15|   0|   15|          0|
    |add_ln146_reg_245                 |  26|   0|   26|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |mul_ln147_reg_234                 |  32|   0|   32|          0|
    |mul_ln148_reg_250                 |  32|   0|   32|          0|
    |mul_ln149_reg_255                 |  32|   0|   32|          0|
    |pixel_tmp_1_V_reg_190             |  13|   0|   13|          0|
    |pixel_tmp_3_V_reg_201             |  20|   0|   20|          0|
    |ret_V_reg_228                     |  26|   0|   26|          0|
    |xy_fu_54                          |  15|   0|   15|          0|
    |y_sobel_read_reg_196              |  13|   0|   13|          0|
    |add_ln146_reg_245                 |  64|  32|   26|          0|
    |mul_ln147_reg_234                 |  64|  32|   32|          0|
    |y_sobel_read_reg_196              |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 437|  96|  316|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|      ConvertXY|  return value|
|x_sobel_dout                  |   in|   13|     ap_fifo|        x_sobel|       pointer|
|x_sobel_num_data_valid        |   in|   15|     ap_fifo|        x_sobel|       pointer|
|x_sobel_fifo_cap              |   in|   15|     ap_fifo|        x_sobel|       pointer|
|x_sobel_empty_n               |   in|    1|     ap_fifo|        x_sobel|       pointer|
|x_sobel_read                  |  out|    1|     ap_fifo|        x_sobel|       pointer|
|y_sobel_dout                  |   in|   13|     ap_fifo|        y_sobel|       pointer|
|y_sobel_num_data_valid        |   in|   15|     ap_fifo|        y_sobel|       pointer|
|y_sobel_fifo_cap              |   in|   15|     ap_fifo|        y_sobel|       pointer|
|y_sobel_empty_n               |   in|    1|     ap_fifo|        y_sobel|       pointer|
|y_sobel_read                  |  out|    1|     ap_fifo|        y_sobel|       pointer|
|y_sobel_7_dout                |   in|   20|     ap_fifo|      y_sobel_7|       pointer|
|y_sobel_7_num_data_valid      |   in|   16|     ap_fifo|      y_sobel_7|       pointer|
|y_sobel_7_fifo_cap            |   in|   16|     ap_fifo|      y_sobel_7|       pointer|
|y_sobel_7_empty_n             |   in|    1|     ap_fifo|      y_sobel_7|       pointer|
|y_sobel_7_read                |  out|    1|     ap_fifo|      y_sobel_7|       pointer|
|magnitude_din                 |  out|   26|     ap_fifo|      magnitude|       pointer|
|magnitude_num_data_valid      |   in|   15|     ap_fifo|      magnitude|       pointer|
|magnitude_fifo_cap            |   in|   15|     ap_fifo|      magnitude|       pointer|
|magnitude_full_n              |   in|    1|     ap_fifo|      magnitude|       pointer|
|magnitude_write               |  out|    1|     ap_fifo|      magnitude|       pointer|
|tangent_y_din                 |  out|   32|     ap_fifo|      tangent_y|       pointer|
|tangent_y_num_data_valid      |   in|   15|     ap_fifo|      tangent_y|       pointer|
|tangent_y_fifo_cap            |   in|   15|     ap_fifo|      tangent_y|       pointer|
|tangent_y_full_n              |   in|    1|     ap_fifo|      tangent_y|       pointer|
|tangent_y_write               |  out|    1|     ap_fifo|      tangent_y|       pointer|
|tangent_x_225_din             |  out|   32|     ap_fifo|  tangent_x_225|       pointer|
|tangent_x_225_num_data_valid  |   in|   15|     ap_fifo|  tangent_x_225|       pointer|
|tangent_x_225_fifo_cap        |   in|   15|     ap_fifo|  tangent_x_225|       pointer|
|tangent_x_225_full_n          |   in|    1|     ap_fifo|  tangent_x_225|       pointer|
|tangent_x_225_write           |  out|    1|     ap_fifo|  tangent_x_225|       pointer|
|tangent_x_675_din             |  out|   32|     ap_fifo|  tangent_x_675|       pointer|
|tangent_x_675_num_data_valid  |   in|   15|     ap_fifo|  tangent_x_675|       pointer|
|tangent_x_675_fifo_cap        |   in|   15|     ap_fifo|  tangent_x_675|       pointer|
|tangent_x_675_full_n          |   in|    1|     ap_fifo|  tangent_x_675|       pointer|
|tangent_x_675_write           |  out|    1|     ap_fifo|  tangent_x_675|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%xy = alloca i32 1"   --->   Operation 14 'alloca' 'xy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_675, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_225, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %magnitude, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %y_sobel_7, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %y_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %x_sobel, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln141 = store i15 0, i15 %xy" [canny/canny.cpp:141]   --->   Operation 22 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc" [canny/canny.cpp:141]   --->   Operation 23 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%xy_3 = load i15 %xy" [canny/canny.cpp:141]   --->   Operation 24 'load' 'xy_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.31ns)   --->   "%icmp_ln141 = icmp_eq  i15 %xy_3, i15 16384" [canny/canny.cpp:141]   --->   Operation 25 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%add_ln141 = add i15 %xy_3, i15 1" [canny/canny.cpp:141]   --->   Operation 27 'add' 'add_ln141' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc.split, void %for.end" [canny/canny.cpp:141]   --->   Operation 28 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 29 [1/1] (1.93ns)   --->   "%pixel_tmp_1_V = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %x_sobel" [canny/canny.cpp:143]   --->   Operation 29 'read' 'pixel_tmp_1_V' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_2 : Operation 30 [1/1] (1.93ns)   --->   "%y_sobel_read = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %y_sobel" [canny/canny.cpp:144]   --->   Operation 30 'read' 'y_sobel_read' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16384> <FIFO>
ST_2 : Operation 31 [1/1] (1.93ns)   --->   "%pixel_tmp_3_V = read i20 @_ssdm_op_Read.ap_fifo.volatile.i20P0A, i20 %y_sobel_7" [canny/canny.cpp:145]   --->   Operation 31 'read' 'pixel_tmp_3_V' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 21846> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln141 = store i15 %add_ln141, i15 %xy" [canny/canny.cpp:141]   --->   Operation 32 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i13 %pixel_tmp_1_V"   --->   Operation 33 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 34 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i20 %pixel_tmp_3_V" [canny/canny.cpp:147]   --->   Operation 35 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i13 %pixel_tmp_1_V" [canny/canny.cpp:147]   --->   Operation 36 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 37 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 38 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 38 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 39 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 40 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 40 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i13 %y_sobel_read"   --->   Operation 41 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [3/3] (1.05ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 42 'mul' 'mul_ln146' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 43 'mul' 'mul_ln147' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i26 %sext_ln1494, i26 %sext_ln1494"   --->   Operation 44 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 45 [2/3] (1.05ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 45 'mul' 'mul_ln146' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln147 = mul i32 %sext_ln147, i32 %sext_ln147_1" [canny/canny.cpp:147]   --->   Operation 46 'mul' 'mul_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 47 [1/3] (0.00ns) (grouped into DSP with root node add_ln146)   --->   "%mul_ln146 = mul i26 %sext_ln1494_1, i26 %sext_ln1494_1" [canny/canny.cpp:146]   --->   Operation 47 'mul' 'mul_ln146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 48 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146 = add i26 %mul_ln146, i26 %ret_V" [canny/canny.cpp:146]   --->   Operation 48 'add' 'add_ln146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i26 %ret_V"   --->   Operation 49 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 50 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 51 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 51 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 52 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln146 = add i26 %mul_ln146, i26 %ret_V" [canny/canny.cpp:146]   --->   Operation 52 'add' 'add_ln146' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 53 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 53 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 54 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 54 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 55 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 55 'mul' 'mul_ln148' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 56 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 56 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln148 = mul i32 %sext_ln1494_2, i32 53" [canny/canny.cpp:148]   --->   Operation 57 'mul' 'mul_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 58 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %sext_ln1494_2, i32 309" [canny/canny.cpp:149]   --->   Operation 58 'mul' 'mul_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [canny/canny.cpp:151]   --->   Operation 66 'ret' 'ret_ln151' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.93>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [canny/canny.cpp:142]   --->   Operation 59 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [canny/canny.cpp:141]   --->   Operation 60 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (1.93ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i26P0A, i26 %magnitude, i26 %add_ln146" [canny/canny.cpp:146]   --->   Operation 61 'write' 'write_ln146' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 26> <Depth = 16384> <FIFO>
ST_11 : Operation 62 [1/1] (1.93ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_y, i32 %mul_ln147" [canny/canny.cpp:147]   --->   Operation 62 'write' 'write_ln147' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 63 [1/1] (1.93ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_x_225, i32 %mul_ln148" [canny/canny.cpp:148]   --->   Operation 63 'write' 'write_ln148' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 64 [1/1] (1.93ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %tangent_x_675, i32 %mul_ln149" [canny/canny.cpp:149]   --->   Operation 64 'write' 'write_ln149' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc" [canny/canny.cpp:141]   --->   Operation 65 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_sobel_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ magnitude]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tangent_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tangent_x_225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tangent_x_675]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
xy                 (alloca           ) [ 011000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
store_ln141        (store            ) [ 000000000000]
br_ln141           (br               ) [ 000000000000]
xy_3               (load             ) [ 000000000000]
icmp_ln141         (icmp             ) [ 011111111110]
empty              (speclooptripcount) [ 000000000000]
add_ln141          (add              ) [ 011000000000]
br_ln141           (br               ) [ 000000000000]
pixel_tmp_1_V      (read             ) [ 010100000000]
y_sobel_read       (read             ) [ 010111000000]
pixel_tmp_3_V      (read             ) [ 010100000000]
store_ln141        (store            ) [ 000000000000]
sext_ln1494        (sext             ) [ 010011100000]
sext_ln147         (sext             ) [ 010011100000]
sext_ln147_1       (sext             ) [ 010011100000]
sext_ln1494_1      (sext             ) [ 010000110000]
ret_V              (mul              ) [ 010000011000]
mul_ln147          (mul              ) [ 010000011111]
mul_ln146          (mul              ) [ 010000001000]
sext_ln1494_2      (sext             ) [ 010000001110]
add_ln146          (add              ) [ 010000000111]
mul_ln148          (mul              ) [ 010000000001]
mul_ln149          (mul              ) [ 010000000001]
specpipeline_ln142 (specpipeline     ) [ 000000000000]
specloopname_ln141 (specloopname     ) [ 000000000000]
write_ln146        (write            ) [ 000000000000]
write_ln147        (write            ) [ 000000000000]
write_ln148        (write            ) [ 000000000000]
write_ln149        (write            ) [ 000000000000]
br_ln141           (br               ) [ 000000000000]
ret_ln151          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_sobel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sobel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_sobel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sobel"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_sobel_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_sobel_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="magnitude">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="magnitude"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tangent_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tangent_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tangent_x_225">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tangent_x_225"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tangent_x_675">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tangent_x_675"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i26P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="xy_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xy/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="pixel_tmp_1_V_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="13" slack="0"/>
<pin id="60" dir="0" index="1" bw="13" slack="0"/>
<pin id="61" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_tmp_1_V/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="y_sobel_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="13" slack="0"/>
<pin id="67" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_sobel_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pixel_tmp_3_V_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="20" slack="0"/>
<pin id="72" dir="0" index="1" bw="20" slack="0"/>
<pin id="73" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_tmp_3_V/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln146_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="26" slack="0"/>
<pin id="79" dir="0" index="2" bw="26" slack="3"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln146/11 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln147_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="5"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln148_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln148/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln149_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln149/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln141_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="xy_3_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="15" slack="0"/>
<pin id="111" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xy_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln141_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln141_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln141_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="1"/>
<pin id="126" dir="0" index="1" bw="15" slack="1"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln1494_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="1"/>
<pin id="130" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln147_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="20" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln147_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln1494_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="13" slack="3"/>
<pin id="139" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln1494_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="26" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_2/7 "/>
</bind>
</comp>

<comp id="143" class="1007" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="0"/>
<pin id="146" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="149" class="1007" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="20" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147/3 "/>
</bind>
</comp>

<comp id="155" class="1007" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="13" slack="0"/>
<pin id="158" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="26" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln146/5 add_ln146/7 "/>
</bind>
</comp>

<comp id="162" class="1007" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="26" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln148/7 "/>
</bind>
</comp>

<comp id="168" class="1007" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="26" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln149/7 "/>
</bind>
</comp>

<comp id="174" class="1005" name="xy_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="xy "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln141_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="9"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln141_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="1"/>
<pin id="187" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="190" class="1005" name="pixel_tmp_1_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="1"/>
<pin id="192" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_1_V "/>
</bind>
</comp>

<comp id="196" class="1005" name="y_sobel_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="3"/>
<pin id="198" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="y_sobel_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="pixel_tmp_3_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="20" slack="1"/>
<pin id="203" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pixel_tmp_3_V "/>
</bind>
</comp>

<comp id="206" class="1005" name="sext_ln1494_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="26" slack="1"/>
<pin id="208" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sext_ln147_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln147 "/>
</bind>
</comp>

<comp id="217" class="1005" name="sext_ln147_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln147_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sext_ln1494_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="26" slack="1"/>
<pin id="224" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="ret_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="26" slack="1"/>
<pin id="230" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="mul_ln147_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="5"/>
<pin id="236" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln147 "/>
</bind>
</comp>

<comp id="239" class="1005" name="sext_ln1494_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1494_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln146_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="26" slack="3"/>
<pin id="247" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="add_ln146 "/>
</bind>
</comp>

<comp id="250" class="1005" name="mul_ln148_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln148 "/>
</bind>
</comp>

<comp id="255" class="1005" name="mul_ln149_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln149 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="147"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="128" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="134" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="137" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="137" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="140" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="140" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="54" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="184"><net_src comp="112" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="118" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="193"><net_src comp="58" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="199"><net_src comp="64" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="204"><net_src comp="70" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="209"><net_src comp="128" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="215"><net_src comp="131" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="220"><net_src comp="134" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="225"><net_src comp="137" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="231"><net_src comp="143" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="237"><net_src comp="149" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="242"><net_src comp="140" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="248"><net_src comp="155" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="253"><net_src comp="162" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="258"><net_src comp="168" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: magnitude | {11 }
	Port: tangent_y | {11 }
	Port: tangent_x_225 | {11 }
	Port: tangent_x_675 | {11 }
 - Input state : 
	Port: ConvertXY : x_sobel | {2 }
	Port: ConvertXY : y_sobel | {2 }
	Port: ConvertXY : y_sobel_7 | {2 }
  - Chain level:
	State 1
		store_ln141 : 1
		xy_3 : 1
		icmp_ln141 : 2
		add_ln141 : 2
		br_ln141 : 3
	State 2
	State 3
		ret_V : 1
		mul_ln147 : 1
	State 4
	State 5
		mul_ln146 : 1
	State 6
	State 7
		add_ln146 : 1
		mul_ln148 : 1
		mul_ln149 : 1
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln141_fu_118     |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln141_fu_112    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_143        |    1    |    0    |    0    |
|    mul   |        grp_fu_149        |    1    |    0    |    0    |
|          |        grp_fu_162        |    1    |    0    |    0    |
|          |        grp_fu_168        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_155        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | pixel_tmp_1_V_read_fu_58 |    0    |    0    |    0    |
|   read   |  y_sobel_read_read_fu_64 |    0    |    0    |    0    |
|          | pixel_tmp_3_V_read_fu_70 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln146_write_fu_76 |    0    |    0    |    0    |
|   write  |  write_ln147_write_fu_83 |    0    |    0    |    0    |
|          |  write_ln148_write_fu_90 |    0    |    0    |    0    |
|          |  write_ln149_write_fu_97 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1494_fu_128    |    0    |    0    |    0    |
|          |     sext_ln147_fu_131    |    0    |    0    |    0    |
|   sext   |    sext_ln147_1_fu_134   |    0    |    0    |    0    |
|          |   sext_ln1494_1_fu_137   |    0    |    0    |    0    |
|          |   sext_ln1494_2_fu_140   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln141_reg_185  |   15   |
|  add_ln146_reg_245  |   26   |
|  icmp_ln141_reg_181 |    1   |
|  mul_ln147_reg_234  |   32   |
|  mul_ln148_reg_250  |   32   |
|  mul_ln149_reg_255  |   32   |
|pixel_tmp_1_V_reg_190|   13   |
|pixel_tmp_3_V_reg_201|   20   |
|    ret_V_reg_228    |   26   |
| sext_ln147_1_reg_217|   32   |
|  sext_ln147_reg_212 |   32   |
|sext_ln1494_1_reg_222|   26   |
|sext_ln1494_2_reg_239|   32   |
| sext_ln1494_reg_206 |   26   |
|      xy_reg_174     |   15   |
| y_sobel_read_reg_196|   13   |
+---------------------+--------+
|        Total        |   373  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_143 |  p0  |   2  |  13  |   26   ||    9    |
| grp_fu_143 |  p1  |   2  |  13  |   26   ||    9    |
| grp_fu_149 |  p0  |   2  |  20  |   40   ||    9    |
| grp_fu_149 |  p1  |   2  |  13  |   26   ||    9    |
| grp_fu_155 |  p0  |   2  |  13  |   26   ||    9    |
| grp_fu_155 |  p1  |   3  |  13  |   39   ||    14   |
| grp_fu_162 |  p0  |   2  |  26  |   52   ||    9    |
| grp_fu_168 |  p0  |   2  |  26  |   52   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   287  || 12.8233 ||    77   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   77   |
|  Register |    -   |    -   |   373  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   373  |   109  |
+-----------+--------+--------+--------+--------+
