Haven't finished simulating because iverilog has bad support to system verilog. Still trying to solve this problem.