

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Thu Apr 11 22:30:51 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    33.093|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_270  |k2c_dot_1  |    ?|    ?|    ?|    ?|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + k2c_dense_label0  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2             |  202|  202|       202|          -|          -|     1|    no    |
        | + Loop 2.1          |  200|  200|         2|          -|          -|   100|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (!tmp & tmp_i)
	7  / (tmp & !exitcond_flatten)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond)
	9  / (!exitcond)
9 --> 
	8  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 11 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 12 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.83ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.56ns)   --->   "%tmp_s = add i64 %input_ndim_read_2, -1" [../C-Code-Original/include/k2c_core_layers.c:56]   --->   Operation 15 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_s, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 16 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_73 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 17 'partselect' 'tmp_73' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.83ns)   --->   "%icmp = icmp ne i63 %tmp_73, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 18 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 19 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 20 'load' 'outrows' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 21 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 22 'load' 'outcols' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 23 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 24 'load' 'innerdim' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_s, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (1.66ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 12.1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %5 ], [ %i_s, %8 ]" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 27 'phi' 'i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_i_cast7 = sext i6 %i_i to i7" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 28 'sext' 'i_i_cast7' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i_i_cast = zext i7 %i_i_cast7 to i8" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 29 'zext' 'i_i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.45ns)   --->   "%tmp_i = icmp ult i6 %i_i, -28" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 30 'icmp' 'tmp_i' <Predicate = (!tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 31 'speclooptripcount' 'empty_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.loopexit.loopexit" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 32 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.66ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 33 'br' <Predicate = (!tmp & tmp_i)> <Delay = 1.66>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (!tmp & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 36 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_2, %4 ]"   --->   Operation 37 'phi' 'j' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.42ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 38 'icmp' 'exitcond_flatten' <Predicate = (tmp)> <Delay = 3.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (5.39ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 39 'add' 'indvar_flatten_next' <Predicate = (tmp)> <Delay = 5.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit11, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 40 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.83ns)   --->   "%exitcond16 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 41 'icmp' 'exitcond16' <Predicate = (tmp & !exitcond_flatten)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond16, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 42 'select' 'j_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (3.56ns)   --->   "%i_41 = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 43 'add' 'i_41' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.37ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond16, i64 %i_41, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 44 'select' 'outrowidx_mid2_v_v' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 45 'trunc' 'tmp_77' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.36ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_75, %tmp_77" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 46 'mul' 'outrowidx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (7.18ns)   --->   "%inneridx_mid2 = mul i13 %tmp_76, %tmp_77" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 47 'mul' 'inneridx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 48 'trunc' 'tmp_78' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 49 'trunc' 'tmp_79' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 50 'getelementptr' 'bias_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 51 'load' 'bias_array_load' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 52 [1/1] (3.82ns)   --->   "%tmp_42 = add i13 %tmp_79, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 52 'add' 'tmp_42' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %tmp_42 to i64" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 53 'zext' 'tmp_44_cast' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_44_cast" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 54 'getelementptr' 'output_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (tmp & exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 56 'ret' <Predicate = (!tmp & !tmp_i) | (tmp & exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.28>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ %j_15, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 57 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i7 %j_i to i64" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 58 'zext' 'j_i_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_i_cast = zext i7 %j_i to i8" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 59 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.46ns)   --->   "%exitcond_i = icmp eq i7 %j_i, -28" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 60 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 61 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.03ns)   --->   "%j_15 = add i7 %j_i, 1" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 62 'add' 'j_15' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %8, label %7" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bias_array_addr_2 = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_i_cast1" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 64 'getelementptr' 'bias_array_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%bias_array_load_2 = load float* %bias_array_addr_2, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 65 'load' 'bias_array_load_2' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 66 [1/1] (2.03ns)   --->   "%tmp_i_43 = add i8 %j_i_cast, %i_i_cast" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 66 'add' 'tmp_i_43' <Predicate = (!exitcond_i)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_i_43 to i64" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 67 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%output_array_addr_2 = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 68 'getelementptr' 'output_array_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_2, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 69 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 70 [1/1] (1.94ns)   --->   "%i_s = add i6 %i_i, -28" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 70 'add' 'i_s' <Predicate = (exitcond_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 71 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 33.0>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%bias_array_load_2 = load float* %bias_array_addr_2, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 72 'load' 'bias_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_2, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 73 'load' 'output_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 74 [1/1] (26.5ns)   --->   "%tmp_51_i = fadd float %output_array_load, %bias_array_load_2" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 74 'fadd' 'tmp_51_i' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store float %tmp_51_i, float* %output_array_addr_2, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 15.8>
ST_6 : Operation 77 [1/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 77 'load' 'outrows' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 78 [1/1] (1.37ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 78 'select' 'outrows2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 79 'load' 'outcols' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 80 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 81 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 82 'load' 'innerdim' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 83 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 84 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 85 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (12.3ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 86 'mul' 'bound' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.66ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 3> <Delay = 6.51>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 88 'load' 'bias_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 89 [1/1] (3.25ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 89 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 90 [1/1] (1.66ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 4> <Delay = 11.3>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_43 = phi float [ %bias_array_load, %.reset ], [ %tmp_48, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 91 'phi' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 92 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 93 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.56ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 94 'add' 'k_4' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 96 'trunc' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 97 'trunc' 'tmp_81' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (2.13ns)   --->   "%tmp_44 = add i13 %tmp_81, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 98 'add' 'tmp_44' <Predicate = (!exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i13 %tmp_44 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 99 'zext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_46_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 100 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 101 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 102 [1/1] (5.85ns)   --->   "%tmp_45 = mul i20 %tmp_74, %tmp_80" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 102 'mul' 'tmp_45' <Predicate = (!exitcond)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (2.28ns)   --->   "%tmp_46 = add i20 %tmp_45, %tmp_78" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 103 'add' 'tmp_46' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i20 %tmp_46 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 104 'zext' 'tmp_48_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_48_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 105 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 106 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 9 <SV = 5> <Delay = 33.0>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str17) nounwind" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 107 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str17)" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 108 'specregionbegin' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 109 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 110 [1/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 110 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 111 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 112 'fmul' 'tmp_47' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (26.5ns) (out node of the LUT)   --->   "%tmp_48 = fadd float %tmp_43, %tmp_47" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 113 'fadd' 'tmp_48' <Predicate = (!exitcond)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store float %tmp_48, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 114 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str17, i32 %tmp_25)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.56>
ST_10 : Operation 117 [1/1] (3.56ns)   --->   "%j_2 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 117 'add' 'j_2' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_numel_read_2  (read             ) [ 00100000000]
input_ndim_read_2   (read             ) [ 00100000000]
tmp                 (icmp             ) [ 01111111111]
StgValue_14         (br               ) [ 00000000000]
tmp_s               (add              ) [ 00100000000]
tmp_73              (partselect       ) [ 00000000000]
icmp                (icmp             ) [ 00000010000]
input_shape_addr    (getelementptr    ) [ 00000010000]
kernel_shape_addr   (getelementptr    ) [ 00000010000]
kernel_shape_addr_1 (getelementptr    ) [ 00000010000]
StgValue_25         (call             ) [ 00000000000]
StgValue_26         (br               ) [ 00111101111]
i_i                 (phi              ) [ 00011101111]
i_i_cast7           (sext             ) [ 00000000000]
i_i_cast            (zext             ) [ 00001100000]
tmp_i               (icmp             ) [ 00011101111]
empty_41            (speclooptripcount) [ 00000000000]
StgValue_32         (br               ) [ 00000000000]
StgValue_33         (br               ) [ 00011101111]
StgValue_34         (br               ) [ 00000000000]
indvar_flatten      (phi              ) [ 00010000000]
i                   (phi              ) [ 00010000000]
j                   (phi              ) [ 00010000000]
exitcond_flatten    (icmp             ) [ 00011101111]
indvar_flatten_next (add              ) [ 00011111111]
StgValue_40         (br               ) [ 00000000000]
exitcond16          (icmp             ) [ 00000000000]
j_mid2              (select           ) [ 00000001111]
i_41                (add              ) [ 00000000000]
outrowidx_mid2_v_v  (select           ) [ 00011111111]
tmp_77              (trunc            ) [ 00000000000]
outrowidx_mid2      (mul              ) [ 00000000000]
inneridx_mid2       (mul              ) [ 00000001110]
tmp_78              (trunc            ) [ 00000001110]
tmp_79              (trunc            ) [ 00000000000]
bias_array_addr     (getelementptr    ) [ 00000001000]
tmp_42              (add              ) [ 00000000000]
tmp_44_cast         (zext             ) [ 00000000000]
output_array_addr   (getelementptr    ) [ 00000001110]
StgValue_55         (br               ) [ 00000000000]
StgValue_56         (ret              ) [ 00000000000]
j_i                 (phi              ) [ 00001000000]
j_i_cast1           (zext             ) [ 00000000000]
j_i_cast            (zext             ) [ 00000000000]
exitcond_i          (icmp             ) [ 00011101111]
empty_42            (speclooptripcount) [ 00000000000]
j_15                (add              ) [ 00011101111]
StgValue_63         (br               ) [ 00000000000]
bias_array_addr_2   (getelementptr    ) [ 00000100000]
tmp_i_43            (add              ) [ 00000000000]
tmp_i_cast          (zext             ) [ 00000000000]
output_array_addr_2 (getelementptr    ) [ 00000100000]
i_s                 (add              ) [ 00111101111]
StgValue_71         (br               ) [ 00111101111]
bias_array_load_2   (load             ) [ 00000000000]
output_array_load   (load             ) [ 00000000000]
tmp_51_i            (fadd             ) [ 00000000000]
StgValue_75         (store            ) [ 00000000000]
StgValue_76         (br               ) [ 00011101111]
outrows             (load             ) [ 00000000000]
outrows2            (select           ) [ 00000000000]
outcols             (load             ) [ 00011101111]
tmp_74              (trunc            ) [ 00011101111]
tmp_75              (trunc            ) [ 00011101111]
innerdim            (load             ) [ 00011101111]
tmp_76              (trunc            ) [ 00011101111]
cast                (zext             ) [ 00000000000]
cast1               (zext             ) [ 00000000000]
bound               (mul              ) [ 00011101111]
StgValue_87         (br               ) [ 00011111111]
bias_array_load     (load             ) [ 00011101111]
StgValue_89         (store            ) [ 00000000000]
StgValue_90         (br               ) [ 00011101111]
tmp_43              (phi              ) [ 00000000110]
k                   (phi              ) [ 00000000100]
exitcond            (icmp             ) [ 00011101111]
k_4                 (add              ) [ 00011101111]
StgValue_95         (br               ) [ 00000000000]
tmp_80              (trunc            ) [ 00000000000]
tmp_81              (trunc            ) [ 00000000000]
tmp_44              (add              ) [ 00000000000]
tmp_46_cast         (zext             ) [ 00000000000]
input_array_addr    (getelementptr    ) [ 00000000110]
tmp_45              (mul              ) [ 00000000000]
tmp_46              (add              ) [ 00000000000]
tmp_48_cast         (zext             ) [ 00000000000]
kernel_array_addr   (getelementptr    ) [ 00000000110]
StgValue_107        (specloopname     ) [ 00000000000]
tmp_25              (specregionbegin  ) [ 00000000000]
StgValue_109        (specpipeline     ) [ 00000000000]
input_array_load    (load             ) [ 00000000000]
kernel_array_load   (load             ) [ 00000000000]
tmp_47              (fmul             ) [ 00000000000]
tmp_48              (fadd             ) [ 00011101111]
StgValue_114        (store            ) [ 00000000000]
empty               (specregionend    ) [ 00000000000]
StgValue_116        (br               ) [ 00011101111]
j_2                 (add              ) [ 00011111111]
StgValue_118        (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fwork">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_numel_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_ndim_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_shape_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_shape_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="64" slack="0"/>
<pin id="123" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_shape_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bias_array_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/3 bias_array_load_2/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_array_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bias_array_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr_2/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="output_array_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_2/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/4 StgValue_75/5 StgValue_89/7 StgValue_114/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="input_array_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="kernel_array_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="20" slack="0"/>
<pin id="184" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/8 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="1"/>
<pin id="195" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_i_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="6" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="1"/>
<pin id="207" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="128" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="j_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="64" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_43_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_43_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="259" class="1005" name="k_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="64" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_k2c_dot_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="64" slack="0"/>
<pin id="275" dir="0" index="4" bw="64" slack="0"/>
<pin id="276" dir="0" index="5" bw="64" slack="0"/>
<pin id="277" dir="0" index="6" bw="32" slack="0"/>
<pin id="278" dir="0" index="7" bw="64" slack="0"/>
<pin id="279" dir="0" index="8" bw="64" slack="0"/>
<pin id="280" dir="0" index="9" bw="32" slack="0"/>
<pin id="281" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_51_i/5 tmp_48/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_47_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_73_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="63" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="63" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_i_cast7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_i_cast7/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_i_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="exitcond_flatten_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="0"/>
<pin id="351" dir="0" index="1" bw="128" slack="1"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="indvar_flatten_next_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="128" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond16_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="1"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="j_mid2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="64" slack="0"/>
<pin id="369" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_41_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="outrowidx_mid2_v_v_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="64" slack="0"/>
<pin id="384" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_77_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_78_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_79_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_44_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="j_i_cast1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="j_i_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="exitcond_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="j_15_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_i_43_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="1"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_43/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_i_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="1"/>
<pin id="437" dir="0" index="1" bw="6" slack="0"/>
<pin id="438" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="outrows2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_74_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_75_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_76_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="cast1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="bound_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="3"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="k_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_80_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_81_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_44_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="0" index="1" bw="13" slack="2"/>
<pin id="496" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_46_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_45_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="20" slack="3"/>
<pin id="505" dir="0" index="1" bw="20" slack="0"/>
<pin id="506" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_46_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="20" slack="0"/>
<pin id="510" dir="0" index="1" bw="20" slack="2"/>
<pin id="511" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_48_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="20" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="j_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="3"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/10 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="13" slack="1"/>
<pin id="525" dir="0" index="1" bw="13" slack="0"/>
<pin id="526" dir="0" index="2" bw="13" slack="0"/>
<pin id="527" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/3 tmp_42/3 "/>
</bind>
</comp>

<comp id="531" class="1007" name="inneridx_mid2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="1"/>
<pin id="533" dir="0" index="1" bw="13" slack="0"/>
<pin id="534" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="input_numel_read_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="input_ndim_read_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="560" class="1005" name="input_shape_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="kernel_shape_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="kernel_shape_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="1"/>
<pin id="572" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_i_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i_cast "/>
</bind>
</comp>

<comp id="586" class="1005" name="indvar_flatten_next_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="128" slack="0"/>
<pin id="588" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="591" class="1005" name="j_mid2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="3"/>
<pin id="593" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="outrowidx_mid2_v_v_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="601" class="1005" name="inneridx_mid2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="2"/>
<pin id="603" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_78_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="20" slack="2"/>
<pin id="608" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="611" class="1005" name="bias_array_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="1"/>
<pin id="613" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="output_array_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="1"/>
<pin id="618" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="j_15_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_15 "/>
</bind>
</comp>

<comp id="629" class="1005" name="bias_array_addr_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="1"/>
<pin id="631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="output_array_addr_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="1"/>
<pin id="636" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_s_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="644" class="1005" name="outcols_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_74_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="20" slack="3"/>
<pin id="651" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_75_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="1"/>
<pin id="656" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="659" class="1005" name="innerdim_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="3"/>
<pin id="661" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_76_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="1"/>
<pin id="666" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="669" class="1005" name="bound_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="128" slack="1"/>
<pin id="671" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="674" class="1005" name="bias_array_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="exitcond_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="683" class="1005" name="k_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="input_array_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="1"/>
<pin id="690" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="kernel_array_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="19" slack="1"/>
<pin id="695" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_48_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="703" class="1005" name="j_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="132" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="258"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="285"><net_src comp="78" pin="2"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="72" pin="2"/><net_sink comp="270" pin=4"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="270" pin=7"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="270" pin=9"/></net>

<net id="295"><net_src comp="160" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="132" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="298"><net_src comp="249" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="174" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="187" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="310"><net_src comp="78" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="78" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="270" pin=8"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="78" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="197" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="197" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="209" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="209" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="231" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="231" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="220" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="360" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="220" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="365" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="365" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="407"><net_src comp="242" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="412"><net_src comp="242" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="242" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="242" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="409" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="439"><net_src comp="193" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="92" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="106" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="106" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="106" pin="7"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="441" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="106" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="263" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="263" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="263" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="263" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="507"><net_src comp="485" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="388" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="396" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="535"><net_src comp="388" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="72" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="544"><net_src comp="78" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="549"><net_src comp="306" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="312" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="558"><net_src comp="329" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="563"><net_src comp="84" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="568"><net_src comp="98" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="573"><net_src comp="112" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="578"><net_src comp="339" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="589"><net_src comp="354" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="594"><net_src comp="365" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="599"><net_src comp="380" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="604"><net_src comp="531" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="609"><net_src comp="392" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="614"><net_src comp="125" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="619"><net_src comp="138" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="627"><net_src comp="419" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="632"><net_src comp="145" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="637"><net_src comp="153" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="642"><net_src comp="435" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="647"><net_src comp="106" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="652"><net_src comp="448" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="657"><net_src comp="452" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="662"><net_src comp="106" pin="7"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="667"><net_src comp="456" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="672"><net_src comp="468" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="677"><net_src comp="132" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="682"><net_src comp="474" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="479" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="691"><net_src comp="167" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="696"><net_src comp="180" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="701"><net_src comp="291" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="706"><net_src comp="518" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 5 7 9 }
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense : output_array | {4 5 }
	Port: k2c_dense : input_array | {1 2 8 9 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 6 }
	Port: k2c_dense : kernel_array | {1 2 8 9 }
	Port: k2c_dense : kernel_shape | {1 2 6 }
	Port: k2c_dense : bias_array | {3 4 5 7 }
	Port: k2c_dense : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_16 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
		i_i_cast7 : 1
		i_i_cast : 2
		tmp_i : 1
		StgValue_32 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_40 : 2
		exitcond16 : 1
		j_mid2 : 2
		i_41 : 1
		outrowidx_mid2_v_v : 2
		tmp_77 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_78 : 3
		tmp_79 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_42 : 5
		tmp_44_cast : 6
		output_array_addr : 7
	State 4
		j_i_cast1 : 1
		j_i_cast : 1
		exitcond_i : 1
		j_15 : 1
		StgValue_63 : 2
		bias_array_addr_2 : 2
		bias_array_load_2 : 3
		tmp_i_43 : 2
		tmp_i_cast : 3
		output_array_addr_2 : 4
		output_array_load : 5
	State 5
		tmp_51_i : 1
		StgValue_75 : 2
	State 6
		outrows2 : 1
		tmp_74 : 1
		tmp_75 : 1
		tmp_76 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 7
		StgValue_89 : 1
	State 8
		exitcond : 1
		k_4 : 1
		StgValue_95 : 2
		tmp_80 : 1
		tmp_81 : 1
		tmp_44 : 2
		tmp_46_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_45 : 2
		tmp_46 : 3
		tmp_48_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 9
		tmp_47 : 1
		tmp_48 : 2
		StgValue_114 : 3
		empty : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_k2c_dot_1_fu_270     |    0    |    18   |  44.338 |   9019  |   5404  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_291          |    0    |    2    |    0    |   177   |   385   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_312         |    0    |    0    |    0    |    0    |    71   |
|          |   indvar_flatten_next_fu_354  |    0    |    0    |    0    |    0    |   135   |
|          |          i_41_fu_374          |    0    |    0    |    0    |    0    |    71   |
|          |          j_15_fu_419          |    0    |    0    |    0    |    0    |    15   |
|    add   |        tmp_i_43_fu_425        |    0    |    0    |    0    |    0    |    15   |
|          |           i_s_fu_435          |    0    |    0    |    0    |    0    |    15   |
|          |           k_4_fu_479          |    0    |    0    |    0    |    0    |    71   |
|          |         tmp_44_fu_493         |    0    |    0    |    0    |    0    |    20   |
|          |         tmp_46_fu_508         |    0    |    0    |    0    |    0    |    27   |
|          |           j_2_fu_518          |    0    |    0    |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fmul   |         tmp_47_fu_299         |    0    |    3    |    0    |   128   |   320   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         j_mid2_fu_365         |    0    |    0    |    0    |    0    |    64   |
|  select  |   outrowidx_mid2_v_v_fu_380   |    0    |    0    |    0    |    0    |    64   |
|          |        outrows2_fu_441        |    0    |    0    |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_306          |    0    |    0    |    0    |    0    |    29   |
|          |          icmp_fu_329          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_343         |    0    |    0    |    0    |    0    |    11   |
|   icmp   |    exitcond_flatten_fu_349    |    0    |    0    |    0    |    0    |    50   |
|          |       exitcond16_fu_360       |    0    |    0    |    0    |    0    |    29   |
|          |       exitcond_i_fu_413       |    0    |    0    |    0    |    0    |    11   |
|          |        exitcond_fu_474        |    0    |    0    |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          bound_fu_468         |    0    |    10   |    0    |    0    |    46   |
|    mul   |         tmp_45_fu_503         |    0    |    1    |    0    |    0    |    12   |
|          |      inneridx_mid2_fu_531     |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_523          |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   | input_numel_read_2_read_fu_72 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_2_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|partselect|         tmp_73_fu_319         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   sext   |        i_i_cast7_fu_335       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        i_i_cast_fu_339        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_44_cast_fu_400      |    0    |    0    |    0    |    0    |    0    |
|          |        j_i_cast1_fu_404       |    0    |    0    |    0    |    0    |    0    |
|          |        j_i_cast_fu_409        |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_i_cast_fu_430       |    0    |    0    |    0    |    0    |    0    |
|          |          cast_fu_460          |    0    |    0    |    0    |    0    |    0    |
|          |          cast1_fu_464         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_498      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_48_cast_fu_513      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_77_fu_388         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_78_fu_392         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_79_fu_396         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_74_fu_448         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_75_fu_452         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_76_fu_456         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_80_fu_485         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_81_fu_489         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    36   |  44.338 |   9324  |   7058  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| bias_array_addr_2_reg_629 |   12   |
|  bias_array_addr_reg_611  |   12   |
|  bias_array_load_reg_674  |   32   |
|       bound_reg_669       |   128  |
|      exitcond_reg_679     |    1   |
|      i_i_cast_reg_575     |    8   |
|        i_i_reg_193        |    6   |
|         i_reg_216         |   64   |
|        i_s_reg_639        |    6   |
|        icmp_reg_555       |    1   |
|indvar_flatten_next_reg_586|   128  |
|   indvar_flatten_reg_205  |   128  |
|      innerdim_reg_659     |   64   |
|   inneridx_mid2_reg_601   |   13   |
|  input_array_addr_reg_688 |   12   |
| input_ndim_read_2_reg_541 |   64   |
| input_numel_read_2_reg_536|   64   |
|  input_shape_addr_reg_560 |    3   |
|        j_15_reg_624       |    7   |
|        j_2_reg_703        |   64   |
|        j_i_reg_238        |    7   |
|       j_mid2_reg_591      |   64   |
|         j_reg_227         |   64   |
|        k_4_reg_683        |   64   |
|         k_reg_259         |   64   |
| kernel_array_addr_reg_693 |   19   |
|kernel_shape_addr_1_reg_570|    3   |
| kernel_shape_addr_reg_565 |    3   |
|      outcols_reg_644      |   64   |
|output_array_addr_2_reg_634|   12   |
| output_array_addr_reg_616 |   12   |
| outrowidx_mid2_v_v_reg_596|   64   |
|       tmp_43_reg_249      |   32   |
|       tmp_48_reg_698      |   32   |
|       tmp_74_reg_649      |   20   |
|       tmp_75_reg_654      |   13   |
|       tmp_76_reg_664      |   13   |
|       tmp_78_reg_606      |   20   |
|        tmp_reg_546        |    1   |
|       tmp_s_reg_550       |   64   |
+---------------------------+--------+
|           Total           |  1452  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_92   |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_106  |  p0  |   2  |   3  |    6   ||    9    |
|   grp_access_fu_106  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_132  |  p0  |   4  |  12  |   48   ||    21   |
|   grp_access_fu_160  |  p0  |   3  |  12  |   36   ||    15   |
|   grp_access_fu_160  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_174  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_187  |  p0  |   2  |  19  |   38   ||    9    |
|      i_i_reg_193     |  p0  |   2  |   6  |   12   ||    9    |
| grp_k2c_dot_1_fu_270 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_1_fu_270 |  p4  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_1_fu_270 |  p8  |   2  |  64  |   128  ||    9    |
|      grp_fu_291      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_291      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   746  || 23.4303 ||   144   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   36   |   44   |  9324  |  7058  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   23   |    -   |   144  |
|  Register |    -   |    -   |    -   |  1452  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   36   |   67   |  10776 |  7202  |
+-----------+--------+--------+--------+--------+--------+
