#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a7cb621ab0 .scope module, "tb_link_top" "tb_link_top" 2 4;
 .timescale -9 -12;
v000001a7cb676ae0_0 .var "clk", 0 0;
v000001a7cb677260_0 .net "done", 0 0, v000001a7cb7366b0_0;  1 drivers
v000001a7cb676d60_0 .var "rst", 0 0;
E_000001a7cb608f40 .event anyedge, v000001a7cb7366b0_0;
S_000001a7cb621c40 .scope module, "dut" "link_top" 2 9, 3 2 0, S_000001a7cb621ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v000001a7cb676cc0_0 .net "ack", 0 0, v000001a7cb6768b0_0;  1 drivers
v000001a7cb677800_0 .net "clk", 0 0, v000001a7cb676ae0_0;  1 drivers
v000001a7cb677120_0 .net "data", 7 0, v000001a7cb621e70_0;  1 drivers
v000001a7cb676a40_0 .net "done", 0 0, v000001a7cb7366b0_0;  alias, 1 drivers
v000001a7cb6771c0_0 .net "req", 0 0, v000001a7cb736890_0;  1 drivers
v000001a7cb6776c0_0 .net "rst", 0 0, v000001a7cb676d60_0;  1 drivers
S_000001a7cb73dc50 .scope module, "u_master" "master_fsm" 3 10, 4 2 0, S_000001a7cb621c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_000001a7cb606a30 .param/l "ASSERT_REQ" 1 4 10, +C4<00000000000000000000000000000001>;
P_000001a7cb606a68 .param/l "DONE" 1 4 10, +C4<00000000000000000000000000000100>;
P_000001a7cb606aa0 .param/l "IDLE" 1 4 10, +C4<00000000000000000000000000000000>;
P_000001a7cb606ad8 .param/l "NEXT_BYTE" 1 4 10, +C4<00000000000000000000000000000011>;
P_000001a7cb606b10 .param/l "WAIT_ACK_DROP" 1 4 10, +C4<00000000000000000000000000000010>;
v000001a7cb73e010_0 .net "ack", 0 0, v000001a7cb6768b0_0;  alias, 1 drivers
v000001a7cb621dd0_0 .net "clk", 0 0, v000001a7cb676ae0_0;  alias, 1 drivers
v000001a7cb621e70_0 .var "data", 7 0;
v000001a7cb7366b0_0 .var "done", 0 0;
v000001a7cb736750_0 .var "idx", 1 0;
v000001a7cb7367f0_0 .var "next_state", 2 0;
v000001a7cb736890_0 .var "req", 0 0;
v000001a7cb736930_0 .net "rst", 0 0, v000001a7cb676d60_0;  alias, 1 drivers
v000001a7cb7369d0_0 .var "state", 2 0;
E_000001a7cb608800 .event posedge, v000001a7cb621dd0_0;
E_000001a7cb608c00 .event anyedge, v000001a7cb7369d0_0, v000001a7cb736750_0, v000001a7cb73e010_0;
S_000001a7cb73dde0 .scope function.vec4.s8, "get_byte" "get_byte" 4 15, 4 15 0, S_000001a7cb73dc50;
 .timescale -9 -12;
; Variable get_byte is vec4 return value of scope S_000001a7cb73dde0
v000001a7cb73df70_0 .var "i", 1 0;
TD_tb_link_top.dut.u_master.get_byte ;
    %load/vec4 v000001a7cb73df70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 160, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 161, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 162, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 163, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_byte (store_vec4_to_lval)
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_000001a7cb613b30 .scope module, "u_slave" "slave_fsm" 3 13, 5 2 0, S_000001a7cb621c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_000001a7cb736a70 .param/l "ASSERT_ACK" 1 5 10, +C4<00000000000000000000000000000001>;
P_000001a7cb736aa8 .param/l "DROP_ACK" 1 5 10, +C4<00000000000000000000000000000011>;
P_000001a7cb736ae0 .param/l "HOLD_ACK" 1 5 10, +C4<00000000000000000000000000000010>;
P_000001a7cb736b18 .param/l "WAIT_REQ" 1 5 10, +C4<00000000000000000000000000000000>;
v000001a7cb6768b0_0 .var "ack", 0 0;
v000001a7cb676950_0 .net "clk", 0 0, v000001a7cb676ae0_0;  alias, 1 drivers
v000001a7cb677940_0 .net "data_in", 7 0, v000001a7cb621e70_0;  alias, 1 drivers
v000001a7cb676fe0_0 .var "last_byte", 7 0;
v000001a7cb676ea0_0 .var "next_state", 1 0;
v000001a7cb676c20_0 .net "req", 0 0, v000001a7cb736890_0;  alias, 1 drivers
v000001a7cb677080_0 .net "rst", 0 0, v000001a7cb676d60_0;  alias, 1 drivers
v000001a7cb677440_0 .var "state", 1 0;
E_000001a7cb609380 .event anyedge, v000001a7cb677440_0, v000001a7cb736890_0;
    .scope S_000001a7cb73dc50;
T_1 ;
    %wait E_000001a7cb608c00;
    %load/vec4 v000001a7cb7369d0_0;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7cb736890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7cb7366b0_0, 0, 1;
    %load/vec4 v000001a7cb736750_0;
    %store/vec4 v000001a7cb73df70_0, 0, 2;
    %callf/vec4 TD_tb_link_top.dut.u_master.get_byte, S_000001a7cb73dde0;
    %store/vec4 v000001a7cb621e70_0, 0, 8;
    %load/vec4 v000001a7cb7369d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7cb736890_0, 0, 1;
    %load/vec4 v000001a7cb73e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
T_1.6 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001a7cb73e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
T_1.8 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001a7cb736750_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
T_1.11 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7cb7366b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a7cb7367f0_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a7cb73dc50;
T_2 ;
    %wait E_000001a7cb608800;
    %load/vec4 v000001a7cb736930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a7cb7369d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7cb736750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a7cb7367f0_0;
    %assign/vec4 v000001a7cb7369d0_0, 0;
    %load/vec4 v000001a7cb7369d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001a7cb73e010_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001a7cb736750_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001a7cb736750_0, 0;
T_2.2 ;
    %load/vec4 v000001a7cb7369d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7cb736750_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a7cb613b30;
T_3 ;
    %wait E_000001a7cb609380;
    %load/vec4 v000001a7cb677440_0;
    %store/vec4 v000001a7cb676ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7cb6768b0_0, 0, 1;
    %load/vec4 v000001a7cb677440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001a7cb676c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a7cb676ea0_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7cb6768b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a7cb676ea0_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7cb6768b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001a7cb676ea0_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001a7cb676c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a7cb676ea0_0, 0, 2;
T_3.7 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a7cb613b30;
T_4 ;
    %wait E_000001a7cb608800;
    %load/vec4 v000001a7cb677080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a7cb677440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a7cb676fe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7cb676ea0_0;
    %assign/vec4 v000001a7cb677440_0, 0;
    %load/vec4 v000001a7cb677440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v000001a7cb676c20_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a7cb677940_0;
    %assign/vec4 v000001a7cb676fe0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a7cb621ab0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7cb676ae0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001a7cb621ab0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001a7cb676ae0_0;
    %inv;
    %store/vec4 v000001a7cb676ae0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a7cb621ab0;
T_7 ;
    %vpi_call 2 21 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001a7cb621ab0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7cb676d60_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a7cb608800;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7cb676d60_0, 0, 1;
T_8.2 ;
    %load/vec4 v000001a7cb677260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_000001a7cb608f40;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 33 "$display", "DONE pulse at time %0t", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
