Initializing gui preferences from file  /home/userdata/21mvd0086/.synopsys_dv_prefs.tcl
dc_shell> source dc_script_processor_mvt_period_1n.tcl
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db'
Loading db file '/home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db'
Error: Required argument 'attribute_name' was not found (CMD-007)
Error: Required argument 'attribute_value' was not found (CMD-007)
Error: unknown command 'default_threshold_voltage_group' (CMD-005)
Error: Required argument 'attribute_name' was not found (CMD-007)
Error: Required argument 'attribute_value' was not found (CMD-007)
Error: unknown command 'default_threshold_voltage_group' (CMD-005)
Error: The -lvth_groups value 'LVt' is an undefined threshold voltage group. (PWR-792)
Error: All the library cells in the specified low threshold voltage groups have dont_use attributes on them.  (PWR-854)
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Loading db file '/home/synopsys/installs/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/home/synopsys/installs/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Simple_Processor_Top_Top_Module.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Simple_Processor_Top_Top_Module.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/simple_processor_Top_Top.db:simple_processor_Top_Top'
Loaded 1 design.
Current design is 'simple_processor_Top_Top'.
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Simple_Processor_Top_Module.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Simple_Processor_Top_Module.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/simple_processor_Top.db:simple_processor_Top'
Loaded 1 design.
Current design is 'simple_processor_Top'.
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Decoders.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Decoders.v

Statistics for case statements in always block at line 5 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Decoders.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/dec3to8.db:dec3to8'
Loaded 2 designs.
Current design is 'dec3to8'.
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v

Statistics for case statements in always block at line 55 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
|            61            |    auto/auto     |
|            71            |    auto/auto     |
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 92 in file
        '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine controller_new line 37 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller_new line 46 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     opcode_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine controller_new line 92 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_12_april.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      R7out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R5out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      IRin_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       LdG_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       LdA_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR7_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR6_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR5_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR4_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR3_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR2_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR1_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      LdR0_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R6out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      Gout_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       IR_reg        | Latch |   9   |  Y  | N  | N  | N  | -  | -  | -  |
|      Done_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     Add_sub_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     DINout_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R0out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R1out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R2out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R3out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      R4out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/controller_new.db:controller_new'
Loaded 1 design.
Current design is 'controller_new'.
Loading verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Datapath_path_work_version_2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Datapath_path_work_version_2.v

Inferred memory devices in process
        in routine mux_10to1 line 43 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Datapath_path_work_version_2.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       Bus_reg       | Latch |   9   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine Register line 77 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Datapath_path_work_version_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine reg_G line 106 in file
                '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Datapath_path_work_version_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Z_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/datapath_register_array.db:datapath_register_array'
Loaded 12 designs.
Current design is 'datapath_register_array'.
Current design is 'simple_processor_Top_Top'.
Using operating conditions 'tt0p8v125c' found in library 'saed14hvt_tt0p8v125c'.

  Linking design 'simple_processor_Top_Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed14hvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_hvt/db_nldm/saed14hvt_tt0p8v125c.db
  saed14lvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_lvt/db_nldm/saed14lvt_tt0p8v125c.db
  saed14rvt_tt0p8v125c (library) /home/synopsys/SAED14nm_EDK/stdcell_rvt/db_nldm/saed14rvt_tt0p8v125c.db

Writing verilog file '/home/userdata/21mvd0086/Simple_Processor_Working/Logic_Synthesis_Work_Simulate/Logic_Optimization/Logic_Optimization/SP_opti/Simple_Processor_gtech.vs'.
 
****************************************
check_design summary:
Version:     O-2018.06-SP4
Date:        Thu May  5 14:43:15 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Feedthrough (LINT-29)                                           3
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                               2
    Connected to power or ground (LINT-32)                          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'simple_processor_Top_Top', net 'G8/G2_Datapath/add_top/Cout' driven by pin 'G8/G2_Datapath/add_top/add1/cout' has no loads. (LINT-2)
Warning: In design 'dec3to8_3bit', input port 'W[2]' is connected directly to output port 'Y[2]'. (LINT-29)
Warning: In design 'dec3to8_3bit', input port 'W[1]' is connected directly to output port 'Y[1]'. (LINT-29)
Warning: In design 'dec3to8_3bit', input port 'W[0]' is connected directly to output port 'Y[0]'. (LINT-29)
Warning: In design 'dec3to8', output port 'Y[1]' is connected directly to output port 'Y[0]'. (LINT-31)
Warning: In design 'carry_select_adder_4bit_slice', a pin on submodule 'rca1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 0. 
Warning: In design 'carry_select_adder_4bit_slice', a pin on submodule 'rca2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 1. 
Warning: In design 'dec3to8', output port 'Y[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'dec3to8', output port 'Y[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
        set on the port. (UID-401)
Current design is 'simple_processor_Top_Top'.
Current design is 'simple_processor_Top_Top'.
Current design is 'simple_processor_Top_Top'.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
Bus[0]
Bus[1]
Bus[2]
Bus[3]
Bus[4]
Bus[5]
Bus[6]
Bus[7]
Bus[8]
Done
G8/G1_Controller/Add_sub_reg/data_in
G8/G1_Controller/DINout_reg/data_in
G8/G1_Controller/Done_reg/data_in
G8/G1_Controller/Gout_reg/data_in
G8/G1_Controller/IR_reg[0]/data_in
G8/G1_Controller/IR_reg[1]/data_in
G8/G1_Controller/IR_reg[2]/data_in
G8/G1_Controller/IR_reg[3]/data_in
G8/G1_Controller/IR_reg[4]/data_in
G8/G1_Controller/IR_reg[5]/data_in
