Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb  6 18:41:25 2026
| Host         : Chaotic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          291         
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.007     -462.676                    291                 4129        0.080        0.000                      0                 4129        2.750        0.000                       0                  1605  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.007     -462.676                    291                 4129        0.080        0.000                      0                 4129        2.750        0.000                       0                  1605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          291  Failing Endpoints,  Worst Slack       -2.007ns,  Total Violation     -462.676ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.007ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.961ns (31.548%)  route 6.425ns (68.452%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.797    15.320    alu_main_n_75
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[12]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.313    id_ex_imm_reg[12]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 -2.007    

Slack (VIOLATED) :        -2.007ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.961ns (31.548%)  route 6.425ns (68.452%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.797    15.320    alu_main_n_75
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[13]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.313    id_ex_imm_reg[13]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 -2.007    

Slack (VIOLATED) :        -2.007ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.961ns (31.548%)  route 6.425ns (68.452%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.797    15.320    alu_main_n_75
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y92        FDRE                                         r  id_ex_imm_reg[14]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524    13.313    id_ex_imm_reg[14]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -15.320    
  -------------------------------------------------------------------
                         slack                                 -2.007    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_load_type_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 2.961ns (31.937%)  route 6.310ns (68.063%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 r  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.700    14.447    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_main/id_ex_branch_i_1_comp/O
                         net (fo=8, routed)           0.635    15.206    id_ex_reg_write
    SLICE_X104Y94        FDRE                                         r  id_ex_load_type_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.609    13.373    clk_IBUF_BUFG
    SLICE_X104Y94        FDRE                                         r  id_ex_load_type_reg[2]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        FDRE (Setup_fdre_C_R)       -0.524    13.237    id_ex_load_type_reg[2]
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_mem_to_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 2.961ns (31.937%)  route 6.310ns (68.063%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 r  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.700    14.447    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_main/id_ex_branch_i_1_comp/O
                         net (fo=8, routed)           0.635    15.206    id_ex_reg_write
    SLICE_X104Y94        FDRE                                         r  id_ex_mem_to_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.609    13.373    clk_IBUF_BUFG
    SLICE_X104Y94        FDRE                                         r  id_ex_mem_to_reg_reg/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y94        FDRE (Setup_fdre_C_R)       -0.524    13.237    id_ex_mem_to_reg_reg
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.961ns (31.762%)  route 6.361ns (68.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.733    15.257    alu_main_n_75
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.608    13.372    clk_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[15]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.429    13.331    id_ex_imm_reg[15]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.961ns (31.762%)  route 6.361ns (68.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.733    15.257    alu_main_n_75
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.608    13.372    clk_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[18]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.429    13.331    id_ex_imm_reg[18]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.961ns (31.762%)  route 6.361ns (68.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.733    15.257    alu_main_n_75
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.608    13.372    clk_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[19]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.429    13.331    id_ex_imm_reg[19]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.961ns (31.762%)  route 6.361ns (68.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.733    15.257    alu_main_n_75
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.608    13.372    clk_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[1]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.429    13.331    id_ex_imm_reg[1]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -1.926    

Slack (VIOLATED) :        -1.926ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            id_ex_imm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 2.961ns (31.762%)  route 6.361ns (68.238%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns = ( 13.372 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.861     5.935    clk_IBUF_BUFG
    SLICE_X109Y89        FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.456     6.391 r  ex_mem_rd_reg[4]/Q
                         net (fo=11, routed)          0.983     7.373    alu_main/ex_mem_rs2_reg[31]_1[4]
    SLICE_X106Y89        LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  alu_main/ex_mem_rs2[31]_i_6/O
                         net (fo=2, routed)           0.290     7.788    alu_main/ex_mem_rs2[31]_i_6_n_0
    SLICE_X106Y89        LUT6 (Prop_lut6_I0_O)        0.124     7.912 r  alu_main/ex_mem_rs2[31]_i_3/O
                         net (fo=32, routed)          0.927     8.839    alu_main/fwd/forward_b1__0
    SLICE_X113Y88        LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  alu_main/ex_mem_rs2[9]_i_1/O
                         net (fo=6, routed)           0.536     9.499    alu_main/ex_mem_alu_result_reg[9]
    SLICE_X112Y90        LUT4 (Prop_lut4_I3_O)        0.124     9.623 r  alu_main/ex_mem_alu_result[9]_i_3/O
                         net (fo=3, routed)           0.450    10.074    alu_main/alu_src_b_final[9]
    SLICE_X108Y91        LUT3 (Prop_lut3_I0_O)        0.124    10.198 r  alu_main/p_2_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.198    alu_main/p_2_out_carry__1_i_7_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.731 r  alu_main/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.731    alu_main/p_2_out_carry__1_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.848 r  alu_main/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.848    alu_main/p_2_out_carry__2_n_0
    SLICE_X108Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.965 r  alu_main/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.965    alu_main/p_2_out_carry__3_n_0
    SLICE_X108Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.082 r  alu_main/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.082    alu_main/p_2_out_carry__4_n_0
    SLICE_X108Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.405 r  alu_main/p_2_out_carry__5/O[1]
                         net (fo=1, routed)           0.347    11.752    alu_main/p_0_in[25]
    SLICE_X109Y95        LUT6 (Prop_lut6_I1_O)        0.306    12.058 r  alu_main/ex_mem_alu_result[25]_i_1/O
                         net (fo=2, routed)           0.642    12.700    alu_main/id_ex_func3_reg[0][25]
    SLICE_X109Y94        LUT4 (Prop_lut4_I0_O)        0.124    12.824 r  alu_main/if_id_instr[31]_i_14/O
                         net (fo=2, routed)           0.799    13.623    alu_main/if_id_instr[31]_i_14_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.124    13.747 f  alu_main/if_id_instr[31]_i_5/O
                         net (fo=4, routed)           0.653    14.400    alu_main/if_id_instr[31]_i_5_n_0
    SLICE_X106Y93        LUT4 (Prop_lut4_I0_O)        0.124    14.524 r  alu_main/id_ex_imm[21]_i_1_comp_1/O
                         net (fo=20, routed)          0.733    15.257    alu_main_n_75
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.608    13.372    clk_IBUF_BUFG
    SLICE_X105Y91        FDRE                                         r  id_ex_imm_reg[7]/C
                         clock pessimism              0.423    13.796    
                         clock uncertainty           -0.035    13.760    
    SLICE_X105Y91        FDRE (Setup_fdre_C_R)       -0.429    13.331    id_ex_imm_reg[7]
  -------------------------------------------------------------------
                         required time                         13.331    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.605     1.691    clk_IBUF_BUFG
    SLICE_X97Y88         FDRE                                         r  ex_mem_rs2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  ex_mem_rs2_reg[13]/Q
                         net (fo=4, routed)           0.099     1.931    dmem/mem_reg_0_255_13_13/D
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.875     2.217    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.510     1.707    
    SLICE_X94Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.851    dmem/mem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[18]/Q
                         net (fo=4, routed)           0.100     1.933    dmem/mem_reg_0_255_18_18/D
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_18_18/WCLK
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.852    dmem/mem_reg_0_255_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[28]/Q
                         net (fo=4, routed)           0.101     1.934    dmem/mem_reg_0_255_28_28/D
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_28_28/WCLK
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_D/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.852    dmem/mem_reg_0_255_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.605     1.691    clk_IBUF_BUFG
    SLICE_X97Y88         FDRE                                         r  ex_mem_rs2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  ex_mem_rs2_reg[13]/Q
                         net (fo=4, routed)           0.099     1.931    dmem/mem_reg_0_255_13_13/D
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.875     2.217    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.510     1.707    
    SLICE_X94Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.812    dmem/mem_reg_0_255_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_18_18/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[18]/Q
                         net (fo=4, routed)           0.100     1.933    dmem/mem_reg_0_255_18_18/D
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_18_18/WCLK
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_B/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.813    dmem/mem_reg_0_255_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_28_28/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[28]/Q
                         net (fo=4, routed)           0.101     1.934    dmem/mem_reg_0_255_28_28/D
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_28_28/WCLK
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_B/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.813    dmem/mem_reg_0_255_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.605     1.691    clk_IBUF_BUFG
    SLICE_X97Y88         FDRE                                         r  ex_mem_rs2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDRE (Prop_fdre_C_Q)         0.141     1.832 r  ex_mem_rs2_reg[13]/Q
                         net (fo=4, routed)           0.099     1.931    dmem/mem_reg_0_255_13_13/D
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.875     2.217    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X94Y88         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.510     1.707    
    SLICE_X94Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.808    dmem/mem_reg_0_255_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[18]/Q
                         net (fo=4, routed)           0.100     1.933    dmem/mem_reg_0_255_18_18/D
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_18_18/WCLK
    SLICE_X94Y90         RAMS64E                                      r  dmem/mem_reg_0_255_18_18/RAMS64E_C/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y90         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.809    dmem/mem_reg_0_255_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_28_28/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.606     1.692    clk_IBUF_BUFG
    SLICE_X97Y91         FDRE                                         r  ex_mem_rs2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     1.833 r  ex_mem_rs2_reg[28]/Q
                         net (fo=4, routed)           0.101     1.934    dmem/mem_reg_0_255_28_28/D
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_28_28/WCLK
    SLICE_X94Y91         RAMS64E                                      r  dmem/mem_reg_0_255_28_28/RAMS64E_C/CLK
                         clock pessimism             -0.510     1.708    
    SLICE_X94Y91         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.809    dmem/mem_reg_0_255_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X95Y93         FDRE                                         r  ex_mem_rs2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y93         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  ex_mem_rs2_reg[29]/Q
                         net (fo=4, routed)           0.168     2.002    dmem/mem_reg_0_255_29_29/D
    SLICE_X92Y93         RAMS64E                                      r  dmem/mem_reg_0_255_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.876     2.218    dmem/mem_reg_0_255_29_29/WCLK
    SLICE_X92Y93         RAMS64E                                      r  dmem/mem_reg_0_255_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.490     1.728    
    SLICE_X92Y93         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.872    dmem/mem_reg_0_255_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X109Y86   ex_mem_alu_result_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X108Y86   ex_mem_alu_result_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X110Y86   ex_mem_alu_result_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X111Y93   ex_mem_alu_result_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X110Y88   ex_mem_alu_result_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X110Y91   ex_mem_alu_result_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X110Y89   ex_mem_alu_result_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X109Y94   ex_mem_alu_result_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X109Y91   ex_mem_alu_result_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X92Y88    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X92Y88    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X102Y87   dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X92Y88    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X92Y88    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 if_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.075ns (51.928%)  route 3.773ns (48.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.784     5.858    clk_IBUF_BUFG
    SLICE_X102Y92        FDRE                                         r  if_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDRE (Prop_fdre_C_Q)         0.518     6.376 r  if_pc_reg[3]/Q
                         net (fo=54, routed)          3.773    10.148    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.706 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.706    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 3.986ns (51.934%)  route 3.689ns (48.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.783     5.857    clk_IBUF_BUFG
    SLICE_X105Y90        FDRE                                         r  if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.456     6.313 r  if_pc_reg[2]/Q
                         net (fo=33, routed)          3.689    10.002    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.531 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.531    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.090ns (54.029%)  route 3.480ns (45.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.783     5.857    clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  if_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518     6.375 r  if_pc_reg[4]/Q
                         net (fo=97, routed)          3.480     9.855    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.427 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.427    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 4.099ns (62.501%)  route 2.459ns (37.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.783     5.857    clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  if_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.518     6.375 r  if_pc_reg[5]/Q
                         net (fo=96, routed)          2.459     8.834    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.415 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.415    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 if_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.445ns (64.826%)  route 0.784ns (35.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  if_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  if_pc_reg[5]/Q
                         net (fo=96, routed)          0.784     2.641    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.923 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.923    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.437ns (53.852%)  route 1.231ns (46.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  if_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  if_pc_reg[4]/Q
                         net (fo=97, routed)          1.231     3.088    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.361 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.361    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.372ns (50.032%)  route 1.370ns (49.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X105Y90        FDRE                                         r  if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  if_pc_reg[2]/Q
                         net (fo=33, routed)          1.370     3.204    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.435 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.435    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.422ns (50.250%)  route 1.408ns (49.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X102Y92        FDRE                                         r  if_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y92        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  if_pc_reg[3]/Q
                         net (fo=54, routed)          1.408     3.265    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.523 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.523    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1528 Endpoints
Min Delay          1528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[21][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.328ns  (logic 1.542ns (13.615%)  route 9.785ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.785    11.328    regs/rst_IBUF
    SLICE_X96Y80         FDRE                                         r  regs/regs_reg[21][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X96Y80         FDRE                                         r  regs/regs_reg[21][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[31][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.328ns  (logic 1.542ns (13.615%)  route 9.785ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.785    11.328    regs/rst_IBUF
    SLICE_X97Y80         FDRE                                         r  regs/regs_reg[31][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X97Y80         FDRE                                         r  regs/regs_reg[31][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[22][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[22][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[22][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[22][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X96Y79         FDRE                                         r  regs/regs_reg[22][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[30][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[30][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[30][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.182ns  (logic 1.542ns (13.793%)  route 9.639ns (86.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.639    11.182    regs/rst_IBUF
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X97Y79         FDRE                                         r  regs/regs_reg[30][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.152ns  (logic 1.542ns (13.830%)  route 9.610ns (86.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        9.610    11.152    regs/rst_IBUF
    SLICE_X95Y79         FDRE                                         r  regs/regs_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        1.597     5.361    regs/clk_IBUF_BUFG
    SLICE_X95Y79         FDRE                                         r  regs/regs_reg[1][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[24][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.309ns (24.834%)  route 0.937ns (75.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        0.937     1.246    regs/rst_IBUF
    SLICE_X110Y101       FDRE                                         r  regs/regs_reg[24][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.995     2.337    regs/clk_IBUF_BUFG
    SLICE_X110Y101       FDRE                                         r  regs/regs_reg[24][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[4][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.309ns (23.868%)  route 0.987ns (76.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        0.987     1.297    regs/rst_IBUF
    SLICE_X107Y102       FDRE                                         r  regs/regs_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X107Y102       FDRE                                         r  regs/regs_reg[4][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[8][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.309ns (23.788%)  route 0.991ns (76.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        0.991     1.301    regs/rst_IBUF
    SLICE_X106Y102       FDRE                                         r  regs/regs_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X106Y102       FDRE                                         r  regs/regs_reg[8][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[2][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.309ns (23.572%)  route 1.003ns (76.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.003     1.313    regs/rst_IBUF
    SLICE_X108Y102       FDRE                                         r  regs/regs_reg[2][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  regs/regs_reg[2][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[26][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.309ns (23.421%)  route 1.012ns (76.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.012     1.321    regs/rst_IBUF
    SLICE_X107Y101       FDRE                                         r  regs/regs_reg[26][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X107Y101       FDRE                                         r  regs/regs_reg[26][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[28][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.309ns (23.344%)  route 1.016ns (76.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.016     1.326    regs/rst_IBUF
    SLICE_X106Y101       FDRE                                         r  regs/regs_reg[28][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  regs/regs_reg[28][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[20][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.309ns (21.500%)  route 1.130ns (78.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.130     1.439    regs/rst_IBUF
    SLICE_X108Y100       FDRE                                         r  regs/regs_reg[20][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  regs/regs_reg[20][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[10][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.309ns (21.464%)  route 1.132ns (78.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.132     1.442    regs/rst_IBUF
    SLICE_X108Y101       FDRE                                         r  regs/regs_reg[10][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X108Y101       FDRE                                         r  regs/regs_reg[10][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[14][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.309ns (21.464%)  route 1.132ns (78.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.132     1.442    regs/rst_IBUF
    SLICE_X109Y101       FDRE                                         r  regs/regs_reg[14][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.992     2.334    regs/clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  regs/regs_reg[14][18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            if_pc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.309ns (19.726%)  route 1.259ns (80.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1052, routed)        1.259     1.569    rst_IBUF
    SLICE_X104Y95        FDRE                                         r  if_pc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1604, routed)        0.879     2.221    clk_IBUF_BUFG
    SLICE_X104Y95        FDRE                                         r  if_pc_reg[26]/C





