<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/AMD64BaseAssembler.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64Assembler.java.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MacroAssembler.java.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/AMD64BaseAssembler.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 1,7 ***</span>
  /*
<span class="line-modified">!  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
<span class="line-new-header">--- 1,7 ---</span>
  /*
<span class="line-modified">!  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
</pre>
<hr />
<pre>
<span class="line-old-header">*** 289,24 ***</span>
<span class="line-new-header">--- 289,30 ---</span>
  
      protected final void rexw() {
          emitByte(Prefix.REXW);
      }
  
<span class="line-added">+     private static boolean isInvalidEncoding(Register reg) {</span>
<span class="line-added">+         return Register.None.equals(reg) || AMD64.rip.equals(reg);</span>
<span class="line-added">+     }</span>
<span class="line-added">+ </span>
      protected final void prefix(Register reg) {
          prefix(reg, false);
      }
  
      protected final void prefix(Register reg, boolean byteinst) {
<span class="line-added">+         assert !isInvalidEncoding(reg);</span>
          int regEnc = reg.encoding;
          if (regEnc &gt;= 8) {
              emitByte(Prefix.REXB);
          } else if (byteinst &amp;&amp; regEnc &gt;= 4) {
              emitByte(Prefix.REX);
          }
      }
  
      protected final void prefixq(Register reg) {
<span class="line-added">+         assert !isInvalidEncoding(reg);</span>
          if (reg.encoding &lt; 8) {
              emitByte(Prefix.REXW);
          } else {
              emitByte(Prefix.REXWB);
          }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 315,10 ***</span>
<span class="line-new-header">--- 321,11 ---</span>
      protected final void prefix(Register dst, Register src) {
          prefix(dst, false, src, false);
      }
  
      protected final void prefix(Register dst, boolean dstIsByte, Register src, boolean srcIsByte) {
<span class="line-added">+         assert !isInvalidEncoding(dst) &amp;&amp; !isInvalidEncoding(src);</span>
          int dstEnc = dst.encoding;
          int srcEnc = src.encoding;
          if (dstEnc &lt; 8) {
              if (srcEnc &gt;= 8) {
                  emitByte(Prefix.REXB);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 337,10 ***</span>
<span class="line-new-header">--- 344,11 ---</span>
      /**
       * Creates prefix for the operands. If the given operands exceed 3 bits, the 4th bit is encoded
       * in the prefix.
       */
      protected final void prefixq(Register reg, Register rm) {
<span class="line-added">+         assert !isInvalidEncoding(reg) &amp;&amp; !isInvalidEncoding(rm);</span>
          int regEnc = reg.encoding;
          int rmEnc = rm.encoding;
          if (regEnc &lt; 8) {
              if (rmEnc &lt; 8) {
                  emitByte(Prefix.REXW);
</pre>
<hr />
<pre>
<span class="line-old-header">*** 354,14 ***</span>
                  emitByte(Prefix.REXWRB);
              }
          }
      }
  
<span class="line-modified">!     private static boolean needsRex(Register reg) {</span>
          return reg.encoding &gt;= MinEncodingNeedsRex;
      }
  
      protected final void prefix(AMD64Address adr) {
          if (needsRex(adr.getBase())) {
              if (needsRex(adr.getIndex())) {
                  emitByte(Prefix.REXXB);
              } else {
<span class="line-new-header">--- 362,19 ---</span>
                  emitByte(Prefix.REXWRB);
              }
          }
      }
  
<span class="line-modified">!     protected static boolean needsRex(Register reg) {</span>
<span class="line-added">+         // rip is excluded implicitly.</span>
          return reg.encoding &gt;= MinEncodingNeedsRex;
      }
  
<span class="line-added">+     protected static boolean needsRex(Register src, boolean srcIsByte) {</span>
<span class="line-added">+         return srcIsByte ? src.encoding &gt;= 4 : needsRex(src);</span>
<span class="line-added">+     }</span>
<span class="line-added">+ </span>
      protected final void prefix(AMD64Address adr) {
          if (needsRex(adr.getBase())) {
              if (needsRex(adr.getIndex())) {
                  emitByte(Prefix.REXXB);
              } else {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 397,10 ***</span>
<span class="line-new-header">--- 410,11 ---</span>
      protected void prefix(AMD64Address adr, Register reg) {
          prefix(adr, reg, false);
      }
  
      protected void prefix(AMD64Address adr, Register reg, boolean byteinst) {
<span class="line-added">+         assert !isInvalidEncoding(reg);</span>
          if (reg.encoding &lt; 8) {
              if (needsRex(adr.getBase())) {
                  if (needsRex(adr.getIndex())) {
                      emitByte(Prefix.REXXB);
                  } else {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 429,10 ***</span>
<span class="line-new-header">--- 443,11 ---</span>
              }
          }
      }
  
      protected void prefixq(AMD64Address adr, Register src) {
<span class="line-added">+         assert !isInvalidEncoding(src);</span>
          if (src.encoding &lt; 8) {
              if (needsRex(adr.getBase())) {
                  if (needsRex(adr.getIndex())) {
                      emitByte(Prefix.REXWXB);
                  } else {
</pre>
<hr />
<pre>
<span class="line-old-header">*** 466,10 ***</span>
<span class="line-new-header">--- 481,11 ---</span>
       * Get RXB bits for register-register instruction. In that encoding, ModRM.rm contains a
       * register index. The R bit extends the ModRM.reg field and the B bit extends the ModRM.rm
       * field. The X bit must be 0.
       */
      protected static int getRXB(Register reg, Register rm) {
<span class="line-added">+         assert !isInvalidEncoding(rm) &amp;&amp; !isInvalidEncoding(reg);</span>
          int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
          rxb |= (rm == null ? 0 : rm.encoding &amp; 0x08) &gt;&gt; 3;
          return rxb;
      }
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 479,15 ***</span>
       * ModRM.rm contains the base register: In that case, B extends the ModRM.rm field and X = 0.
       * &lt;br&gt;
       * There is an SIB byte: In that case, X extends SIB.index and B extends SIB.base.
       */
      protected static int getRXB(Register reg, AMD64Address rm) {
          int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
<span class="line-modified">!         if (!rm.getIndex().equals(Register.None)) {</span>
              rxb |= (rm.getIndex().encoding &amp; 0x08) &gt;&gt; 2;
          }
<span class="line-modified">!         if (!rm.getBase().equals(Register.None)) {</span>
              rxb |= (rm.getBase().encoding &amp; 0x08) &gt;&gt; 3;
          }
          return rxb;
      }
  
<span class="line-new-header">--- 495,16 ---</span>
       * ModRM.rm contains the base register: In that case, B extends the ModRM.rm field and X = 0.
       * &lt;br&gt;
       * There is an SIB byte: In that case, X extends SIB.index and B extends SIB.base.
       */
      protected static int getRXB(Register reg, AMD64Address rm) {
<span class="line-added">+         assert !isInvalidEncoding(reg);</span>
          int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
<span class="line-modified">!         if (!isInvalidEncoding(rm.getIndex())) {</span>
              rxb |= (rm.getIndex().encoding &amp; 0x08) &gt;&gt; 2;
          }
<span class="line-modified">!         if (!isInvalidEncoding(rm.getBase())) {</span>
              rxb |= (rm.getBase().encoding &amp; 0x08) &gt;&gt; 3;
          }
          return rxb;
      }
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 496,19 ***</span>
<span class="line-new-header">--- 513,21 ---</span>
       * &lt;p&gt;
       * Format: [ 11 reg r/m ]
       */
      protected final void emitModRM(int reg, Register rm) {
          assert (reg &amp; 0x07) == reg;
<span class="line-added">+         assert !isInvalidEncoding(rm);</span>
          emitByte(0xC0 | (reg &lt;&lt; 3) | (rm.encoding &amp; 0x07));
      }
  
      /**
       * Emit the ModR/M byte for two register operands.
       * &lt;p&gt;
       * Format: [ 11 reg r/m ]
       */
      protected final void emitModRM(Register reg, Register rm) {
<span class="line-added">+         assert !isInvalidEncoding(reg);</span>
          emitModRM(reg.encoding &amp; 0x07, rm);
      }
  
      public static final int DEFAULT_DISP8_SCALE = 1;
  
</pre>
<hr />
<pre>
<span class="line-old-header">*** 516,25 ***</span>
       * Emits the ModR/M byte and optionally the SIB byte for one register and one memory operand.
       *
       * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
       */
      protected final void emitOperandHelper(Register reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize) {
<span class="line-modified">!         assert !reg.equals(Register.None);</span>
          emitOperandHelper(encode(reg), addr, force4Byte, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(int reg, AMD64Address addr, int additionalInstructionSize) {
          emitOperandHelper(reg, addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize) {
<span class="line-modified">!         assert !reg.equals(Register.None);</span>
          emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize, int evexDisp8Scale) {
<span class="line-modified">!         assert !reg.equals(Register.None);</span>
          emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, evexDisp8Scale);
      }
  
      /**
       * Emits the ModR/M byte and optionally the SIB byte for one memory operand and an opcode
<span class="line-new-header">--- 535,25 ---</span>
       * Emits the ModR/M byte and optionally the SIB byte for one register and one memory operand.
       *
       * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
       */
      protected final void emitOperandHelper(Register reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize) {
<span class="line-modified">!         assert !isInvalidEncoding(reg);</span>
          emitOperandHelper(encode(reg), addr, force4Byte, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(int reg, AMD64Address addr, int additionalInstructionSize) {
          emitOperandHelper(reg, addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize) {
<span class="line-modified">!         assert !isInvalidEncoding(reg);</span>
          emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
      }
  
      protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize, int evexDisp8Scale) {
<span class="line-modified">!         assert !isInvalidEncoding(reg);</span>
          emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, evexDisp8Scale);
      }
  
      /**
       * Emits the ModR/M byte and optionally the SIB byte for one memory operand and an opcode
</pre>
<hr />
<pre>
<span class="line-old-header">*** 557,11 ***</span>
  
          Scale scale = addr.getScale();
          int disp = addr.getDisplacement();
  
          if (base.equals(AMD64.rip)) { // also matches addresses returned by getPlaceholder()
<span class="line-modified">!             // [00 000 101] disp32</span>
              assert index.equals(Register.None) : &quot;cannot use RIP relative addressing with index register&quot;;
              emitByte(0x05 | regenc);
              if (codePatchingAnnotationConsumer != null &amp;&amp; addr.instructionStartPosition &gt;= 0) {
                  codePatchingAnnotationConsumer.accept(new OperandDataAnnotation(addr.instructionStartPosition, position(), 4, position() + 4 + additionalInstructionSize));
              }
<span class="line-new-header">--- 576,11 ---</span>
  
          Scale scale = addr.getScale();
          int disp = addr.getDisplacement();
  
          if (base.equals(AMD64.rip)) { // also matches addresses returned by getPlaceholder()
<span class="line-modified">!             // [00 reg 101] disp32</span>
              assert index.equals(Register.None) : &quot;cannot use RIP relative addressing with index register&quot;;
              emitByte(0x05 | regenc);
              if (codePatchingAnnotationConsumer != null &amp;&amp; addr.instructionStartPosition &gt;= 0) {
                  codePatchingAnnotationConsumer.accept(new OperandDataAnnotation(addr.instructionStartPosition, position(), 4, position() + 4 + additionalInstructionSize));
              }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 1035,10 ***</span>
<span class="line-new-header">--- 1054,21 ---</span>
                      throw GraalError.shouldNotReachHere(&quot;Unsupported vector size.&quot;);
              }
          }
      }
  
<span class="line-added">+     public static final class EVEXComparisonPredicate {</span>
<span class="line-added">+         public static final int EQ = 0;</span>
<span class="line-added">+         public static final int LT = 1;</span>
<span class="line-added">+         public static final int LE = 2;</span>
<span class="line-added">+         public static final int FALSE = 3;</span>
<span class="line-added">+         public static final int NEQ = 4;</span>
<span class="line-added">+         public static final int NLT = 5;</span>
<span class="line-added">+         public static final int NLE = 6;</span>
<span class="line-added">+         public static final int TRUE = 7;</span>
<span class="line-added">+     }</span>
<span class="line-added">+ </span>
   // @formatter:off
   //
   // Instruction Format and EVEX illustrated below (optional []):
   //
   // #of bytes:      4       1       1       1       1,2,4       1
</pre>
<center><a href="AMD64Assembler.java.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MacroAssembler.java.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>