// Seed: 3260014476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  assign id_5 = 1;
  wire id_11 = id_8;
  wire id_12, id_13;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6
  ); id_7(
      .id_0(id_1), .id_1(id_3), .id_2(1'd0), .id_3(1), .id_4(1), .id_5({id_0{1'h0}})
  );
endmodule
