<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.19 2011-06-20</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_c_t_count = PERIOD TIMEGRP &quot;c_t/count&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>4137697634553</twItemCnt><twErrCntSetup>206</twErrCntSetup><twErrCntEndPt>206</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7324</twEndPtCnt><twPathErrCnt>4127278837968</twPathErrCnt><twMinPer>26.780</twMinPer></twConstHead><twPathRptBanner iPaths="152371542415" iCriticalPaths="152348815008" sType="EndPoint">Paths for end point cpu_t/stage_if/pc_19 (SLICE_X18Y52.D6), 152371542415 paths
</twPathRptBanner><twPathRpt anchorID="5"><twConstPath anchorID="6" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.780</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_19</twDest><twTotPathDel>26.684</twTotPathDel><twClkSkew dest = "0.330" src = "0.391">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_19</twDest><twLogLvls>18</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;19&gt;</twComp><twBEL>][8246_2278</twBEL><twBEL>cpu_t/stage_if/pc_19</twBEL></twPathDel><twLogDel>16.511</twLogDel><twRouteDel>10.173</twRouteDel><twTotDel>26.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.780</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_19</twDest><twTotPathDel>26.684</twTotPathDel><twClkSkew dest = "0.330" src = "0.391">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_19</twDest><twLogLvls>18</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;19&gt;</twComp><twBEL>][8246_2278</twBEL><twBEL>cpu_t/stage_if/pc_19</twBEL></twPathDel><twLogDel>16.511</twLogDel><twRouteDel>10.173</twRouteDel><twTotDel>26.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.780</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_19</twDest><twTotPathDel>26.684</twTotPathDel><twClkSkew dest = "0.330" src = "0.391">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_19</twDest><twLogLvls>18</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;19&gt;</twComp><twBEL>][8246_2278</twBEL><twBEL>cpu_t/stage_if/pc_19</twBEL></twPathDel><twLogDel>16.511</twLogDel><twRouteDel>10.173</twRouteDel><twTotDel>26.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50790521289" iCriticalPaths="50747344128" sType="EndPoint">Paths for end point cpu_t/stage_if/pc_6 (SLICE_X18Y51.C3), 50790521289 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.674</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_6</twDest><twTotPathDel>26.580</twTotPathDel><twClkSkew dest = "0.332" src = "0.391">0.059</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_6</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;6&gt;</twComp><twBEL>][8181_2226</twBEL><twBEL>cpu_t/stage_if/pc_6</twBEL></twPathDel><twLogDel>16.206</twLogDel><twRouteDel>10.374</twRouteDel><twTotDel>26.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.674</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_6</twDest><twTotPathDel>26.580</twTotPathDel><twClkSkew dest = "0.332" src = "0.391">0.059</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_6</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;6&gt;</twComp><twBEL>][8181_2226</twBEL><twBEL>cpu_t/stage_if/pc_6</twBEL></twPathDel><twLogDel>16.206</twLogDel><twRouteDel>10.374</twRouteDel><twTotDel>26.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.674</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_6</twDest><twTotPathDel>26.580</twTotPathDel><twClkSkew dest = "0.332" src = "0.391">0.059</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_6</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>cpu_t/stage_if/pc&lt;6&gt;</twComp><twBEL>][8181_2226</twBEL><twBEL>cpu_t/stage_if/pc_6</twBEL></twPathDel><twLogDel>16.206</twLogDel><twRouteDel>10.374</twRouteDel><twTotDel>26.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="82046219623" iCriticalPaths="82031255712" sType="EndPoint">Paths for end point cpu_t/stage_if/pc_10 (SLICE_X19Y50.C3), 82046219623 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.615</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_10</twDest><twTotPathDel>26.523</twTotPathDel><twClkSkew dest = "0.334" src = "0.391">0.057</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_10</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>cpu_t/stage_if/pc&lt;10&gt;</twComp><twBEL>][8201_2242</twBEL><twBEL>cpu_t/stage_if/pc_10</twBEL></twPathDel><twLogDel>16.351</twLogDel><twRouteDel>10.172</twRouteDel><twTotDel>26.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.615</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_10</twDest><twTotPathDel>26.523</twTotPathDel><twClkSkew dest = "0.334" src = "0.391">0.057</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_10</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>cpu_t/stage_if/pc&lt;10&gt;</twComp><twBEL>][8201_2242</twBEL><twBEL>cpu_t/stage_if/pc_10</twBEL></twPathDel><twLogDel>16.351</twLogDel><twRouteDel>10.172</twRouteDel><twTotDel>26.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.615</twSlack><twSrc BELType="RAM">cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_10</twDest><twTotPathDel>26.523</twTotPathDel><twClkSkew dest = "0.334" src = "0.391">0.057</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu_t/stage_id/Mram_rf1</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_10</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB8_X1Y20.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>RAMB8_X1Y20.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>cpu_t/stage_id/Mram_rf1</twComp><twBEL>cpu_t/stage_id/Mram_rf1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>cpu_t/idex_rfb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1828_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>lut1828_42</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut1827_41</twComp><twBEL>lut1829_43</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>][14476_44</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y9.P40</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.748</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163</twComp><twBEL>cpu_t/stage_ex/Mmult_n0163</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.C23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n0163_P40_to_cpu_t/stage_ex/Mmult_n01631</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y10.PCOUT1</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631</twComp><twBEL>cpu_t/stage_ex/Mmult_n01631</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y11.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01631_PCOUT_to_cpu_t/stage_ex/Mmult_n01632_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y11.P34</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632</twComp><twBEL>cpu_t/stage_ex/Mmult_n01632</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y12.C17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01632_P34_to_cpu_t/stage_ex/Mmult_n01633</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y12.P28</twSite><twDelType>Tdspdo_C_P</twDelType><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>cpu_t/stage_ex/Mmult_n01633</twComp><twBEL>cpu_t/stage_ex/Mmult_n01633</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>cpu_t/stage_ex/n0163&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6979_940</twComp><twBEL>lut6979_940</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>lut6979_940</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6981_942</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>lut6981_942</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6982_943</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>lut6982_943</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut6976_937</twComp><twBEL>lut6983_944</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>lut6983_944</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_ex/p_alu_r&lt;8&gt;</twComp><twBEL>lut7072_1061_SW0_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N1951</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_if/p_inst_0_BRB12</twComp><twBEL>lut7163_1156</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>lut7163_1156</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_t/stage_id/p_pc&lt;23&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_A52</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y49.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twComp><twBEL>cpu_t/stage_if/Mmux_next_pc_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>cpu_t/stage_if/next_pc&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>cpu_t/stage_if/pc&lt;10&gt;</twComp><twBEL>][8201_2242</twBEL><twBEL>cpu_t/stage_if/pc_10</twBEL></twPathDel><twLogDel>16.351</twLogDel><twRouteDel>10.172</twRouteDel><twTotDel>26.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_c_t_count = PERIOD TIMEGRP &quot;c_t/count&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point arbiter_t/ram_t/data_array/Mram_RAM4 (RAMB16_X1Y10.DIA2), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">arbiter_t/ram_t/sram_t/idata_29</twSrc><twDest BELType="RAM">arbiter_t/ram_t/data_array/Mram_RAM4</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.118" src = "0.114">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>arbiter_t/ram_t/sram_t/idata_29</twSrc><twDest BELType='RAM'>arbiter_t/ram_t/data_array/Mram_RAM4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="30.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>arbiter_t/ram_t/sram_t/idata&lt;31&gt;</twComp><twBEL>arbiter_t/ram_t/sram_t/idata_29</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.DIA2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>arbiter_t/ram_t/sram_t/idata&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y10.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>arbiter_t/ram_t/data_array/Mram_RAM4</twComp><twBEL>arbiter_t/ram_t/data_array/Mram_RAM4</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">c_t/count_BUFG</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point arbiter_t/ram_t/data_array/Mram_RAM4 (RAMB16_X1Y10.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">arbiter_t/ram_t/sram_t/idata_30</twSrc><twDest BELType="RAM">arbiter_t/ram_t/data_array/Mram_RAM4</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.118" src = "0.114">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>arbiter_t/ram_t/sram_t/idata_30</twSrc><twDest BELType='RAM'>arbiter_t/ram_t/data_array/Mram_RAM4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="30.000">c_t/count_BUFG</twSrcClk><twPathDel><twSite>SLICE_X33Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>arbiter_t/ram_t/sram_t/idata&lt;31&gt;</twComp><twBEL>arbiter_t/ram_t/sram_t/idata_30</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.DIA3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>arbiter_t/ram_t/sram_t/idata&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y10.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>arbiter_t/ram_t/data_array/Mram_RAM4</twComp><twBEL>arbiter_t/ram_t/data_array/Mram_RAM4</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.227</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">c_t/count_BUFG</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu_t/stage_if/pc_0_BRB1 (SLICE_X17Y14.A5), 20 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">d_t/count_23</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_0_BRB1</twDest><twTotPathDel>1.029</twTotPathDel><twClkSkew dest = "1.738" src = "1.116">-0.622</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>d_t/count_23</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_0_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>d_t/count&lt;23&gt;</twComp><twBEL>d_t/count_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>d_t/count&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2863_203</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>lut2863_203</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2866_206</twBEL><twBEL>cpu_t/stage_if/pc_0_BRB1</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>1.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">d_t/count_2</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_0_BRB1</twDest><twTotPathDel>1.043</twTotPathDel><twClkSkew dest = "1.738" src = "1.116">-0.622</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>d_t/count_2</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_0_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>d_t/count&lt;3&gt;</twComp><twBEL>d_t/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>d_t/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2863_203</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>lut2863_203</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2866_206</twBEL><twBEL>cpu_t/stage_if/pc_0_BRB1</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.472</twRouteDel><twTotDel>1.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">d_t/count_10</twSrc><twDest BELType="FF">cpu_t/stage_if/pc_0_BRB1</twDest><twTotPathDel>1.089</twTotPathDel><twClkSkew dest = "1.738" src = "1.118">-0.620</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>d_t/count_10</twSrc><twDest BELType='FF'>cpu_t/stage_if/pc_0_BRB1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X16Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>d_t/count&lt;11&gt;</twComp><twBEL>d_t/count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>d_t/count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2861_201</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>lut2861_201</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2863_203</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>lut2863_203</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cpu_t/stage_if/pc_0_BRB1</twComp><twBEL>lut2866_206</twBEL><twBEL>cpu_t/stage_if/pc_0_BRB1</twBEL></twPathDel><twLogDel>0.727</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>1.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">c_t/count_BUFG</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_c_t_count = PERIOD TIMEGRP &quot;c_t/count&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="arbiter_t/ram_t/data_array/Mram_RAM1/CLKA" logResource="arbiter_t/ram_t/data_array/Mram_RAM1/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="c_t/count_BUFG"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="arbiter_t/ram_t/data_array/Mram_RAM1/CLKB" logResource="arbiter_t/ram_t/data_array/Mram_RAM1/CLKB" locationPin="RAMB16_X1Y16.CLKB" clockNet="c_t/count_BUFG"/><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.876" period="20.000" constraintValue="20.000" deviceLimit="3.124" freqLimit="320.102" physResource="arbiter_t/ram_t/data_array/Mram_RAM2/CLKA" logResource="arbiter_t/ram_t/data_array/Mram_RAM2/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="c_t/count_BUFG"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="37">1</twUnmetConstCnt><twDataSheet anchorID="38" twNameLen="15"><twClk2SUList anchorID="39" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>0.898</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="40"><twErrCnt>206</twErrCnt><twScore>746154</twScore><twSetupScore>746154</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4137697634553</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13905</twConnCnt></twConstCov><twStats anchorID="41"><twMinPer>26.780</twMinPer><twFootnote number="1" /><twMaxFreq>37.341</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 25 10:48:25 2012 </twTimestamp></twFoot><twClientInfo anchorID="42"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 273 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
