#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 17:57:12 2025
# Process ID: 2128
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21864 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run impl_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
connect_debug_port u_ila_0/clk [get_nets [list clk_wiz_inst/inst/clk_50m ]]
connect_debug_port u_ila_1/clk [get_nets [list ov5640_top_inst/cfg_clk_BUFG ]]
connect_debug_port u_ila_2/clk [get_nets [list clk_wiz_inst/inst/clk_25m ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ddr_data_inst/byte4_tx_cnt[0]} {ddr_data_inst/byte4_tx_cnt[1]} {ddr_data_inst/byte4_tx_cnt[2]} {ddr_data_inst/byte4_tx_cnt[3]} {ddr_data_inst/byte4_tx_cnt[4]} {ddr_data_inst/byte4_tx_cnt[5]} {ddr_data_inst/byte4_tx_cnt[6]} {ddr_data_inst/byte4_tx_cnt[7]} {ddr_data_inst/byte4_tx_cnt[8]} {ddr_data_inst/byte4_tx_cnt[9]} {ddr_data_inst/byte4_tx_cnt[10]} {ddr_data_inst/byte4_tx_cnt[11]} {ddr_data_inst/byte4_tx_cnt[12]} {ddr_data_inst/byte4_tx_cnt[13]} {ddr_data_inst/byte4_tx_cnt[14]} {ddr_data_inst/byte4_tx_cnt[15]} {ddr_data_inst/byte4_tx_cnt[16]} {ddr_data_inst/byte4_tx_cnt[17]} {ddr_data_inst/byte4_tx_cnt[18]} {ddr_data_inst/byte4_tx_cnt[19]} {ddr_data_inst/byte4_tx_cnt[20]} {ddr_data_inst/byte4_tx_cnt[21]} {ddr_data_inst/byte4_tx_cnt[22]} {ddr_data_inst/byte4_tx_cnt[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ddr_data_inst/uart_rx_data[0]} {ddr_data_inst/uart_rx_data[1]} {ddr_data_inst/uart_rx_data[2]} {ddr_data_inst/uart_rx_data[3]} {ddr_data_inst/uart_rx_data[4]} {ddr_data_inst/uart_rx_data[5]} {ddr_data_inst/uart_rx_data[6]} {ddr_data_inst/uart_rx_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ddr_data_inst/byte_rx_cnt[0]} {ddr_data_inst/byte_rx_cnt[1]} {ddr_data_inst/byte_rx_cnt[2]} {ddr_data_inst/byte_rx_cnt[3]} {ddr_data_inst/byte_rx_cnt[4]} {ddr_data_inst/byte_rx_cnt[5]} {ddr_data_inst/byte_rx_cnt[6]} {ddr_data_inst/byte_rx_cnt[7]} {ddr_data_inst/byte_rx_cnt[8]} {ddr_data_inst/byte_rx_cnt[9]} {ddr_data_inst/byte_rx_cnt[10]} {ddr_data_inst/byte_rx_cnt[11]} {ddr_data_inst/byte_rx_cnt[12]} {ddr_data_inst/byte_rx_cnt[13]} {ddr_data_inst/byte_rx_cnt[14]} {ddr_data_inst/byte_rx_cnt[15]} {ddr_data_inst/byte_rx_cnt[16]} {ddr_data_inst/byte_rx_cnt[17]} {ddr_data_inst/byte_rx_cnt[18]} {ddr_data_inst/byte_rx_cnt[19]} {ddr_data_inst/byte_rx_cnt[20]} {ddr_data_inst/byte_rx_cnt[21]} {ddr_data_inst/byte_rx_cnt[22]} {ddr_data_inst/byte_rx_cnt[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list ddr_data_inst/uart_rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list ddr_data_inst/uart_tx_done ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list cfg_done ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list pix_data_req ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {cfg_done} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes cfg_done -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes pix_data_req -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/src/ddr_data.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/src/ddr_data.v
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
delete_debug_core [get_debug_cores {u_ila_1 }]
delete_debug_core [get_debug_cores {u_ila_2 }]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
connect_debug_port u_ila_0/clk [get_nets [list ov5640_pclk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_inst/inst/clk_25m ]]
connect_debug_port u_ila_2/clk [get_nets [list ov5640_top_inst/cfg_clk_BUFG ]]
connect_debug_port u_ila_3/clk [get_nets [list ddr_rw_inst/u_axi_ddr/u_axi_ddr_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ov5640_data_out[0]} {ov5640_data_out[1]} {ov5640_data_out[2]} {ov5640_data_out[3]} {ov5640_data_out[4]} {ov5640_data_out[5]} {ov5640_data_out[6]} {ov5640_data_out[7]} {ov5640_data_out[8]} {ov5640_data_out[9]} {ov5640_data_out[10]} {ov5640_data_out[11]} {ov5640_data_out[12]} {ov5640_data_out[13]} {ov5640_data_out[14]} {ov5640_data_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list ov5640_wr_en ]]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rd_data[0]} {rd_data[1]} {rd_data[2]} {rd_data[3]} {rd_data[4]} {rd_data[5]} {rd_data[6]} {rd_data[7]} {rd_data[8]} {rd_data[9]} {rd_data[10]} {rd_data[11]} {rd_data[12]} {rd_data[13]} {rd_data[14]} {rd_data[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list pix_data_req ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list cfg_done ]]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list rd_en ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
set_property -dict [list CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {8192} CONFIG.Read_Data_Count_Width {13}] [get_ips rd_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
catch { config_ip_cache -export [get_ips -all rd_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -no_script -sync -force -quiet
reset_run rd_fifo_synth_1
launch_runs -jobs 12 rd_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Data_Width {16} CONFIG.Output_Depth {1024} CONFIG.Read_Data_Count_Width {10}] [get_ips wr_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
catch { [ delete_ip_run [get_ips -all wr_fifo] ] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {8192} CONFIG.Output_Depth {2048} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {11} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190}] [get_ips wr_fifo]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
launch_runs -jobs 12 wr_fifo_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_3"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {ov5640_data_out} {ov5640_wr_en} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {rd_data} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes ov5640_wr_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {pix_data_req} {rd_data} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {cfg_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_2"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_3"}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
