<stg><name>latnrm_Pipeline_VITIS_LOOP_21_21</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %top = alloca i32 1

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %bottom_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bottom_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %top_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %top_1

]]></Node>
<StgValue><ssdm name="top_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %bottom_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bottom_2_reload

]]></Node>
<StgValue><ssdm name="bottom_2_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i6 1, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %bottom_2_reload_read, i32 %bottom_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %top_1_read, i32 %top

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.1:0 %j = load i6 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.1:1 %icmp_ln21 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:3 %br_ln21 = br i1 %icmp_ln21, void %for.inc.1.split, void %for.inc33.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
for.inc.1.split:2 %zext_ln21 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:5 %internal_state_addr = getelementptr i32 %internal_state, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="internal_state_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:6 %internal_state_load = load i6 %internal_state_addr

]]></Node>
<StgValue><ssdm name="internal_state_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="6">
<![CDATA[
for.inc.1.split:10 %trunc_ln27 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.1.split:11 %shl_ln27_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln27_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1.split:12 %add_ln27 = add i7 %shl_ln27_1, i7 124

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1.split:13 %lshr_ln27_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln27, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln27_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
for.inc.1.split:14 %zext_ln27 = zext i5 %lshr_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:15 %coefficient_addr = getelementptr i32 %coefficient, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="coefficient_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:16 %coefficient_load = load i6 %coefficient_addr

]]></Node>
<StgValue><ssdm name="coefficient_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.split:19 %coefficient_addr_7 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="coefficient_addr_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:20 %coefficient_load_7 = load i6 %coefficient_addr_7

]]></Node>
<StgValue><ssdm name="coefficient_load_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.1.split:27 %add_ln21 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.1.split:28 %store_ln21 = store i6 %add_ln21, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.1.split:0 %top_load_7 = load i32 %top

]]></Node>
<StgValue><ssdm name="top_load_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:6 %internal_state_load = load i6 %internal_state_addr

]]></Node>
<StgValue><ssdm name="internal_state_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:7 %right = bitcast i32 %internal_state_load

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:16 %coefficient_load = load i6 %coefficient_addr

]]></Node>
<StgValue><ssdm name="coefficient_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:17 %bitcast_ln27_2 = bitcast i32 %coefficient_load

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:18 %mul_1 = fmul i32 %bitcast_ln27_2, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
for.inc.1.split:20 %coefficient_load_7 = load i6 %coefficient_addr_7

]]></Node>
<StgValue><ssdm name="coefficient_load_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:21 %bitcast_ln27_3 = bitcast i32 %coefficient_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:22 %mul12_1 = fmul i32 %bitcast_ln27_3, i32 %right

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc33.1.exitStub:0 %top_load = load i32 %top

]]></Node>
<StgValue><ssdm name="top_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc33.1.exitStub:1 %bottom_4_load = load i32 %bottom_4

]]></Node>
<StgValue><ssdm name="bottom_4_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc33.1.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %bottom_4_out, i32 %bottom_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc33.1.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %left_1_out, i32 %top_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
for.inc33.1.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.1.split:1 %bottom_4_load_1 = load i32 %bottom_4

]]></Node>
<StgValue><ssdm name="bottom_4_load_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.split:8 %bitcast_ln26 = bitcast i32 %bottom_4_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.1.split:9 %store_ln26 = store i32 %bitcast_ln26, i6 %internal_state_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:18 %mul_1 = fmul i32 %bitcast_ln27_2, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:22 %mul12_1 = fmul i32 %bitcast_ln27_3, i32 %right

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:24 %mul17_1 = fmul i32 %bitcast_ln27_2, i32 %right

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:25 %mul20_1 = fmul i32 %bitcast_ln27_3, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:18 %mul_1 = fmul i32 %bitcast_ln27_2, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:22 %mul12_1 = fmul i32 %bitcast_ln27_3, i32 %right

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:24 %mul17_1 = fmul i32 %bitcast_ln27_2, i32 %right

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:25 %mul20_1 = fmul i32 %bitcast_ln27_3, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:18 %mul_1 = fmul i32 %bitcast_ln27_2, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:22 %mul12_1 = fmul i32 %bitcast_ln27_3, i32 %right

]]></Node>
<StgValue><ssdm name="mul12_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:24 %mul17_1 = fmul i32 %bitcast_ln27_2, i32 %right

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:25 %mul20_1 = fmul i32 %bitcast_ln27_3, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="67" st_id="6" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:23 %top_6 = fsub i32 %mul_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="top_6"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:24 %mul17_1 = fmul i32 %bitcast_ln27_2, i32 %right

]]></Node>
<StgValue><ssdm name="mul17_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:25 %mul20_1 = fmul i32 %bitcast_ln27_3, i32 %top_load_7

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:23 %top_6 = fsub i32 %mul_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="top_6"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:26 %bottom_3 = fadd i32 %mul17_1, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="72" st_id="8" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:23 %top_6 = fsub i32 %mul_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="top_6"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:26 %bottom_3 = fadd i32 %mul17_1, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="74" st_id="9" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:23 %top_6 = fsub i32 %mul_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="top_6"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:26 %bottom_3 = fadd i32 %mul17_1, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="76" st_id="10" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:23 %top_6 = fsub i32 %mul_1, i32 %mul12_1

]]></Node>
<StgValue><ssdm name="top_6"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:26 %bottom_3 = fadd i32 %mul17_1, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.1.split:30 %store_ln21 = store i32 %top_6, i32 %top

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.1.split:3 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.split:4 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1.split:26 %bottom_3 = fadd i32 %mul17_1, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="bottom_3"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.1.split:29 %store_ln21 = store i32 %bottom_3, i32 %bottom_4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.split:31 %br_ln21 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="116" name="bottom_2_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bottom_2_reload"/></StgValue>
</port>
<port id="117" name="top_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="top_1"/></StgValue>
</port>
<port id="118" name="internal_state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="internal_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="coefficient" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coefficient"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="bottom_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="bottom_4_out"/></StgValue>
</port>
<port id="121" name="left_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="left_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="123" from="StgValue_122" to="top" fromId="122" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_122" to="bottom_4" fromId="122" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_122" to="j_1" fromId="122" toId="16">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="internal_state" to="specinterface_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="130" from="empty" to="specinterface_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="143" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="134" toId="17">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="126" toId="18">
</dataflow>
<dataflow id="151" from="coefficient" to="specinterface_ln0" fromId="119" toId="18">
</dataflow>
<dataflow id="152" from="empty" to="specinterface_ln0" fromId="129" toId="18">
</dataflow>
<dataflow id="153" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="154" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="18">
</dataflow>
<dataflow id="157" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="161" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="162" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="163" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="164" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="134" toId="18">
</dataflow>
<dataflow id="167" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="18">
</dataflow>
<dataflow id="168" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.float" to="top_1_read" fromId="169" toId="19">
</dataflow>
<dataflow id="171" from="top_1" to="top_1_read" fromId="117" toId="19">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.float" to="bottom_2_reload_read" fromId="169" toId="20">
</dataflow>
<dataflow id="173" from="bottom_2_reload" to="bottom_2_reload_read" fromId="116" toId="20">
</dataflow>
<dataflow id="175" from="StgValue_174" to="store_ln0" fromId="174" toId="21">
</dataflow>
<dataflow id="176" from="j_1" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="177" from="bottom_2_reload_read" to="store_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="178" from="bottom_4" to="store_ln0" fromId="15" toId="22">
</dataflow>
<dataflow id="179" from="top_1_read" to="store_ln0" fromId="19" toId="23">
</dataflow>
<dataflow id="180" from="top" to="store_ln0" fromId="14" toId="23">
</dataflow>
<dataflow id="181" from="j_1" to="j" fromId="16" toId="25">
</dataflow>
<dataflow id="182" from="j" to="icmp_ln21" fromId="25" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln21" fromId="183" toId="26">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="185" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_187" to="empty" fromId="187" toId="27">
</dataflow>
<dataflow id="189" from="StgValue_187" to="empty" fromId="187" toId="27">
</dataflow>
<dataflow id="190" from="StgValue_187" to="empty" fromId="187" toId="27">
</dataflow>
<dataflow id="191" from="icmp_ln21" to="br_ln21" fromId="26" toId="28">
</dataflow>
<dataflow id="192" from="j" to="zext_ln21" fromId="25" toId="29">
</dataflow>
<dataflow id="193" from="internal_state" to="internal_state_addr" fromId="118" toId="30">
</dataflow>
<dataflow id="195" from="StgValue_194" to="internal_state_addr" fromId="194" toId="30">
</dataflow>
<dataflow id="196" from="zext_ln21" to="internal_state_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="197" from="internal_state_addr" to="internal_state_load" fromId="30" toId="31">
</dataflow>
<dataflow id="198" from="j" to="trunc_ln27" fromId="25" toId="32">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln27_1" fromId="199" toId="33">
</dataflow>
<dataflow id="201" from="trunc_ln27" to="shl_ln27_1" fromId="32" toId="33">
</dataflow>
<dataflow id="203" from="StgValue_202" to="shl_ln27_1" fromId="202" toId="33">
</dataflow>
<dataflow id="204" from="shl_ln27_1" to="add_ln27" fromId="33" toId="34">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln27" fromId="205" toId="34">
</dataflow>
<dataflow id="208" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln27_1" fromId="207" toId="35">
</dataflow>
<dataflow id="209" from="add_ln27" to="lshr_ln27_1" fromId="34" toId="35">
</dataflow>
<dataflow id="211" from="StgValue_210" to="lshr_ln27_1" fromId="210" toId="35">
</dataflow>
<dataflow id="213" from="StgValue_212" to="lshr_ln27_1" fromId="212" toId="35">
</dataflow>
<dataflow id="214" from="lshr_ln27_1" to="zext_ln27" fromId="35" toId="36">
</dataflow>
<dataflow id="215" from="coefficient" to="coefficient_addr" fromId="119" toId="37">
</dataflow>
<dataflow id="216" from="StgValue_194" to="coefficient_addr" fromId="194" toId="37">
</dataflow>
<dataflow id="217" from="zext_ln27" to="coefficient_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="218" from="coefficient_addr" to="coefficient_load" fromId="37" toId="38">
</dataflow>
<dataflow id="219" from="coefficient" to="coefficient_addr_7" fromId="119" toId="39">
</dataflow>
<dataflow id="220" from="StgValue_194" to="coefficient_addr_7" fromId="194" toId="39">
</dataflow>
<dataflow id="221" from="zext_ln21" to="coefficient_addr_7" fromId="29" toId="39">
</dataflow>
<dataflow id="222" from="coefficient_addr_7" to="coefficient_load_7" fromId="39" toId="40">
</dataflow>
<dataflow id="223" from="j" to="add_ln21" fromId="25" toId="41">
</dataflow>
<dataflow id="224" from="StgValue_174" to="add_ln21" fromId="174" toId="41">
</dataflow>
<dataflow id="225" from="add_ln21" to="store_ln21" fromId="41" toId="42">
</dataflow>
<dataflow id="226" from="j_1" to="store_ln21" fromId="16" toId="42">
</dataflow>
<dataflow id="227" from="top" to="top_load_7" fromId="14" toId="43">
</dataflow>
<dataflow id="228" from="internal_state_addr" to="internal_state_load" fromId="30" toId="44">
</dataflow>
<dataflow id="229" from="internal_state_load" to="right" fromId="44" toId="45">
</dataflow>
<dataflow id="230" from="coefficient_addr" to="coefficient_load" fromId="37" toId="46">
</dataflow>
<dataflow id="231" from="coefficient_load" to="bitcast_ln27_2" fromId="46" toId="47">
</dataflow>
<dataflow id="232" from="bitcast_ln27_2" to="mul_1" fromId="47" toId="48">
</dataflow>
<dataflow id="233" from="top_load_7" to="mul_1" fromId="43" toId="48">
</dataflow>
<dataflow id="234" from="coefficient_addr_7" to="coefficient_load_7" fromId="39" toId="49">
</dataflow>
<dataflow id="235" from="coefficient_load_7" to="bitcast_ln27_3" fromId="49" toId="50">
</dataflow>
<dataflow id="236" from="bitcast_ln27_3" to="mul12_1" fromId="50" toId="51">
</dataflow>
<dataflow id="237" from="right" to="mul12_1" fromId="45" toId="51">
</dataflow>
<dataflow id="238" from="bottom_4" to="bottom_4_load_1" fromId="15" toId="52">
</dataflow>
<dataflow id="239" from="bottom_4_load_1" to="bitcast_ln26" fromId="52" toId="53">
</dataflow>
<dataflow id="240" from="bitcast_ln26" to="store_ln26" fromId="53" toId="54">
</dataflow>
<dataflow id="241" from="internal_state_addr" to="store_ln26" fromId="30" toId="54">
</dataflow>
<dataflow id="242" from="bitcast_ln27_2" to="mul_1" fromId="47" toId="55">
</dataflow>
<dataflow id="243" from="top_load_7" to="mul_1" fromId="43" toId="55">
</dataflow>
<dataflow id="244" from="bitcast_ln27_3" to="mul12_1" fromId="50" toId="56">
</dataflow>
<dataflow id="245" from="right" to="mul12_1" fromId="45" toId="56">
</dataflow>
<dataflow id="246" from="bitcast_ln27_2" to="mul17_1" fromId="47" toId="57">
</dataflow>
<dataflow id="247" from="right" to="mul17_1" fromId="45" toId="57">
</dataflow>
<dataflow id="248" from="bitcast_ln27_3" to="mul20_1" fromId="50" toId="58">
</dataflow>
<dataflow id="249" from="top_load_7" to="mul20_1" fromId="43" toId="58">
</dataflow>
<dataflow id="250" from="bitcast_ln27_2" to="mul_1" fromId="47" toId="59">
</dataflow>
<dataflow id="251" from="top_load_7" to="mul_1" fromId="43" toId="59">
</dataflow>
<dataflow id="252" from="bitcast_ln27_3" to="mul12_1" fromId="50" toId="60">
</dataflow>
<dataflow id="253" from="right" to="mul12_1" fromId="45" toId="60">
</dataflow>
<dataflow id="254" from="bitcast_ln27_2" to="mul17_1" fromId="47" toId="61">
</dataflow>
<dataflow id="255" from="right" to="mul17_1" fromId="45" toId="61">
</dataflow>
<dataflow id="256" from="bitcast_ln27_3" to="mul20_1" fromId="50" toId="62">
</dataflow>
<dataflow id="257" from="top_load_7" to="mul20_1" fromId="43" toId="62">
</dataflow>
<dataflow id="258" from="bitcast_ln27_2" to="mul_1" fromId="47" toId="63">
</dataflow>
<dataflow id="259" from="top_load_7" to="mul_1" fromId="43" toId="63">
</dataflow>
<dataflow id="260" from="bitcast_ln27_3" to="mul12_1" fromId="50" toId="64">
</dataflow>
<dataflow id="261" from="right" to="mul12_1" fromId="45" toId="64">
</dataflow>
<dataflow id="262" from="bitcast_ln27_2" to="mul17_1" fromId="47" toId="65">
</dataflow>
<dataflow id="263" from="right" to="mul17_1" fromId="45" toId="65">
</dataflow>
<dataflow id="264" from="bitcast_ln27_3" to="mul20_1" fromId="50" toId="66">
</dataflow>
<dataflow id="265" from="top_load_7" to="mul20_1" fromId="43" toId="66">
</dataflow>
<dataflow id="266" from="mul_1" to="top_6" fromId="63" toId="67">
</dataflow>
<dataflow id="267" from="mul12_1" to="top_6" fromId="64" toId="67">
</dataflow>
<dataflow id="268" from="bitcast_ln27_2" to="mul17_1" fromId="47" toId="68">
</dataflow>
<dataflow id="269" from="right" to="mul17_1" fromId="45" toId="68">
</dataflow>
<dataflow id="270" from="bitcast_ln27_3" to="mul20_1" fromId="50" toId="69">
</dataflow>
<dataflow id="271" from="top_load_7" to="mul20_1" fromId="43" toId="69">
</dataflow>
<dataflow id="272" from="mul_1" to="top_6" fromId="63" toId="70">
</dataflow>
<dataflow id="273" from="mul12_1" to="top_6" fromId="64" toId="70">
</dataflow>
<dataflow id="274" from="mul17_1" to="bottom_3" fromId="68" toId="71">
</dataflow>
<dataflow id="275" from="mul20_1" to="bottom_3" fromId="69" toId="71">
</dataflow>
<dataflow id="276" from="mul_1" to="top_6" fromId="63" toId="72">
</dataflow>
<dataflow id="277" from="mul12_1" to="top_6" fromId="64" toId="72">
</dataflow>
<dataflow id="278" from="mul17_1" to="bottom_3" fromId="68" toId="73">
</dataflow>
<dataflow id="279" from="mul20_1" to="bottom_3" fromId="69" toId="73">
</dataflow>
<dataflow id="280" from="mul_1" to="top_6" fromId="63" toId="74">
</dataflow>
<dataflow id="281" from="mul12_1" to="top_6" fromId="64" toId="74">
</dataflow>
<dataflow id="282" from="mul17_1" to="bottom_3" fromId="68" toId="75">
</dataflow>
<dataflow id="283" from="mul20_1" to="bottom_3" fromId="69" toId="75">
</dataflow>
<dataflow id="284" from="mul_1" to="top_6" fromId="63" toId="76">
</dataflow>
<dataflow id="285" from="mul12_1" to="top_6" fromId="64" toId="76">
</dataflow>
<dataflow id="286" from="mul17_1" to="bottom_3" fromId="68" toId="77">
</dataflow>
<dataflow id="287" from="mul20_1" to="bottom_3" fromId="69" toId="77">
</dataflow>
<dataflow id="288" from="top_6" to="store_ln21" fromId="76" toId="78">
</dataflow>
<dataflow id="289" from="top" to="store_ln21" fromId="14" toId="78">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecPipeline" to="specpipeline_ln22" fromId="290" toId="79">
</dataflow>
<dataflow id="292" from="StgValue_136" to="specpipeline_ln22" fromId="136" toId="79">
</dataflow>
<dataflow id="293" from="StgValue_131" to="specpipeline_ln22" fromId="131" toId="79">
</dataflow>
<dataflow id="294" from="StgValue_131" to="specpipeline_ln22" fromId="131" toId="79">
</dataflow>
<dataflow id="295" from="StgValue_131" to="specpipeline_ln22" fromId="131" toId="79">
</dataflow>
<dataflow id="296" from="empty_0" to="specpipeline_ln22" fromId="134" toId="79">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="297" toId="80">
</dataflow>
<dataflow id="300" from="empty_2" to="specloopname_ln14" fromId="299" toId="80">
</dataflow>
<dataflow id="301" from="mul17_1" to="bottom_3" fromId="68" toId="81">
</dataflow>
<dataflow id="302" from="mul20_1" to="bottom_3" fromId="69" toId="81">
</dataflow>
<dataflow id="303" from="bottom_3" to="store_ln21" fromId="81" toId="82">
</dataflow>
<dataflow id="304" from="bottom_4" to="store_ln21" fromId="15" toId="82">
</dataflow>
<dataflow id="305" from="top" to="top_load" fromId="14" toId="84">
</dataflow>
<dataflow id="306" from="bottom_4" to="bottom_4_load" fromId="15" toId="85">
</dataflow>
<dataflow id="308" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="307" toId="86">
</dataflow>
<dataflow id="309" from="bottom_4_out" to="write_ln0" fromId="120" toId="86">
</dataflow>
<dataflow id="310" from="bottom_4_load" to="write_ln0" fromId="85" toId="86">
</dataflow>
<dataflow id="311" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="307" toId="87">
</dataflow>
<dataflow id="312" from="left_1_out" to="write_ln0" fromId="121" toId="87">
</dataflow>
<dataflow id="313" from="top_load" to="write_ln0" fromId="84" toId="87">
</dataflow>
<dataflow id="314" from="icmp_ln21" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="315" from="icmp_ln21" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="316" from="icmp_ln21" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="317" from="icmp_ln21" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="318" from="icmp_ln21" to="StgValue_6" fromId="26" toId="6">
</dataflow>
<dataflow id="319" from="icmp_ln21" to="StgValue_7" fromId="26" toId="7">
</dataflow>
<dataflow id="320" from="icmp_ln21" to="StgValue_8" fromId="26" toId="8">
</dataflow>
<dataflow id="321" from="icmp_ln21" to="StgValue_9" fromId="26" toId="9">
</dataflow>
<dataflow id="322" from="icmp_ln21" to="StgValue_10" fromId="26" toId="10">
</dataflow>
</dataflows>


</stg>
