Info: Generated by version: 23.4.1 build 205
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_resetIP.ip --synthesis=VERILOG --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_resetIP --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_resetIP.resetIP: Please use the new Intel FPGA IP named intel_user_rst_clkgate
Info: pcie_ed_resetIP: "Transforming system: pcie_ed_resetIP"
Info: pcie_ed_resetIP: "Naming system components in system: pcie_ed_resetIP"
Info: pcie_ed_resetIP: "Processing generation queue"
Info: pcie_ed_resetIP: "Generating: pcie_ed_resetIP"
Info: pcie_ed_resetIP: "Generating: altera_s10_user_rst_clkgate"
Info: resetIP: generating top-level entity altera_s10_user_rst_clkgate
Info: pcie_ed_resetIP: Done "pcie_ed_resetIP" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
