set NETLIST_CACHE(inverter_c5,cells) {{icon enm /fs/student/lshao/VLSI/ECE224/SUE/spice/C5_SPECK/enm.sue {}} {icon epm /fs/student/lshao/VLSI/ECE224/SUE/spice/C5_SPECK/epm.sue {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(inverter_c5,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(inverter_c5,version) MMI_SUE5.6.11
set NETLIST_CACHE(inverter_c5) {{.SUBCKT inverter_c5 in out WP=2 LP=lp_min WN=1 LN=ln_min} {X_1 out in gnd gnd enm W=WN L=LN ad='arean(WN,sdd)' as='arean(WN,sdd)' } {+ pd='perin(WN,sdd)' ps='perin(WN,sdd)' } {X_2 out in vdd vdd epm W=WP L=LP ad='areap(WP,sdd)' as='areap(WP,sdd)' } {+ pd='perip(WP,sdd)' ps='perip(WP,sdd)' } {.ENDS	$ inverter_c5} {}}
set NETLIST_CACHE(inverter_c5,names) {{550 200 {0 X_2}} {550 240 {0 out}} {550 160 {1 vdd} {2 vdd}} {570 280 {1 out}} {490 360 {0 in}} {550 400 {1 gnd} {2 gnd}} {550 360 {0 X_1}} {450 280 {1 in}} {490 200 {0 in}} {550 320 {0 out}}}
set NETLIST_CACHE(inverter_c5,wires) {{470 200 490 200 in} {470 360 490 360 in} {450 280 470 280 in} {470 280 470 360 in} {470 200 470 280 in} {550 280 570 280 out} {550 240 550 280 out} {550 280 550 320 out}}
