
proc get_design_libraries {} {
  set libraries [dict create]
  dict set libraries altera_common_sv_packages               1
  dict set libraries altera_eth_tse_avalon_arbiter_1950      1
  dict set libraries altera_eth_tse_channel_adapter_1950     1
  dict set libraries altera_eth_tse_fifoless_mac_1950        1
  dict set libraries altera_eth_tse_pcs_pma_nf_phyip_1950    1
  dict set libraries altera_xcvr_native_a10_191              1
  dict set libraries altera_eth_tse_nf_phyip_terminator_1950 1
  dict set libraries altera_reset_controller_1921            1
  dict set libraries altera_eth_tse_1950                     1
  dict set libraries tse                                     1
  dict set libraries send_packet_10                          1
  dict set libraries send_packet_1                           1
  dict set libraries altera_iopll_1931                       1
  dict set libraries pll                                     1
  dict set libraries reset_module_10                         1
  dict set libraries reset_mod                               1
  dict set libraries init_mac_10                             1
  dict set libraries init_mac                                1
  dict set libraries clock_50_out                            1
  dict set libraries reset_main                              1
  dict set libraries receive_packet_10                       1
  dict set libraries receive_packet_1                        1
  dict set libraries receive_packet_0                        1
  dict set libraries altera_avalon_onchip_memory2_1931       1
  dict set libraries mem_3                                   1
  dict set libraries mem_rcv_0                               1
  dict set libraries altera_xcvr_atx_pll_a10_191             1
  dict set libraries xcvr_pll                                1
  dict set libraries mem_4                                   1
  dict set libraries mem_5                                   1
  dict set libraries altera_merlin_master_translator_191     1
  dict set libraries altera_merlin_slave_translator_191      1
  dict set libraries altera_mm_interconnect_1920             1
  dict set libraries system_design                           1
  return $libraries
}

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  return $memory_files
}

proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::altera_xcvr_native_a10_functions_h" "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_a10_functions_h.sv"]\"  -work altera_common_sv_packages"
  return $design_files
}

proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [list]
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_avalon_arbiter_1950/sim/aldec/altera_eth_tse_avalon_arbiter.v"]\"  -work altera_eth_tse_avalon_arbiter_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_channel_adapter_1950/sim/aldec/altera_eth_tse_channel_adapter.v"]\"  -work altera_eth_tse_channel_adapter_1950"                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_fifoless_mac.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_clk_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc328checker.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc328generator.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc32ctl8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc32galois8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_gmii_io.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lb_read_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lb_wrt_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_hashing.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_host_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_host_control_small.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_register_map.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_register_map_small.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_counter_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_shared_mac_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_shared_register_map.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_counter_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lfsr_10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_loopback_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_altshifttaps.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_mac_rx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_rx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_mac_tx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_tx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_magic_detection.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio_clk_gen.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_mdio.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mii_rx_if.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mii_tx_if.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_pipeline_base.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_pipeline_stage.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_fifoless_mac_1950"         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram16_soft_ecc_x36_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_16x43.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_16x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_8x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_ecc_16x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_retransmit_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_retransmit_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_in1.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_in4.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_nf_rgmii_module.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_module.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_out1.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_out4.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_min_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl_32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl_32_shift16.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_length.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_stat_extract.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter_fifo32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter_fifo8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_1geth.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_fifoless_1geth.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_w_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_w_fifo_10_100_1000.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_wo_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_wo_fifo_10_100_1000.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_gen_host.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_min_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl_32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl_32_shift16.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_length.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_read_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_stat_extract.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_std_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_std_synchronizer_bundle.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_ptp_std_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_false_path_marker.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_reset_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_clock_crosser.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_13.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_24.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_34.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_1246.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_14_44.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_36_10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_gray_cnt.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_sdpm_altsyncram.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_altsyncram_dpm_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_bin_cnt.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ph_calculator.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_fifoless_mac_1950"          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_sdpm_gen.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x10_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x14.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x14.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x14_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x2.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x2.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x2_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x23.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x23.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x23_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x36.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x36.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x36_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x40.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x40.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x40_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x30.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x30.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x30_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_status_crosser.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_pcs_pma_nf_phyip.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_align_sync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_dec10b8b.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_dec_func.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_enc8b10b.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_autoneg.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_carrier_sense.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_div.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_enable.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_encapsulation.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_tx_encapsulation.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_encapsulation_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_pcs_control.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_pcs_host_control.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mdio_reg.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mii_rx_if_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mii_tx_if_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_sync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_cntl.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_colision_detect.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_fifo_rd.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_rx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_sgmii.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_sgmii_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_tx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_tx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_1000_base_x.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_1000_base_x_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_pcs_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_rx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_tx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_sequencer.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_ctrl_lego.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_xcvr_resync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_gxb_aligned_rxsync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_std_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_std_synchronizer_bundle.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_ptp_std_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_false_path_marker.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_clock_crosser.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_13.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_24.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_34.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_1246.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_14_44.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_36_10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_gray_cnt.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sdpm_altsyncram.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_altsyncram_dpm_fifo.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_bin_cnt.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ph_calculator.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sdpm_gen.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x10_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x14.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x14.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x14_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x2.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x2.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x2_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x23.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x23.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x23_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x36.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x36.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x36_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x40.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x40.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x40_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x30.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x30.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x30_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_status_crosser.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_arbiter.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_pcs.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_pma.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_xcvr_native.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_pipe_retry.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_prbs_accum.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_odi_accel.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_arb.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_params_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_commands_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_functions_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_program.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_cpu.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_master.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_ip.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/tse_altera_xcvr_native_a10_191_ybh6yry.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_opt_logic_ybh6yry.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_nf_phyip_terminator_1950/sim/aldec/altera_eth_tse_nf_phyip_terminator.v"]\"  -work altera_eth_tse_nf_phyip_terminator_1950"          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_reset_controller_1921/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1921"                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1921"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_1950/sim/tse_altera_eth_tse_1950_vweooxa.v"]\"  -work altera_eth_tse_1950"                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/sim/tse.v"]\"  -work tse"                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_packet_1/send_packet_10/sim/send_packet.sv"]\"  -work send_packet_10"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_packet_1/sim/send_packet_1.v"]\"  -work send_packet_1"                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pll/altera_iopll_1931/sim/pll_altera_iopll_1931_bd2ubhi.vo"]\"  -work altera_iopll_1931"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pll/sim/pll.v"]\"  -work pll"                                                                                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_mod/reset_module_10/sim/reset_module.sv"]\"  -work reset_module_10"                                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_mod/sim/reset_mod.v"]\"  -work reset_mod"                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/mac_init_top.sv"]\"  -work init_mac_10"                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/avalon_mm_tse_init.sv"]\"  -work init_mac_10"                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/initiate_mac.sv"]\"  -work init_mac_10"                                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/mac_defines.sv"]\"  -work init_mac_10"                                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/sim/init_mac.v"]\"  -work init_mac"                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/clock_50_out/sim/clock_50_out.v"]\"  -work clock_50_out"                                                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_main/sim/reset_main.v"]\"  -work reset_main"                                                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_1/receive_packet_10/sim/receive_packet.sv"]\"  -work receive_packet_10"                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_1/sim/receive_packet_1.v"]\"  -work receive_packet_1"                                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_0/receive_packet_10/sim/receive_packet.sv"]\"  -work receive_packet_10"                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_0/sim/receive_packet_0.v"]\"  -work receive_packet_0"                                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_3/altera_avalon_onchip_memory2_1931/sim/mem_3_altera_avalon_onchip_memory2_1931_h4b5dza.v"]\"  -work altera_avalon_onchip_memory2_1931"             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_3/sim/mem_3.v"]\"  -work mem_3"                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_rcv_0/altera_avalon_onchip_memory2_1931/sim/mem_rcv_0_altera_avalon_onchip_memory2_1931_c2ql3jy.v"]\"  -work altera_avalon_onchip_memory2_1931"     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_rcv_0/sim/mem_rcv_0.v"]\"  -work mem_rcv_0"                                                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_arbiter.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_arb.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/a10_xcvr_atx_pll.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/xcvr_pll_altera_xcvr_atx_pll_a10_191_6oxhjba.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191" 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_opt_logic_6oxhjba.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/sim/xcvr_pll.v"]\"  -work xcvr_pll"                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_4/altera_avalon_onchip_memory2_1931/sim/mem_4_altera_avalon_onchip_memory2_1931_ksjxloy.v"]\"  -work altera_avalon_onchip_memory2_1931"             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_4/sim/mem_4.v"]\"  -work mem_4"                                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_5/altera_avalon_onchip_memory2_1931/sim/mem_5_altera_avalon_onchip_memory2_1931_5zdcm7i.v"]\"  -work altera_avalon_onchip_memory2_1931"             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_5/sim/mem_5.v"]\"  -work mem_5"                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv"]\"  -work altera_merlin_master_translator_191"            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv"]\"  -work altera_merlin_slave_translator_191"               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_qky3gdi.v"]\"  -work altera_mm_interconnect_1920"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_tqdmh6a.v"]\"  -work altera_mm_interconnect_1920"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_nnzxfdi.v"]\"  -work altera_mm_interconnect_1920"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_rvh6iyy.v"]\"  -work altera_mm_interconnect_1920"                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_reset_controller_1921/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1921"                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1921"                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/sim/system_design.v"]\"  -work system_design"                                                                                                              
  return $design_files
}

proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


proc normalize_path {FILEPATH} {
    if {[catch { package require fileutil } err]} { 
        return $FILEPATH 
    } 
    set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
    if {[file pathtype $FILEPATH] eq "relative"} { 
        set path [fileutil::relative [pwd] $path] 
    } 
    return $path 
} 
