--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.329ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X33Y61.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (1.493 - 1.448)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y97.A5      net (fanout=2)        1.271   system/rst/d25
    SLICE_X18Y97.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X33Y61.CE      net (fanout=2)        2.301   system/rst/d25_d25_d_AND_3_o
    SLICE_X33Y61.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.767ns logic, 3.572ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (1.493 - 1.431)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y97.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y97.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X18Y97.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X33Y61.CE      net (fanout=2)        2.301   system/rst/d25_d25_d_AND_3_o
    SLICE_X33Y61.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.767ns logic, 2.706ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X18Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (1.461 - 1.448)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y121.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y97.A5      net (fanout=2)        1.271   system/rst/d25
    SLICE_X18Y97.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X18Y68.CE      net (fanout=2)        1.400   system/rst/d25_d25_d_AND_3_o
    SLICE_X18Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (0.733ns logic, 2.671ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.461 - 1.431)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y97.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y97.A4      net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X18Y97.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X18Y68.CE      net (fanout=2)        1.400   system/rst/d25_d25_d_AND_3_o
    SLICE_X18Y68.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.733ns logic, 1.805ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X15Y128.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.878 - 0.937)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y122.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X14Y122.A5     net (fanout=2)        0.313   system/rst/clkdiv/rst_b
    SLICE_X14Y122.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X15Y128.SR     net (fanout=7)        0.958   system/rst/clkdiv/rst_b_inv
    SLICE_X15Y128.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (1.940ns logic, 1.271ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X93Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y104.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X93Y104.A5     net (fanout=2)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X93Y104.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X15Y122.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y122.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X15Y122.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X15Y122.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X15Y123.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y123.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X15Y123.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<4>
    SLICE_X15Y123.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.974ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y147.C2), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y145.A3     net (fanout=535)      2.676   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y145.C2     net (fanout=26)       0.866   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y145.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.D5     net (fanout=1)        0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X62Y147.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X62Y147.C2     net (fanout=1)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (1.368ns logic, 5.433ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X61Y144.A3     net (fanout=535)      2.657   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X61Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X60Y145.D2     net (fanout=10)       0.888   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X60Y145.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.DMUX   Tcind                 0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.D5     net (fanout=1)        0.329   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X62Y147.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X62Y147.C2     net (fanout=1)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (1.347ns logic, 5.436ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y145.A3     net (fanout=535)      2.676   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y145.C2     net (fanout=26)       0.866   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y145.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CMUX   Tcinc                 0.258   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X62Y147.D6     net (fanout=1)        0.364   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X62Y147.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X62Y147.C2     net (fanout=1)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (1.297ns logic, 5.468ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X62Y147.C1), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y145.A3     net (fanout=535)      2.676   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y145.C2     net (fanout=26)       0.866   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y145.COUT   Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y147.C1     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (1.336ns logic, 5.338ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X61Y144.A3     net (fanout=535)      2.657   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X61Y144.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X60Y145.D2     net (fanout=10)       0.888   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X60Y145.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X60Y146.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y147.C1     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.315ns logic, 5.341ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (0.821 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y115.AMUX   Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y124.A3     net (fanout=137)      1.092   system/mac_rx_valid<2>
    SLICE_X88Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y145.A3     net (fanout=535)      2.676   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y145.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531
    SLICE_X60Y146.A2     net (fanout=26)       0.751   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019053
    SLICE_X60Y146.COUT   Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X60Y147.BMUX   Tcinb                 0.287   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X62Y147.C1     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X62Y147.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (1.328ns logic, 5.223ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (SLICE_X70Y141.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (0.878 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y115.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X67Y136.A4     net (fanout=2)        1.686   system/mac_rx_last<2>
    SLICE_X67Y136.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.C3     net (fanout=42)       1.389   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y130.A1     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y130.B3     net (fanout=9)        0.345   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y130.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X70Y141.SR     net (fanout=27)       1.605   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X70Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (1.108ns logic, 5.488ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.878 - 0.950)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y100.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y130.C4     net (fanout=534)      1.766   system/rst_macclk<2>
    SLICE_X82Y130.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y130.A1     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y130.B3     net (fanout=9)        0.345   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y130.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X70Y141.SR     net (fanout=27)       1.605   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X70Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.996ns logic, 4.179ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.659 - 0.697)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y136.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y136.A6     net (fanout=1)        0.227   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y136.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.C3     net (fanout=42)       1.389   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y130.A1     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y130.B3     net (fanout=9)        0.345   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y130.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X70Y141.SR     net (fanout=27)       1.605   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X70Y141.CLK    Tsrck                 0.455   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.064ns logic, 4.029ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.440 - 0.285)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y134.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X4Y27.DIADI0     net (fanout=1)        0.279   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.100ns logic, 0.279ns route)
                                                          (-55.9% logic, 155.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X4Y29.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.446 - 0.300)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y149.BQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addrb<10>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9
    RAMB36_X4Y29.ADDRBWRADDRL9 net (fanout=22)       0.179   system/phy_en.phy_ipb_ctrl/udp_if/addrb<9>
    RAMB36_X4Y29.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------------  ---------------------------
    Total                                            0.180ns (0.001ns logic, 0.179ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X4Y29.ADDRBWRADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.446 - 0.300)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y149.BQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addrb<10>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_9
    RAMB36_X4Y29.ADDRBWRADDRU9 net (fanout=22)       0.179   system/phy_en.phy_ipb_ctrl/udp_if/addrb<9>
    RAMB36_X4Y29.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------------  ---------------------------
    Total                                            0.180ns (0.001ns logic, 0.179ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.508ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (SLICE_X89Y89.A4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.714 - 0.818)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X73Y107.A3     net (fanout=1)        1.713   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<16>
    SLICE_X73Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X88Y89.B4      net (fanout=4)        1.961   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X88Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X89Y89.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (2.282ns logic, 4.087ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (0.714 - 0.854)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y18.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X73Y107.A4     net (fanout=1)        1.355   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<24>
    SLICE_X73Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X88Y89.B4      net (fanout=4)        1.961   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X88Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X89Y89.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (2.282ns logic, 3.729ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.714 - 0.816)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y21.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    SLICE_X73Y107.A2     net (fanout=1)        1.118   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<0>
    SLICE_X73Y107.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob11
    SLICE_X88Y89.B4      net (fanout=4)        1.961   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<0>
    SLICE_X88Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT11
    SLICE_X89Y89.A4      net (fanout=2)        0.413   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT1
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (2.282ns logic, 3.492ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (SLICE_X89Y89.C2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.714 - 0.818)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X75Y105.A2     net (fanout=1)        1.711   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<18>
    SLICE_X75Y105.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X89Y90.B3      net (fanout=4)        1.599   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X89Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X89Y89.C2      net (fanout=2)        0.585   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (2.282ns logic, 3.895ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (0.714 - 0.854)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y18.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X75Y105.A6     net (fanout=1)        1.032   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<26>
    SLICE_X75Y105.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X89Y90.B3      net (fanout=4)        1.599   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X89Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X89Y89.C2      net (fanout=2)        0.585   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      5.498ns (2.282ns logic, 3.216ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.714 - 0.816)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y21.DOBDO2  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    SLICE_X75Y105.A5     net (fanout=1)        0.721   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<2>
    SLICE_X75Y105.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob31
    SLICE_X89Y90.B3      net (fanout=4)        1.599   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<2>
    SLICE_X89Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT31
    SLICE_X89Y89.C2      net (fanout=2)        0.585   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT3
    SLICE_X89Y89.CLK     Tas                   0.073   system/mac_tx_data<0><3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT31
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_2
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (2.282ns logic, 2.905ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64 (SLICE_X90Y51.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.714 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y74.AQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y61.C3      net (fanout=2)        0.913   system/mac_rx_last<0>
    SLICE_X92Y61.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X86Y69.D1      net (fanout=41)       1.262   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X86Y69.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y70.A3      net (fanout=1)        0.604   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y70.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y71.D5      net (fanout=9)        0.346   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X90Y51.CE      net (fanout=24)       1.965   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X90Y51.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (1.021ns logic, 5.090ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.933 - 0.974)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y87.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_sync_block/data_sync1
                                                       system/rst/rst_125_0
    SLICE_X86Y69.D3      net (fanout=537)      1.917   system/rst_macclk<0>
    SLICE_X86Y69.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y70.A3      net (fanout=1)        0.604   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y70.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y71.D5      net (fanout=9)        0.346   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X90Y51.CE      net (fanout=24)       1.965   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X90Y51.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (0.997ns logic, 4.832ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.714 - 0.768)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y61.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X92Y61.C4      net (fanout=1)        0.279   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X92Y61.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X86Y69.D1      net (fanout=41)       1.262   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X86Y69.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y70.A3      net (fanout=1)        0.604   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y70.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y71.D5      net (fanout=9)        0.346   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y71.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X90Y51.CE      net (fanout=24)       1.965   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X90Y51.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_64
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (1.065ns logic, 4.456ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y88.AMUX    Tshcko                0.338   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.978   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (-0.527ns logic, 0.978ns route)
                                                       (-116.9% logic, 216.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_14 (SLICE_X100Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_14 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_14 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y81.CQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_14
    SLICE_X100Y79.CX     net (fanout=3)        0.106   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<14>
    SLICE_X100Y79.CLK    Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_15 (SLICE_X100Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_15 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_15 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y81.DQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_15
    SLICE_X100Y79.DX     net (fanout=3)        0.106   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<15>
    SLICE_X100Y79.CLK    Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y54.D3      net (fanout=23)       2.551   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.146   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.806ns logic, 3.697ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y54.D4      net (fanout=22)       2.418   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.146   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (0.723ns logic, 3.564ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.311   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (0.454ns logic, 3.311ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X28Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.482 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y54.D3      net (fanout=23)       2.551   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y54.CE      net (fanout=2)        0.263   system/cdce_synch/_n0067_inv
    SLICE_X28Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.772ns logic, 2.814ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.482 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y54.D4      net (fanout=22)       2.418   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y54.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y54.CE      net (fanout=2)        0.263   system/cdce_synch/_n0067_inv
    SLICE_X28Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (0.689ns logic, 2.681ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X12Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.440 - 0.404)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y83.A6      net (fanout=22)       0.120   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y83.CLK     Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.022ns logic, 0.120ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_15 (SLICE_X12Y83.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.440 - 0.404)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y83.D6      net (fanout=22)       0.121   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y83.CLK     Tah         (-Th)     0.077   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT71
                                                       system/cdce_synch/cdce_control.timer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.021ns logic, 0.121ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X12Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.440 - 0.404)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y82.A6      net (fanout=22)       0.123   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X12Y82.CLK     Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.022ns logic, 0.123ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 1366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.133ns.
--------------------------------------------------------------------------------

Paths for end point usr/gtx_rx_mux_inst/state_FSM_FFd2 (SLICE_X88Y6.B3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.449ns (0.859 - 1.308)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA4   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X89Y6.D1       net (fanout=4)        1.762   usr/rx_data<4>
    SLICE_X89Y6.D        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C2       net (fanout=1)        0.463   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C5       net (fanout=1)        0.189   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>13
    SLICE_X88Y6.B3       net (fanout=1)        0.462   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>1
    SLICE_X88Y6.CLK      Tas                   0.028   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2-In1
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (0.773ns logic, 2.876ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.449ns (0.859 - 1.308)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA5   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X89Y6.D2       net (fanout=4)        1.678   usr/rx_data<5>
    SLICE_X89Y6.D        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C2       net (fanout=1)        0.463   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C5       net (fanout=1)        0.189   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>13
    SLICE_X88Y6.B3       net (fanout=1)        0.462   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>1
    SLICE_X88Y6.CLK      Tas                   0.028   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2-In1
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.773ns logic, 2.792ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i (HSIO)
  Destination:          usr/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.449ns (0.859 - 1.308)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i to usr/gtx_rx_mux_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA2   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
                                                       usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i
    SLICE_X89Y6.D3       net (fanout=4)        1.638   usr/rx_data<2>
    SLICE_X89Y6.D        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C2       net (fanout=1)        0.463   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
    SLICE_X89Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>11
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C5       net (fanout=1)        0.189   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>12
    SLICE_X88Y6.C        Tilo                  0.068   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>13
    SLICE_X88Y6.B3       net (fanout=1)        0.462   usr/gtx_rx_mux_inst/GND_495_o_rx_data_i[15]_equal_3_o<15>1
    SLICE_X88Y6.CLK      Tas                   0.028   usr/gtx_rx_mux_inst/slave_0
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2-In1
                                                       usr/gtx_rx_mux_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (0.773ns logic, 2.752ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X70Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.850ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (1.397 - 1.588)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y21.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X70Y46.SR      net (fanout=14)       3.058   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<0>
    SLICE_X70Y46.CLK     Tsrck                 0.455   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/DOUT_tmp
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (0.792ns logic, 3.058ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X25Y2.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (0.886 - 0.962)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.BQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X22Y3.A4       net (fanout=20)       2.135   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X22Y3.AMUX     Tilo                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X25Y2.SR       net (fanout=3)        0.507   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X25Y2.CLK      Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.187ns logic, 2.642ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (0.886 - 0.962)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.BQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X22Y3.B4       net (fanout=20)       2.121   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X22Y3.AMUX     Topba                 0.334   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X25Y2.SR       net (fanout=3)        0.507   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X25Y2.CLK      Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.184ns logic, 2.628ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.886 - 0.941)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X22Y3.B5       net (fanout=19)       1.427   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X22Y3.AMUX     Topba                 0.334   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X25Y2.SR       net (fanout=3)        0.507   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X25Y2.CLK      Tsrck                 0.513   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.184ns logic, 1.934ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y2.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.543 - 0.395)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y12.DMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<73>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF
    RAMB36_X4Y2.DIBDI15    net (fanout=1)        0.223   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<33>
    RAMB36_X4Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.052ns logic, 0.223ns route)
                                                         (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y2.DIBDI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.543 - 0.395)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y13.AMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<81>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF
    RAMB36_X4Y2.DIBDI24    net (fanout=1)        0.226   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<80>
    RAMB36_X4Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.174ns (-0.052ns logic, 0.226ns route)
                                                         (-29.9% logic, 129.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y2.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.543 - 0.395)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y12.BMUX      Tshcko                0.148   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<73>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF
    RAMB36_X4Y2.DIBDI16    net (fanout=1)        0.227   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<71>
    RAMB36_X4Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.050ns logic, 0.227ns route)
                                                         (-28.2% logic, 128.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_01_inst/high_speed_gtx0_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_04_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_04_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y3.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y89.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y5.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.727ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.350ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.350ns (1.757ns logic, 12.593ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.089ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.089ns (1.757ns logic, 12.332ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.038ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.038ns (1.757ns logic, 12.281ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_33 (SLICE_X33Y102.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.350ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     14.350ns (1.757ns logic, 12.593ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.089ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     14.089ns (1.757ns logic, 12.332ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_33 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.038ns (Levels of Logic = 9)
  Clock Path Skew:      -0.172ns (2.933 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y102.SR     net (fanout=15)       1.965   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y102.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_33
    -------------------------------------------------  ---------------------------
    Total                                     14.038ns (1.757ns logic, 12.281ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X33Y86.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.304ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.944 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y86.SR      net (fanout=15)       1.919   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.304ns (1.757ns logic, 12.547ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.043ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.944 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y86.SR      net (fanout=15)       1.919   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.043ns (1.757ns logic, 12.286ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (2.944 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.B4      net (fanout=39)       0.919   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y86.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X28Y75.B2      net (fanout=1)        1.154   system/ipb_fabric/N36
    SLICE_X28Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C2      net (fanout=33)       0.604   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X28Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B5      net (fanout=4)        1.469   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.196   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X16Y97.A4      net (fanout=7)        0.784   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X16Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X33Y86.SR      net (fanout=15)       1.919   system/sram2_if/sramInterface/_n0147
    SLICE_X33Y86.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.992ns (1.757ns logic, 12.235ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_5 (SLICE_X31Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.467 - 1.310)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X31Y79.A5      net (fanout=75)       0.307   system/regs_from_ipbus<8><16>
    SLICE_X31Y79.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O171
                                                       system/sram2_if/sramInterface/ADDR_O_5
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.060ns logic, 0.307ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_18 (SLICE_X28Y84.C6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.405 - 1.318)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X28Y84.B4      net (fanout=2)        0.148   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X28Y84.B       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X28Y84.C6      net (fanout=5)        0.094   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X28Y84.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.056ns logic, 0.242ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.405 - 1.309)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y84.B5      net (fanout=68)       0.379   system/ipb_arb/src<1>
    SLICE_X28Y84.B       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X28Y84.C6      net (fanout=5)        0.094   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X28Y84.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.073ns logic, 0.473ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.405 - 1.309)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X28Y84.B2      net (fanout=69)       0.489   system/ipb_arb/src<0>
    SLICE_X28Y84.B       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X28Y84.C6      net (fanout=5)        0.094   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X28Y84.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.073ns logic, 0.583ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X31Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.467 - 1.310)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X31Y79.D5      net (fanout=75)       0.313   system/regs_from_ipbus<8><16>
    SLICE_X31Y79.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.058ns logic, 0.313ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y89.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2114722 paths analyzed, 11691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.030ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y26.WEAU0), 4198 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.983ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU0      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.983ns (1.913ns logic, 19.070ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.919ns (Levels of Logic = 12)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y56.C2         net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X30Y79.B5         net (fanout=84)       1.483   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X30Y79.B          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<23>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D6         net (fanout=1)        0.395   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU0      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.919ns (1.981ns logic, 18.938ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.831ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X26Y121.A6        net (fanout=2)        1.628   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU0      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.831ns (1.784ns logic, 19.047ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y26.WEAU1), 4198 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.983ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU1      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.983ns (1.913ns logic, 19.070ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.919ns (Levels of Logic = 12)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y56.C2         net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X30Y79.B5         net (fanout=84)       1.483   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X30Y79.B          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<23>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D6         net (fanout=1)        0.395   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU1      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.919ns (1.981ns logic, 18.938ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.831ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X26Y121.A6        net (fanout=2)        1.628   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU1      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.831ns (1.784ns logic, 19.047ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y26.WEAU2), 4198 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.983ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.983ns (1.913ns logic, 19.070ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.919ns (Levels of Logic = 12)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y56.C2         net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X30Y79.B5         net (fanout=84)       1.483   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X30Y79.B          Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<23>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D6         net (fanout=1)        0.395   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o1
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.BMUX      Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X26Y121.A4        net (fanout=11)       1.651   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.919ns (1.981ns logic, 18.938ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.831ns (Levels of Logic = 11)
  Clock Path Skew:      0.038ns (1.495 - 1.457)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y97.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X31Y56.A1         net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X33Y79.D5         net (fanout=260)      1.809   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X33Y79.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
    SLICE_X33Y79.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_668_o2
                                                          system/ipb_usr_fabric/Mmux_n016021
    SLICE_X48Y52.A3         net (fanout=14)       2.306   system/ipb_usr_fabric/n0160<1>
    SLICE_X48Y52.AMUX       Tilo                  0.208   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X48Y52.B4         net (fanout=2)        0.412   user_ipb_mosi[0]_ipb_strobe
    SLICE_X48Y52.B          Tilo                  0.068   usr/ipb_optohybrid_inst/ipb_optohybrid_slow_clock_inst/last_ipb_strobe
                                                          usr/ipb_vfat2_inst/ipb_vfat2_slow_clock_inst/ipb_miso_o_ipb_ack1
    SLICE_X33Y61.D2         net (fanout=1)        1.458   user_ipb_miso[0]_ipb_ack
    SLICE_X33Y61.D          Tilo                  0.068   system/rst/rst
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X33Y61.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X33Y61.C          Tilo                  0.068   system/rst/rst
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X38Y106.B1        net (fanout=11)       2.863   system/ipb_from_fabric_ipb_ack
    SLICE_X38Y106.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/rx_next11
    SLICE_X26Y121.A6        net (fanout=2)        1.628   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X26Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X26Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X57Y142.A3        net (fanout=7)        2.583   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X57Y142.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y26.WEAU2      net (fanout=64)       1.694   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        20.831ns (1.784ns logic, 19.047ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y21.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.543 - 0.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y108.BQ            Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1
    RAMB36_X4Y21.ADDRARDADDRL12 net (fanout=16)       0.162   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<1>
    RAMB36_X4Y21.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.180ns (0.018ns logic, 0.162ns route)
                                                              (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y21.ADDRARDADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.543 - 0.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y108.BQ            Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1
    RAMB36_X4Y21.ADDRARDADDRU12 net (fanout=16)       0.163   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<1>
    RAMB36_X4Y21.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.181ns (0.018ns logic, 0.163ns route)
                                                              (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30 (SLICE_X29Y98.C6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/DATA_O_30 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.392 - 1.302)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/DATA_O_30 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y97.AQ      Tcko                  0.098   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    SLICE_X26Y98.A5      net (fanout=2)        0.116   system/sram2_if/bistData_from_sramInterfaceIoControl<30>
    SLICE_X26Y98.A       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_state[2]_equal_73_o_inv
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_ipBus_rdata241
    SLICE_X29Y98.C6      net (fanout=1)        0.144   system/ipb_from_slaves[2]_ipb_rdata<30>
    SLICE_X29Y98.CLK     Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><30>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.076ns logic, 0.260ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 2)
  Clock Path Skew:      0.027ns (0.433 - 0.406)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X26Y98.A4      net (fanout=75)       0.901   system/regs_from_ipbus<8><16>
    SLICE_X26Y98.A       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_state[2]_equal_73_o_inv
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_ipBus_rdata241
    SLICE_X29Y98.C6      net (fanout=1)        0.144   system/ipb_from_slaves[2]_ipb_rdata<30>
    SLICE_X29Y98.CLK     Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><30>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.093ns logic, 1.045ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_17 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.216ns (Levels of Logic = 2)
  Clock Path Skew:      0.027ns (0.433 - 0.406)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_17 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.DQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_17
    SLICE_X26Y98.A3      net (fanout=18)       0.979   system/regs_from_ipbus<8><17>
    SLICE_X26Y98.A       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_state[2]_equal_73_o_inv
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_ipBus_rdata241
    SLICE_X29Y98.C6      net (fanout=1)        0.144   system/ipb_from_slaves[2]_ipb_rdata<30>
    SLICE_X29Y98.CLK     Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><30>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_30
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.093ns logic, 1.123ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.801ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_13 (SLICE_X29Y75.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.533ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (3.042 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y75.D1      net (fanout=70)       3.897   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT51
                                                       system/sram1_if/sramInterface/data_i_r_13
    -------------------------------------------------  ---------------------------
    Total                                     14.533ns (1.113ns logic, 13.420ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.272ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (3.042 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y75.D1      net (fanout=70)       3.897   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT51
                                                       system/sram1_if/sramInterface/data_i_r_13
    -------------------------------------------------  ---------------------------
    Total                                     14.272ns (1.113ns logic, 13.159ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_13 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.221ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (3.042 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y75.D1      net (fanout=70)       3.897   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT51
                                                       system/sram1_if/sramInterface/data_i_r_13
    -------------------------------------------------  ---------------------------
    Total                                     14.221ns (1.113ns logic, 13.108ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X33Y78.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.528ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (3.059 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y78.D2      net (fanout=70)       3.892   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.528ns (1.113ns logic, 13.415ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.267ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (3.059 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y78.D2      net (fanout=70)       3.892   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.267ns (1.113ns logic, 13.154ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.216ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (3.059 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y78.D2      net (fanout=70)       3.892   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y78.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     14.216ns (1.113ns logic, 13.103ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_11 (SLICE_X29Y73.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.420ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (3.041 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y56.A1      net (fanout=68)       3.028   system/ipb_arb/src<1>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y73.D2      net (fanout=70)       3.784   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                     14.420ns (1.113ns logic, 13.307ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.159ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (3.041 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y56.A5      net (fanout=69)       2.767   system/ipb_arb/src<0>
    SLICE_X31Y56.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X31Y75.A5      net (fanout=260)      1.602   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y73.D2      net (fanout=70)       3.784   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                     14.159ns (1.113ns logic, 13.046ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.108ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (3.041 - 3.105)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y97.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y56.C2      net (fanout=68)       2.827   system/ipb_arb/src<1>
    SLICE_X35Y56.C       Tilo                  0.068   usr/ipb_vfat2_inst/tx_data<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X31Y75.A1      net (fanout=84)       1.491   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X31Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X30Y75.B1      net (fanout=1)        0.481   system/ipb_fabric/N01
    SLICE_X30Y75.B       Tilo                  0.068   system/ipb_fabric/N2
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A6      net (fanout=39)       0.756   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y85.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A5      net (fanout=33)       1.482   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X29Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X29Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X29Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y44.A4      net (fanout=7)        1.074   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X36Y49.C1      net (fanout=3)        0.759   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X36Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X29Y73.D2      net (fanout=70)       3.784   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X29Y73.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                     14.108ns (1.113ns logic, 12.995ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_12 (SLICE_X29Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.463 - 1.310)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y81.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X29Y75.B6      net (fanout=75)       0.375   system/regs_from_ipbus<8><0>
    SLICE_X29Y75.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT41
                                                       system/sram1_if/sramInterface/data_i_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.058ns logic, 0.375ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X29Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X29Y30.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X29Y30.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/write_rr (SLICE_X30Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/write_rrr (FF)
  Destination:          system/sram1_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.064 - 0.051)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/write_rrr to system/sram1_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y29.DQ      Tcko                  0.098   system/sram1_if/bist/write_rrr
                                                       system/sram1_if/bist/write_rrr
    SLICE_X30Y31.DX      net (fanout=1)        0.098   system/sram1_if/bist/write_rrr
    SLICE_X30Y31.CLK     Tckdi       (-Th)     0.089   system/sram1_if/bist/write_rr
                                                       system/sram1_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y5.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.416ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X56Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.909 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X68Y85.D6      net (fanout=1)        1.468   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.689ns logic, 2.602ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X71Y85.A1      net (fanout=2)        0.728   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.801ns logic, 2.394ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X71Y85.A2      net (fanout=2)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.801ns logic, 2.388ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X56Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.909 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X68Y85.D6      net (fanout=1)        1.468   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.689ns logic, 2.602ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X71Y85.A1      net (fanout=2)        0.728   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.801ns logic, 2.394ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X71Y85.A2      net (fanout=2)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.801ns logic, 2.388ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X56Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.909 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X68Y85.D6      net (fanout=1)        1.468   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.689ns logic, 2.602ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_5 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_5
    SLICE_X71Y85.A1      net (fanout=2)        0.728   system/gbt_phase_monitoring/sfp_cdce_pm/timer<5>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.801ns logic, 2.394ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.909 - 0.937)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X71Y85.A2      net (fanout=2)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X71Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>1
    SLICE_X68Y85.D4      net (fanout=2)        0.532   system/gbt_phase_monitoring/sfp_cdce_pm/GND_478_o_INV_1408_o<16>
    SLICE_X68Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        1.134   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.801ns logic, 2.388ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X68Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.441 - 0.406)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y82.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X68Y82.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X68Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.028ns logic, 0.101ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X68Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.440 - 0.405)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y85.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X68Y86.AI      net (fanout=4)        0.111   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X68Y86.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.028ns logic, 0.111ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X68Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.441 - 0.405)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X68Y83.BI      net (fanout=4)        0.114   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X68Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.029ns logic, 0.114ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.705ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.295ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y46.B3      net (fanout=3)        1.941   user_mac_addr<3>
    SLICE_X30Y46.BMUX    Tilo                  0.198   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X34Y46.SR      net (fanout=2)        0.509   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X34Y46.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.255ns logic, 2.450ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.301ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y46.B3      net (fanout=3)        1.941   user_mac_addr<3>
    SLICE_X30Y46.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X34Y46.CLK     net (fanout=2)        0.930   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.828ns logic, 2.871ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.599ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.599ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y46.B3      net (fanout=3)        0.856   user_mac_addr<3>
    SLICE_X30Y46.BMUX    Tilo                  0.083   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X34Y46.SR      net (fanout=2)        0.219   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X34Y46.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.524ns logic, 1.075ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.876ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.876ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y46.B3      net (fanout=3)        0.856   user_mac_addr<3>
    SLICE_X30Y46.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X34Y46.CLK     net (fanout=2)        0.620   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.400ns logic, 1.476ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.452ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X32Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.548ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y46.A4      net (fanout=3)        1.922   user_mac_addr<2>
    SLICE_X30Y46.AMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X32Y46.SR      net (fanout=2)        0.388   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X32Y46.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.142ns logic, 2.310ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X32Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.809ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y46.A4      net (fanout=3)        1.922   user_mac_addr<2>
    SLICE_X30Y46.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X32Y46.CLK     net (fanout=2)        0.503   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (0.766ns logic, 2.425ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X32Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.470ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.470ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y46.A4      net (fanout=3)        0.854   user_mac_addr<2>
    SLICE_X30Y46.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X32Y46.SR      net (fanout=2)        0.171   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X32Y46.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.445ns logic, 1.025ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X32Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.425ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.425ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y46.A4      net (fanout=3)        0.854   user_mac_addr<2>
    SLICE_X30Y46.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X32Y46.CLK     net (fanout=2)        0.225   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.346ns logic, 1.079ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.360ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X35Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.640ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X35Y46.A1      net (fanout=3)        2.702   user_mac_addr<1>
    SLICE_X35Y46.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X35Y46.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.185ns logic, 3.175ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X35Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.792ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X35Y46.A1      net (fanout=3)        2.702   user_mac_addr<1>
    SLICE_X35Y46.A       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.744   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (0.762ns logic, 3.446ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X35Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.807ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.807ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X35Y46.A1      net (fanout=3)        1.168   user_mac_addr<1>
    SLICE_X35Y46.AMUX    Tilo                  0.074   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X35Y46.SR      net (fanout=2)        0.181   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X35Y46.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.458ns logic, 1.349ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X35Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.970ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.970ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X35Y46.A1      net (fanout=3)        1.168   user_mac_addr<1>
    SLICE_X35Y46.A       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X35Y46.CLK     net (fanout=2)        0.459   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.343ns logic, 1.627ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.046ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.954ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.046ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.B2      net (fanout=3)        2.446   user_mac_addr<0>
    SLICE_X36Y48.BMUX    Tilo                  0.205   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X37Y49.SR      net (fanout=2)        0.357   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X37Y49.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (1.243ns logic, 2.803ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.384ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.B2      net (fanout=3)        2.446   user_mac_addr<0>
    SLICE_X36Y48.B       Tilo                  0.068   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X37Y49.CLK     net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (0.809ns logic, 2.807ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y49.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.804ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.804ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.B2      net (fanout=3)        1.165   user_mac_addr<0>
    SLICE_X36Y48.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X37Y49.SR      net (fanout=2)        0.136   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X37Y49.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.503ns logic, 1.301ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.696ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.696ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y48.B2      net (fanout=3)        1.165   user_mac_addr<0>
    SLICE_X36Y48.B       Tilo                  0.034   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X37Y49.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.383ns logic, 1.313ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.756ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X7Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X6Y36.A2       net (fanout=5)        1.337   system/regs_from_ipbus<11><12>
    SLICE_X6Y36.AMUX     Tilo                  0.194   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X7Y37.SR       net (fanout=2)        0.591   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X7Y37.CLK      Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.828ns logic, 1.928ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X7Y37.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.796ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X6Y36.A2       net (fanout=5)        1.337   system/regs_from_ipbus<11><12>
    SLICE_X6Y36.A        Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X7Y37.CLK      net (fanout=2)        0.462   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.405ns logic, 1.799ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X7Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X6Y36.A2       net (fanout=5)        0.546   system/regs_from_ipbus<11><12>
    SLICE_X6Y36.AMUX     Tilo                  0.075   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X7Y37.SR       net (fanout=2)        0.227   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X7Y37.CLK      Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.248ns logic, 0.773ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X7Y37.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.862ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X6Y36.A2       net (fanout=5)        0.546   system/regs_from_ipbus<11><12>
    SLICE_X6Y36.A        Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X7Y37.CLK      net (fanout=2)        0.184   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.132ns logic, 0.730ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.999ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.001ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y45.A1      net (fanout=3)        2.324   user_mac_addr<1>
    SLICE_X30Y45.AMUX    Tilo                  0.196   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X31Y44.SR      net (fanout=2)        0.488   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X31Y44.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.187ns logic, 2.812ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.690ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y45.A1      net (fanout=3)        2.324   user_mac_addr<1>
    SLICE_X30Y45.A       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X31Y44.CLK     net (fanout=2)        0.224   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.762ns logic, 2.548ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.645ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.645ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y45.A1      net (fanout=3)        0.998   user_mac_addr<1>
    SLICE_X30Y45.AMUX    Tilo                  0.075   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X31Y44.SR      net (fanout=2)        0.188   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X31Y44.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.459ns logic, 1.186ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X31Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y45.A1      net (fanout=3)        0.998   user_mac_addr<1>
    SLICE_X30Y45.A       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X31Y44.CLK     net (fanout=2)        0.093   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.343ns logic, 1.091ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.947ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X29Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.053ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y43.B1      net (fanout=3)        2.325   user_mac_addr<3>
    SLICE_X30Y43.BMUX    Tilo                  0.205   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X29Y43.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X29Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.262ns logic, 2.685ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X29Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.618ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y43.B1      net (fanout=3)        2.325   user_mac_addr<3>
    SLICE_X30Y43.B       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X29Y43.CLK     net (fanout=2)        0.229   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.828ns logic, 2.554ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X29Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.657ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.657ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y43.B1      net (fanout=3)        0.999   user_mac_addr<3>
    SLICE_X30Y43.BMUX    Tilo                  0.079   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X29Y43.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X29Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.520ns logic, 1.137ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X29Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.495ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.495ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X30Y43.B1      net (fanout=3)        0.999   user_mac_addr<3>
    SLICE_X30Y43.B       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X29Y43.CLK     net (fanout=2)        0.096   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.400ns logic, 1.095ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.719ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X31Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.281ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y43.A5      net (fanout=3)        2.058   user_mac_addr<2>
    SLICE_X31Y43.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X31Y43.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X31Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.188ns logic, 2.531ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X31Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.812ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.188ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y43.A5      net (fanout=3)        2.058   user_mac_addr<2>
    SLICE_X31Y43.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X31Y43.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.766ns logic, 2.422ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X31Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.557ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.557ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y43.A5      net (fanout=3)        0.911   user_mac_addr<2>
    SLICE_X31Y43.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X31Y43.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X31Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.465ns logic, 1.092ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X31Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.404ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.404ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y43.A5      net (fanout=3)        0.911   user_mac_addr<2>
    SLICE_X31Y43.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X31Y43.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.346ns logic, 1.058ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.376ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X34Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.624ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y42.A5      net (fanout=3)        2.766   user_mac_addr<0>
    SLICE_X34Y42.AMUX    Tilo                  0.193   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X34Y42.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X34Y42.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.231ns logic, 3.145ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X34Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.947ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y42.A5      net (fanout=3)        2.766   user_mac_addr<0>
    SLICE_X34Y42.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X34Y42.CLK     net (fanout=2)        0.478   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (0.809ns logic, 3.244ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X34Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.074ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.074ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y42.A5      net (fanout=3)        1.425   user_mac_addr<0>
    SLICE_X34Y42.AMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X34Y42.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X34Y42.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.502ns logic, 1.572ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X34Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.999ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.999ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y42.A5      net (fanout=3)        1.425   user_mac_addr<0>
    SLICE_X34Y42.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X34Y42.CLK     net (fanout=2)        0.191   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.383ns logic, 1.616ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.258ns|            0|            0|            0|      2353042|
| TS_clk125_2_n                 |      8.000ns|      4.329ns|      5.258ns|            0|            0|         2456|      2350568|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.727ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     21.030ns|          N/A|            0|            0|      2114722|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.801ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.376ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.705ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.452ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.360ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.046ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.756ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.999ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.947ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.719ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.376ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.496ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.496ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.416ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    4.133|         |         |         |
cdce_out1_p    |    4.133|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out1_n    |    4.133|         |         |         |
cdce_out1_p    |    4.133|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.030|         |         |         |
clk125_2_p     |   21.030|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.030|         |         |         |
clk125_2_p     |   21.030|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.989|    0.989|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.226|    1.226|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.036|    1.036|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.111|    1.111|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.386|         |         |         |
xpoint1_clk1_p |    4.386|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.386|         |         |         |
xpoint1_clk1_p |    4.386|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2447014 paths, 0 nets, and 49304 connections

Design statistics:
   Minimum period:  21.030ns{1}   (Maximum frequency:  47.551MHz)
   Maximum path delay from/to any node:   4.376ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 12 11:55:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 726 MB



