

================================================================
== Vivado HLS Report for 'load_weight'
================================================================
* Date:           Tue Mar 19 14:53:32 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2362|     2362| 23.620 us | 23.620 us |  2362|  2362|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.wt_buff.V.gep.weight.V  |     2353|     2353|         3|          1|          1|  2352|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)"   --->   Operation 13 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weight_V_offset)"   --->   Operation 14 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_cast = zext i7 %m_read to i16"   --->   Operation 15 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_V_offset_cast = zext i31 %weight_V_offset_read to i32"   --->   Operation 16 'zext' 'weight_V_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.82ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49 = mul i16 %m_cast, 147" [test_conv/src/test.cpp:49]   --->   Operation 17 'mul' 'mul_ln49' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into DSP with root node add_ln49_1)   --->   "%zext_ln49 = zext i16 %mul_ln49 to i32" [test_conv/src/test.cpp:49]   --->   Operation 18 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln49_1 = add i32 %weight_V_offset_cast, %zext_ln49" [test_conv/src/test.cpp:49]   --->   Operation 19 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %add_ln49_1 to i64" [test_conv/src/test.cpp:49]   --->   Operation 20 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr i16* %weight_V, i64 %zext_ln49_1" [test_conv/src/test.cpp:49]   --->   Operation 21 'getelementptr' 'weight_V_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 22 [7/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 22 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 23 [6/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 23 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 24 [5/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 24 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 25 [4/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 25 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 26 [3/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 26 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 27 [2/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 27 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 9408, [2 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/7] (8.75ns)   --->   "%weight_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %weight_V_addr, i32 2352)" [test_conv/src/test.cpp:49]   --->   Operation 29 'readreq' 'weight_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.46ns)   --->   "br label %burst.rd.header" [test_conv/src/test.cpp:49]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i12 [ 0, %0 ], [ %add_ln49, %burstread.region ]" [test_conv/src/test.cpp:49]   --->   Operation 31 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln49 = icmp eq i12 %phi_ln49, -1744" [test_conv/src/test.cpp:49]   --->   Operation 32 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2352, i64 2352, i64 2352)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln49 = add i12 %phi_ln49, 1" [test_conv/src/test.cpp:49]   --->   Operation 34 'add' 'add_ln49' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %burst.rd.end, label %burstread.region" [test_conv/src/test.cpp:49]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 36 [1/1] (8.75ns)   --->   "%weight_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %weight_V_addr)" [test_conv/src/test.cpp:49]   --->   Operation 36 'read' 'weight_V_addr_read' <Predicate = (!icmp_ln49)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [test_conv/src/test.cpp:49]   --->   Operation 37 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40)" [test_conv/src/test.cpp:49]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_wt_buff_OC)" [test_conv/src/test.cpp:49]   --->   Operation 39 'specloopname' 'empty_12' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i12 %phi_ln49 to i64" [test_conv/src/test.cpp:49]   --->   Operation 40 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%wt_buff_V_addr = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln49_2" [test_conv/src/test.cpp:49]   --->   Operation 41 'getelementptr' 'wt_buff_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (2.77ns)   --->   "store i16 %weight_V_addr_read, i16* %wt_buff_V_addr, align 2" [test_conv/src/test.cpp:49]   --->   Operation 42 'store' <Predicate = (!icmp_ln49)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2352> <RAM>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [test_conv/src/test.cpp:49]   --->   Operation 43 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [test_conv/src/test.cpp:49]   --->   Operation 44 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:50]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.55ns
The critical path consists of the following:
	wire read on port 'm' [5]  (0 ns)
	'mul' operation of DSP[12] ('mul_ln49', test_conv/src/test.cpp:49) [10]  (2.82 ns)
	'add' operation of DSP[12] ('add_ln49_1', test_conv/src/test.cpp:49) [12]  (2.73 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'weight_V' (test_conv/src/test.cpp:49) [15]  (8.75 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'phi' operation ('phi_ln49', test_conv/src/test.cpp:49) with incoming values : ('add_ln49', test_conv/src/test.cpp:49) [18]  (0 ns)
	'icmp' operation ('icmp_ln49', test_conv/src/test.cpp:49) [19]  (1.82 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'weight_V' (test_conv/src/test.cpp:49) [27]  (8.75 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('wt_buff_V_addr', test_conv/src/test.cpp:49) [29]  (0 ns)
	'store' operation ('store_ln49', test_conv/src/test.cpp:49) of variable 'weight_V_addr_read', test_conv/src/test.cpp:49 on array 'wt_buff_V' [30]  (2.77 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
