---
title: DPDK Vector ISA Frequencies
linkTitle: DPDK vector frequencies
weight: 10
---

{{% pageinfo %}}
What are the vector instruction frequencies in `dpdk-ip_pipeline`
when built with gcc-15 and executed within a RISCV-64 emulated system?
{{% /pageinfo %}}

This means libc calls won't invoke vector instructions in this memory snapshot.

| opcode | frequency |
| ----- | --------- |
| [vse8.v]({{< relref "../opcodes/vse_" >}}) | 12756 |
| [vsetivli]({{< relref "../opcodes/vsetvli" >}}) | 9668 |
| [vsetvli]({{< relref "../opcodes/vsetvli" >}}) | 7882 |
| [vle8.v]({{< relref "../opcodes/vle_" >}}) | 5841 |
| [vle8ff.v]({{< relref "../opcodes/vle_ff" >}}) | 3433 |
| [vmv.v.i]({{< relref "../opcodes/vmv.v._" >}}) | 3134 |
| [vse32.v]({{< relref "../opcodes/vse_" >}}) | 2357 |
| [vmseq.vi]({{< relref "../opcodes/vms__" >}}) | 1914 |
| [vse64.v]({{< relref "../opcodes/vse_" >}}) | 1880 |
| [csrrs[vl]]({{< relref "../opcodes/csrrs" >}}) | 1843 |
| [vfirst.m]({{< relref "../opcodes/vfirst.m" >}}) | 1843 |
| [vle64.v]({{< relref "../opcodes/vle_" >}}) | 1808 |
| [vid.v]({{< relref "../opcodes/vid.v" >}}) | 1801 |
| [vse16.v]({{< relref "../opcodes/vse_" >}}) | 1751 |
| [vmsne.vv]({{< relref "../opcodes/vms__" >}}) | 1603 |
| [vmor.mm]({{< relref "../opcodes/vm_" >}}) | 1597 |
| [vle32.v]({{< relref "../opcodes/vle_" >}}) | 1431 |
| [csrrs[vlenb]]({{< relref "../opcodes/csrrs" >}}) | 1163 |
| [vmul.vx]({{< relref "../opcodes/v_math_" >}}) | 1136 |
| [vmv.x.s]({{< relref "../opcodes/pending" >}}) | 1134 |
| [vmv.v.x]({{< relref "../opcodes/vmv.v._" >}}) | 979 |
| [vadd.vi]({{< relref "../opcodes/v_math_" >}}) | 909 |
| [vrgather.vv]({{< relref "../opcodes/pending" >}}) | 733 |
| [vadd.vv]({{< relref "../opcodes/v_math_" >}}) | 654 |
| [vle16.v]({{< relref "../opcodes/vle_" >}}) | 624 |
| [vadd.vx]({{< relref "../opcodes/v_math_" >}}) | 592 |
| [vslide1down.vx]({{< relref "../opcodes/pending" >}}) | 566 |
| [vor.vv]({{< relref "../opcodes/v_math_" >}}) | 546 |
| [vncvt.x.x.w]({{< relref "../opcodes/pending" >}}) | 479 |
| [vand.vv]({{< relref "../opcodes/v_math_" >}}) | 468 |
| [vsll.vi]({{< relref "../opcodes/pending" >}}) | 424 |
| [vmv.s.x]({{< relref "../opcodes/pending" >}}) | 333 |
| [vmv1r.v]({{< relref "../opcodes/pending" >}}) | 271 |
| [vslidedown.vi]({{< relref "../opcodes/pending" >}}) | 262 |
| [vzext.vf2]({{< relref "../opcodes/v_math_" >}}) | 248 |
| [vrsub.vi]({{< relref "../opcodes/v_math_" >}}) | 215 |
| [vs1r.v]({{< relref "../opcodes/pending" >}}) | 197 |
| [vxor.vv]({{< relref "../opcodes/v_math_" >}}) | 192 |
| [vredor.vs]({{< relref "../opcodes/pending" >}}) | 179 |
| [vsrl.vi]({{< relref "../opcodes/pending" >}}) | 156 |
| [vmsne.vi]({{< relref "../opcodes/vms__" >}}) | 151 |
| [vl1re64.v]({{< relref "../opcodes/pending" >}}) | 150 |
| [vrsub.vx]({{< relref "../opcodes/v_math_" >}}) | 132 |
| [vluxei64.v]({{< relref "../opcodes/pending" >}}) | 125 |
| [vand.vi]({{< relref "../opcodes/v_math_" >}}) | 122 |
| [vredsum.vs]({{< relref "../opcodes/pending" >}}) | 110 |
| [vsll.vv]({{< relref "../opcodes/pending" >}}) | 106 |
| [vzext.vf4]({{< relref "../opcodes/v_math_" >}}) | 103 |
| [vlse32.v]({{< relref "../opcodes/pending" >}}) | 88 |
| [vluxei32.v]({{< relref "../opcodes/pending" >}}) | 88 |
| [vlseg2e32.v]({{< relref "../opcodes/pending" >}}) | 87 |
| [vmseq.vv]({{< relref "../opcodes/vms__" >}}) | 70 |
| [vmerge.vim]({{< relref "../opcodes/pending" >}}) | 66 |
| [vcpop.m]({{< relref "../opcodes/pending" >}}) | 61 |
| [vsub.vv]({{< relref "../opcodes/v_math_" >}}) | 57 |
| [vslide1up.vx]({{< relref "../opcodes/pending" >}}) | 56 |
| [vmerge.vvm]({{< relref "../opcodes/v_math_" >}}) | 55 |
| [vsuxei64.v]({{< relref "../opcodes/pending" >}}) | 55 |
| [vwaddu.wv]({{< relref "../opcodes/v_math_" >}}) | 50 |
| [vrgatherei16.vv]({{< relref "../opcodes/pending" >}}) | 49 |
| [vl1re32.v]({{< relref "../opcodes/pending" >}}) | 48 |
| [vwredsumu.vs]({{< relref "../opcodes/pending" >}}) | 47 |
| [vmsgtu.vi]({{< relref "../opcodes/vms__" >}}) | 39 |
| [vnsrl.wi]({{< relref "../opcodes/pending" >}}) | 39 |
| [vsrl.vv]({{< relref "../opcodes/pending" >}}) | 37 |
| [vlse16.v]({{< relref "../opcodes/pending" >}}) | 31 |
| [vmsleu.vi]({{< relref "../opcodes/vms__" >}}) | 30 |
| [vmul.vv]({{< relref "../opcodes/v_math_" >}}) | 29 |
| [vminu.vv]({{< relref "../opcodes/v_math_" >}}) | 28 |
| [vlse64.v]({{< relref "../opcodes/pending" >}}) | 26 |
| [vnot.v]({{< relref "../opcodes/v_math_" >}}) | 26 |
| [vmax.vv]({{< relref "../opcodes/v_math_" >}}) | 24 |
| [vremu.vv]({{< relref "../opcodes/pending" >}}) | 23 |
| [vnsrl.wv]({{< relref "../opcodes/pending" >}}) | 20 |
| [vmadd.vv]({{< relref "../opcodes/v_math_" >}}) | 19 |
| [vmand.mm]({{< relref "../opcodes/vm_" >}}) | 19 |
| [vredxor.vs]({{< relref "../opcodes/pending" >}}) | 19 |
| [vsra.vi]({{< relref "../opcodes/pending" >}}) | 17 |
| [vmsltu.vv]({{< relref "../opcodes/vms__" >}}) | 16 |
| [vsuxei32.v]({{< relref "../opcodes/pending" >}}) | 15 |
| [vl1r.v]({{< relref "../opcodes/pending" >}}) | 14 |
| [vmulhu.vv]({{< relref "../opcodes/pending" >}}) | 14 |
| [vluxei16.v]({{< relref "../opcodes/pending" >}}) | 14 |
| [vsll.vx]({{< relref "../opcodes/pending" >}}) | 12 |
| [vfmv.v.f]({{< relref "../opcodes/pending" >}}) | 12 |
| [vsseg2e32.v]({{< relref "../opcodes/pending" >}}) | 12 |
| [vmacc.vv]({{< relref "../opcodes/pending" >}}) | 11 |
| [vlm.v]({{< relref "../opcodes/pending" >}}) | 10 |
| [vcompress.vm]({{< relref "../opcodes/pending" >}}) | 10 |
| [vmnand.mm]({{< relref "../opcodes/vm_" >}}) | 10 |
| [vslidedown.vx]({{< relref "../opcodes/pending" >}}) | 9 |
| [vfmul.vv]({{< relref "../opcodes/pending" >}}) | 8 |
| [vand.vx]({{< relref "../opcodes/v_math_" >}}) | 8 |
| [vlseg3e32.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsseg2e16.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsseg2e64.v]({{< relref "../opcodes/pending" >}}) | 8 |
| [vsext.vf2]({{< relref "../opcodes/pending" >}}) | 7 |
| [vredand.vs]({{< relref "../opcodes/pending" >}}) | 7 |
| [vsuxei16.v]({{< relref "../opcodes/pending" >}}) | 7 |
| [vmsltu.vx]({{< relref "../opcodes/vms__" >}}) | 7 |
| [vmslt.vv]({{< relref "../opcodes/vms__" >}}) | 7 |
| [vlse8.v]({{< relref "../opcodes/pending" >}}) | 7 |
| [vsuxei8.v]({{< relref "../opcodes/pending" >}}) | 7 |
| [vslideup.vi]({{< relref "../opcodes/pending" >}}) | 7 |
| [vsrl.vx]({{< relref "../opcodes/pending" >}}) | 6 |
| [vluxei8.v]({{< relref "../opcodes/pending" >}}) | 6 |
| [vsseg8e8.v]({{< relref "../opcodes/pending" >}}) | 6 |
| [vdivu.vv]({{< relref "../opcodes/v_math_" >}}) | 5 |
| [vlseg8e8.v]({{< relref "../opcodes/pending" >}}) | 5 |
| [vneg.v]({{< relref "../opcodes/v_math_" >}}) | 5 |
| [vwaddu.vv]({{< relref "../opcodes/v_math_" >}}) | 4 |
| [vfcvt.f.x.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vnmsub.vv]({{< relref "../opcodes/v_math_" >}}) | 4 |
| [vl1re16.v]({{< relref "../opcodes/pending" >}}) | 4 |
| [vsm.v]({{< relref "../opcodes/pending" >}}) | 3 |
| [vredminu.vs]({{< relref "../opcodes/pending" >}}) | 3 |
| [vfwcvt.f.x.v]({{< relref "../opcodes/pending" >}}) | 3 |
| [vnsra.wv]({{< relref "../opcodes/pending" >}}) | 3 |
| [vmsle.vi]({{< relref "../opcodes/vms__" >}}) | 3 |
| [vfmadd.vv]({{< relref "../opcodes/pending" >}}) | 3 |
| [vfncvt.rtz.xu.f.w]({{< relref "../opcodes/pending" >}}) | 3 |
| [vmaxu.vv]({{< relref "../opcodes/v_math_" >}}) | 3 |
| [vle64ff.v]({{< relref "../opcodes/vle_ff" >}}) | 3 |
| [vzext.vf8]({{< relref "../opcodes/pending" >}}) | 3 |
| [vlseg4e16.v]({{< relref "../opcodes/pending" >}}) | 3 |
| [vlseg4e32.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vwadd.wv]({{< relref "../opcodes/v_math_" >}}) | 2 |
| [vxor.vi]({{< relref "../opcodes/v_math_" >}}) | 2 |
| [vredmaxu.vs]({{< relref "../opcodes/pending" >}}) | 2 |
| [vsseg4e8.v]({{< relref "../opcodes/pending" >}}) | 2 |
| [vfwcvt.f.xu.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfcvt.f.xu.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfncvt.f.x.w]({{< relref "../opcodes/pending" >}}) | 1 |
| [vfncvt.f.xu.w]({{< relref "../opcodes/pending" >}}) | 1 |
| [vmseq.vx]({{< relref "../opcodes/vms__" >}}) | 1 |
| [vlseg7e32.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vs2r.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vl2re16.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vsseg3e16.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vmin.vv]({{< relref "../opcodes/v_math_" >}}) | 1 |
| [vlseg6e16.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vnsrl.wx]({{< relref "../opcodes/pending" >}}) | 1 |
| [vlseg8e32.v]({{< relref "../opcodes/pending" >}}) | 1 |
| [vrem.vv]({{< relref "../opcodes/pending" >}}) | 1 |
| [vor.vi]({{< relref "../opcodes/v_math_" >}}) | 1 |
| [vsext.vf4]({{< relref "../opcodes/v_math_" >}}) | 1 |
| [vmsle.vv]({{< relref "../opcodes/vms__" >}}) | 1 |
| [vsra.vv]({{< relref "../opcodes/pending" >}}) | 1 |
