
mpii.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000152cc  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cd4  080154bc  080154bc  000254bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08016190  08016190  00026190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08016194  08016194  00026194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000390  20000000  08016198  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001538  20000390  08016528  00030390  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200018c8  08016528  000318c8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00030390  2**0
                  CONTENTS, READONLY
  9 .debug_info   0004d2c5  00000000  00000000  000303b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00009274  00000000  00000000  0007d67e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000023b0  00000000  00000000  000868f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002030  00000000  00000000  00088ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015c96  00000000  00000000  0008acd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000a7f5  00000000  00000000  000a096e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000ab163  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000a000  00000000  00000000  000ab1e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000009c  00000000  00000000  000b51e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000014d  00000000  00000000  000b527c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000390 	.word	0x20000390
 800020c:	00000000 	.word	0x00000000
 8000210:	080154a4 	.word	0x080154a4

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000394 	.word	0x20000394
 800022c:	080154a4 	.word	0x080154a4

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_f2uiz>:
 8000254:	0042      	lsls	r2, r0, #1
 8000256:	d20e      	bcs.n	8000276 <__aeabi_f2uiz+0x22>
 8000258:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800025c:	d30b      	bcc.n	8000276 <__aeabi_f2uiz+0x22>
 800025e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000262:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000266:	d409      	bmi.n	800027c <__aeabi_f2uiz+0x28>
 8000268:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800026c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000270:	fa23 f002 	lsr.w	r0, r3, r2
 8000274:	4770      	bx	lr
 8000276:	f04f 0000 	mov.w	r0, #0
 800027a:	4770      	bx	lr
 800027c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000280:	d101      	bne.n	8000286 <__aeabi_f2uiz+0x32>
 8000282:	0242      	lsls	r2, r0, #9
 8000284:	d102      	bne.n	800028c <__aeabi_f2uiz+0x38>
 8000286:	f04f 30ff 	mov.w	r0, #4294967295
 800028a:	4770      	bx	lr
 800028c:	f04f 0000 	mov.w	r0, #0
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop

08000294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000298:	4a08      	ldr	r2, [pc, #32]	; (80002bc <HAL_Init+0x28>)
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <HAL_Init+0x28>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f043 0310 	orr.w	r3, r3, #16
 80002a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002a4:	2003      	movs	r0, #3
 80002a6:	f000 f907 	bl	80004b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002aa:	2000      	movs	r0, #0
 80002ac:	f010 ff20 	bl	80110f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80002b0:	f010 fc8e 	bl	8010bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80002b4:	2300      	movs	r3, #0
}
 80002b6:	4618      	mov	r0, r3
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40022000 	.word	0x40022000

080002c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  uwTick++;
 80002c4:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <HAL_IncTick+0x18>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	3301      	adds	r3, #1
 80002ca:	4a03      	ldr	r2, [pc, #12]	; (80002d8 <HAL_IncTick+0x18>)
 80002cc:	6013      	str	r3, [r2, #0]
}
 80002ce:	bf00      	nop
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bc80      	pop	{r7}
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	20000750 	.word	0x20000750

080002dc <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  return uwTick;
 80002e0:	4b02      	ldr	r3, [pc, #8]	; (80002ec <HAL_GetTick+0x10>)
 80002e2:	681b      	ldr	r3, [r3, #0]
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	20000750 	.word	0x20000750

080002f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f8:	f7ff fff0 	bl	80002dc <HAL_GetTick>
 80002fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000308:	d002      	beq.n	8000310 <HAL_Delay+0x20>
  {
     wait++;
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	3301      	adds	r3, #1
 800030e:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000310:	bf00      	nop
 8000312:	f7ff ffe3 	bl	80002dc <HAL_GetTick>
 8000316:	4602      	mov	r2, r0
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	1ad2      	subs	r2, r2, r3
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	429a      	cmp	r2, r3
 8000320:	d3f7      	bcc.n	8000312 <HAL_Delay+0x22>
  {
  }
}
 8000322:	bf00      	nop
 8000324:	3710      	adds	r7, #16
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f003 0307 	and.w	r3, r3, #7
 800033a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000342:	68ba      	ldr	r2, [r7, #8]
 8000344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000348:	4013      	ands	r3, r2
 800034a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800035e:	4a04      	ldr	r2, [pc, #16]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	60d3      	str	r3, [r2, #12]
}
 8000364:	bf00      	nop
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <NVIC_GetPriorityGrouping+0x18>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	0a1b      	lsrs	r3, r3, #8
 800037e:	f003 0307 	and.w	r3, r3, #7
}
 8000382:	4618      	mov	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800039a:	4908      	ldr	r1, [pc, #32]	; (80003bc <NVIC_EnableIRQ+0x2c>)
 800039c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a0:	095b      	lsrs	r3, r3, #5
 80003a2:	79fa      	ldrb	r2, [r7, #7]
 80003a4:	f002 021f 	and.w	r2, r2, #31
 80003a8:	2001      	movs	r0, #1
 80003aa:	fa00 f202 	lsl.w	r2, r0, r2
 80003ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr
 80003bc:	e000e100 	.word	0xe000e100

080003c0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	6039      	str	r1, [r7, #0]
 80003ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80003cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	da0b      	bge.n	80003ec <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d4:	490d      	ldr	r1, [pc, #52]	; (800040c <NVIC_SetPriority+0x4c>)
 80003d6:	79fb      	ldrb	r3, [r7, #7]
 80003d8:	f003 030f 	and.w	r3, r3, #15
 80003dc:	3b04      	subs	r3, #4
 80003de:	683a      	ldr	r2, [r7, #0]
 80003e0:	b2d2      	uxtb	r2, r2
 80003e2:	0112      	lsls	r2, r2, #4
 80003e4:	b2d2      	uxtb	r2, r2
 80003e6:	440b      	add	r3, r1
 80003e8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003ea:	e009      	b.n	8000400 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ec:	4908      	ldr	r1, [pc, #32]	; (8000410 <NVIC_SetPriority+0x50>)
 80003ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f2:	683a      	ldr	r2, [r7, #0]
 80003f4:	b2d2      	uxtb	r2, r2
 80003f6:	0112      	lsls	r2, r2, #4
 80003f8:	b2d2      	uxtb	r2, r2
 80003fa:	440b      	add	r3, r1
 80003fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	e000ed00 	.word	0xe000ed00
 8000410:	e000e100 	.word	0xe000e100

08000414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000414:	b480      	push	{r7}
 8000416:	b089      	sub	sp, #36	; 0x24
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	f003 0307 	and.w	r3, r3, #7
 8000426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000428:	69fb      	ldr	r3, [r7, #28]
 800042a:	f1c3 0307 	rsb	r3, r3, #7
 800042e:	2b04      	cmp	r3, #4
 8000430:	bf28      	it	cs
 8000432:	2304      	movcs	r3, #4
 8000434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	3304      	adds	r3, #4
 800043a:	2b06      	cmp	r3, #6
 800043c:	d902      	bls.n	8000444 <NVIC_EncodePriority+0x30>
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b03      	subs	r3, #3
 8000442:	e000      	b.n	8000446 <NVIC_EncodePriority+0x32>
 8000444:	2300      	movs	r3, #0
 8000446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000448:	2201      	movs	r2, #1
 800044a:	69bb      	ldr	r3, [r7, #24]
 800044c:	fa02 f303 	lsl.w	r3, r2, r3
 8000450:	1e5a      	subs	r2, r3, #1
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	401a      	ands	r2, r3
 8000456:	697b      	ldr	r3, [r7, #20]
 8000458:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800045a:	2101      	movs	r1, #1
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	fa01 f303 	lsl.w	r3, r1, r3
 8000462:	1e59      	subs	r1, r3, #1
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000468:	4313      	orrs	r3, r2
         );
}
 800046a:	4618      	mov	r0, r3
 800046c:	3724      	adds	r7, #36	; 0x24
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr

08000474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	3b01      	subs	r3, #1
 8000480:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000484:	d301      	bcc.n	800048a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000486:	2301      	movs	r3, #1
 8000488:	e00f      	b.n	80004aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800048a:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <SysTick_Config+0x40>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	3b01      	subs	r3, #1
 8000490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000492:	210f      	movs	r1, #15
 8000494:	f04f 30ff 	mov.w	r0, #4294967295
 8000498:	f7ff ff92 	bl	80003c0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800049c:	4b05      	ldr	r3, [pc, #20]	; (80004b4 <SysTick_Config+0x40>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004a2:	4b04      	ldr	r3, [pc, #16]	; (80004b4 <SysTick_Config+0x40>)
 80004a4:	2207      	movs	r2, #7
 80004a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004a8:	2300      	movs	r3, #0
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	e000e010 	.word	0xe000e010

080004b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004c0:	6878      	ldr	r0, [r7, #4]
 80004c2:	f7ff ff33 	bl	800032c <NVIC_SetPriorityGrouping>
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}

080004ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b086      	sub	sp, #24
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	4603      	mov	r3, r0
 80004d6:	60b9      	str	r1, [r7, #8]
 80004d8:	607a      	str	r2, [r7, #4]
 80004da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004dc:	2300      	movs	r3, #0
 80004de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004e0:	f7ff ff48 	bl	8000374 <NVIC_GetPriorityGrouping>
 80004e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	68b9      	ldr	r1, [r7, #8]
 80004ea:	6978      	ldr	r0, [r7, #20]
 80004ec:	f7ff ff92 	bl	8000414 <NVIC_EncodePriority>
 80004f0:	4602      	mov	r2, r0
 80004f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004f6:	4611      	mov	r1, r2
 80004f8:	4618      	mov	r0, r3
 80004fa:	f7ff ff61 	bl	80003c0 <NVIC_SetPriority>
}
 80004fe:	bf00      	nop
 8000500:	3718      	adds	r7, #24
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}

08000506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	b082      	sub	sp, #8
 800050a:	af00      	add	r7, sp, #0
 800050c:	4603      	mov	r3, r0
 800050e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000514:	4618      	mov	r0, r3
 8000516:	f7ff ff3b 	bl	8000390 <NVIC_EnableIRQ>
}
 800051a:	bf00      	nop
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}

08000522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000522:	b580      	push	{r7, lr}
 8000524:	b082      	sub	sp, #8
 8000526:	af00      	add	r7, sp, #0
 8000528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f7ff ffa2 	bl	8000474 <SysTick_Config>
 8000530:	4603      	mov	r3, r0
}
 8000532:	4618      	mov	r0, r3
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
	...

0800053c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2b04      	cmp	r3, #4
 8000548:	d106      	bne.n	8000558 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800054a:	4a09      	ldr	r2, [pc, #36]	; (8000570 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800054c:	4b08      	ldr	r3, [pc, #32]	; (8000570 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f043 0304 	orr.w	r3, r3, #4
 8000554:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000556:	e005      	b.n	8000564 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000558:	4a05      	ldr	r2, [pc, #20]	; (8000570 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800055a:	4b05      	ldr	r3, [pc, #20]	; (8000570 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	f023 0304 	bic.w	r3, r3, #4
 8000562:	6013      	str	r3, [r2, #0]
}
 8000564:	bf00      	nop
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	bc80      	pop	{r7}
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	e000e010 	.word	0xe000e010

08000574 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000574:	b480      	push	{r7}
 8000576:	b085      	sub	sp, #20
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800057c:	2300      	movs	r3, #0
 800057e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d101      	bne.n	800058a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000586:	2301      	movs	r3, #1
 8000588:	e065      	b.n	8000656 <HAL_DMA_Init+0xe2>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	461a      	mov	r2, r3
 8000590:	4b33      	ldr	r3, [pc, #204]	; (8000660 <HAL_DMA_Init+0xec>)
 8000592:	429a      	cmp	r2, r3
 8000594:	d80f      	bhi.n	80005b6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	461a      	mov	r2, r3
 800059c:	4b31      	ldr	r3, [pc, #196]	; (8000664 <HAL_DMA_Init+0xf0>)
 800059e:	4413      	add	r3, r2
 80005a0:	4a31      	ldr	r2, [pc, #196]	; (8000668 <HAL_DMA_Init+0xf4>)
 80005a2:	fba2 2303 	umull	r2, r3, r2, r3
 80005a6:	091b      	lsrs	r3, r3, #4
 80005a8:	009a      	lsls	r2, r3, #2
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a2e      	ldr	r2, [pc, #184]	; (800066c <HAL_DMA_Init+0xf8>)
 80005b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80005b4:	e00e      	b.n	80005d4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <HAL_DMA_Init+0xfc>)
 80005be:	4413      	add	r3, r2
 80005c0:	4a29      	ldr	r2, [pc, #164]	; (8000668 <HAL_DMA_Init+0xf4>)
 80005c2:	fba2 2303 	umull	r2, r3, r2, r3
 80005c6:	091b      	lsrs	r3, r3, #4
 80005c8:	009a      	lsls	r2, r3, #2
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4a28      	ldr	r2, [pc, #160]	; (8000674 <HAL_DMA_Init+0x100>)
 80005d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2202      	movs	r2, #2
 80005d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80005ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80005ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80005f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000604:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000610:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	69db      	ldr	r3, [r3, #28]
 8000616:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	68fa      	ldr	r2, [r7, #12]
 8000624:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2200      	movs	r2, #0
 800062a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2200      	movs	r2, #0
 8000630:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2200      	movs	r2, #0
 8000636:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2200      	movs	r2, #0
 800063c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2200      	movs	r2, #0
 8000642:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2201      	movs	r2, #1
 8000648:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000654:	2300      	movs	r3, #0
}
 8000656:	4618      	mov	r0, r3
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	40020407 	.word	0x40020407
 8000664:	bffdfff8 	.word	0xbffdfff8
 8000668:	cccccccd 	.word	0xcccccccd
 800066c:	40020000 	.word	0x40020000
 8000670:	bffdfbf8 	.word	0xbffdfbf8
 8000674:	40020400 	.word	0x40020400

08000678 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
 8000684:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000686:	2300      	movs	r3, #0
 8000688:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d101      	bne.n	8000698 <HAL_DMA_Start_IT+0x20>
 8000694:	2302      	movs	r3, #2
 8000696:	e04a      	b.n	800072e <HAL_DMA_Start_IT+0xb6>
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	2201      	movs	r2, #1
 800069c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d13a      	bne.n	8000720 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	2202      	movs	r2, #2
 80006ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	2200      	movs	r2, #0
 80006b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	6812      	ldr	r2, [r2, #0]
 80006c0:	6812      	ldr	r2, [r2, #0]
 80006c2:	f022 0201 	bic.w	r2, r2, #1
 80006c6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	68f8      	ldr	r0, [r7, #12]
 80006d0:	f000 fac6 	bl	8000c60 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d008      	beq.n	80006ee <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	6812      	ldr	r2, [r2, #0]
 80006e4:	6812      	ldr	r2, [r2, #0]
 80006e6:	f042 020e 	orr.w	r2, r2, #14
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	e00f      	b.n	800070e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	6812      	ldr	r2, [r2, #0]
 80006f6:	6812      	ldr	r2, [r2, #0]
 80006f8:	f022 0204 	bic.w	r2, r2, #4
 80006fc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	68fa      	ldr	r2, [r7, #12]
 8000704:	6812      	ldr	r2, [r2, #0]
 8000706:	6812      	ldr	r2, [r2, #0]
 8000708:	f042 020a 	orr.w	r2, r2, #10
 800070c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	6812      	ldr	r2, [r2, #0]
 8000716:	6812      	ldr	r2, [r2, #0]
 8000718:	f042 0201 	orr.w	r2, r2, #1
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	e005      	b.n	800072c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000728:	2302      	movs	r3, #2
 800072a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800072c:	7dfb      	ldrb	r3, [r7, #23]
}
 800072e:	4618      	mov	r0, r3
 8000730:	3718      	adds	r7, #24
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000736:	b480      	push	{r7}
 8000738:	b085      	sub	sp, #20
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	6812      	ldr	r2, [r2, #0]
 800074a:	6812      	ldr	r2, [r2, #0]
 800074c:	f022 020e 	bic.w	r2, r2, #14
 8000750:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	6812      	ldr	r2, [r2, #0]
 800075a:	6812      	ldr	r2, [r2, #0]
 800075c:	f022 0201 	bic.w	r2, r2, #1
 8000760:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800076a:	2101      	movs	r1, #1
 800076c:	fa01 f202 	lsl.w	r2, r1, r2
 8000770:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2201      	movs	r2, #1
 8000776:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2200      	movs	r2, #0
 800077e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000782:	7bfb      	ldrb	r3, [r7, #15]
}
 8000784:	4618      	mov	r0, r3
 8000786:	3714      	adds	r7, #20
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
	...

08000790 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ac:	2204      	movs	r2, #4
 80007ae:	409a      	lsls	r2, r3
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	4013      	ands	r3, r2
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	f000 8107 	beq.w	80009c8 <HAL_DMA_IRQHandler+0x238>
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	f003 0304 	and.w	r3, r3, #4
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	f000 8101 	beq.w	80009c8 <HAL_DMA_IRQHandler+0x238>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f003 0320 	and.w	r3, r3, #32
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d107      	bne.n	80007e4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	6812      	ldr	r2, [r2, #0]
 80007dc:	6812      	ldr	r2, [r2, #0]
 80007de:	f022 0204 	bic.w	r2, r2, #4
 80007e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b6a      	ldr	r3, [pc, #424]	; (8000994 <HAL_DMA_IRQHandler+0x204>)
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d963      	bls.n	80008b8 <HAL_DMA_IRQHandler+0x128>
 80007f0:	4a69      	ldr	r2, [pc, #420]	; (8000998 <HAL_DMA_IRQHandler+0x208>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4619      	mov	r1, r3
 80007f8:	4b68      	ldr	r3, [pc, #416]	; (800099c <HAL_DMA_IRQHandler+0x20c>)
 80007fa:	4299      	cmp	r1, r3
 80007fc:	d059      	beq.n	80008b2 <HAL_DMA_IRQHandler+0x122>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4619      	mov	r1, r3
 8000804:	4b66      	ldr	r3, [pc, #408]	; (80009a0 <HAL_DMA_IRQHandler+0x210>)
 8000806:	4299      	cmp	r1, r3
 8000808:	d051      	beq.n	80008ae <HAL_DMA_IRQHandler+0x11e>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4619      	mov	r1, r3
 8000810:	4b64      	ldr	r3, [pc, #400]	; (80009a4 <HAL_DMA_IRQHandler+0x214>)
 8000812:	4299      	cmp	r1, r3
 8000814:	d048      	beq.n	80008a8 <HAL_DMA_IRQHandler+0x118>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4619      	mov	r1, r3
 800081c:	4b62      	ldr	r3, [pc, #392]	; (80009a8 <HAL_DMA_IRQHandler+0x218>)
 800081e:	4299      	cmp	r1, r3
 8000820:	d03f      	beq.n	80008a2 <HAL_DMA_IRQHandler+0x112>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4619      	mov	r1, r3
 8000828:	4b60      	ldr	r3, [pc, #384]	; (80009ac <HAL_DMA_IRQHandler+0x21c>)
 800082a:	4299      	cmp	r1, r3
 800082c:	d036      	beq.n	800089c <HAL_DMA_IRQHandler+0x10c>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4619      	mov	r1, r3
 8000834:	4b5e      	ldr	r3, [pc, #376]	; (80009b0 <HAL_DMA_IRQHandler+0x220>)
 8000836:	4299      	cmp	r1, r3
 8000838:	d02d      	beq.n	8000896 <HAL_DMA_IRQHandler+0x106>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4619      	mov	r1, r3
 8000840:	4b54      	ldr	r3, [pc, #336]	; (8000994 <HAL_DMA_IRQHandler+0x204>)
 8000842:	4299      	cmp	r1, r3
 8000844:	d024      	beq.n	8000890 <HAL_DMA_IRQHandler+0x100>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4619      	mov	r1, r3
 800084c:	4b59      	ldr	r3, [pc, #356]	; (80009b4 <HAL_DMA_IRQHandler+0x224>)
 800084e:	4299      	cmp	r1, r3
 8000850:	d01c      	beq.n	800088c <HAL_DMA_IRQHandler+0xfc>
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4619      	mov	r1, r3
 8000858:	4b57      	ldr	r3, [pc, #348]	; (80009b8 <HAL_DMA_IRQHandler+0x228>)
 800085a:	4299      	cmp	r1, r3
 800085c:	d014      	beq.n	8000888 <HAL_DMA_IRQHandler+0xf8>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4619      	mov	r1, r3
 8000864:	4b55      	ldr	r3, [pc, #340]	; (80009bc <HAL_DMA_IRQHandler+0x22c>)
 8000866:	4299      	cmp	r1, r3
 8000868:	d00b      	beq.n	8000882 <HAL_DMA_IRQHandler+0xf2>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4619      	mov	r1, r3
 8000870:	4b53      	ldr	r3, [pc, #332]	; (80009c0 <HAL_DMA_IRQHandler+0x230>)
 8000872:	4299      	cmp	r1, r3
 8000874:	d102      	bne.n	800087c <HAL_DMA_IRQHandler+0xec>
 8000876:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800087a:	e01b      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 800087c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000880:	e018      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 8000882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000886:	e015      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 8000888:	2340      	movs	r3, #64	; 0x40
 800088a:	e013      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 800088c:	2304      	movs	r3, #4
 800088e:	e011      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 8000890:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000894:	e00e      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 8000896:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800089a:	e00b      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 800089c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80008a0:	e008      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 80008a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008a6:	e005      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 80008a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ac:	e002      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	e000      	b.n	80008b4 <HAL_DMA_IRQHandler+0x124>
 80008b2:	2304      	movs	r3, #4
 80008b4:	6053      	str	r3, [r2, #4]
 80008b6:	e062      	b.n	800097e <HAL_DMA_IRQHandler+0x1ee>
 80008b8:	4a42      	ldr	r2, [pc, #264]	; (80009c4 <HAL_DMA_IRQHandler+0x234>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4619      	mov	r1, r3
 80008c0:	4b36      	ldr	r3, [pc, #216]	; (800099c <HAL_DMA_IRQHandler+0x20c>)
 80008c2:	4299      	cmp	r1, r3
 80008c4:	d059      	beq.n	800097a <HAL_DMA_IRQHandler+0x1ea>
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4b34      	ldr	r3, [pc, #208]	; (80009a0 <HAL_DMA_IRQHandler+0x210>)
 80008ce:	4299      	cmp	r1, r3
 80008d0:	d051      	beq.n	8000976 <HAL_DMA_IRQHandler+0x1e6>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4619      	mov	r1, r3
 80008d8:	4b32      	ldr	r3, [pc, #200]	; (80009a4 <HAL_DMA_IRQHandler+0x214>)
 80008da:	4299      	cmp	r1, r3
 80008dc:	d048      	beq.n	8000970 <HAL_DMA_IRQHandler+0x1e0>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4619      	mov	r1, r3
 80008e4:	4b30      	ldr	r3, [pc, #192]	; (80009a8 <HAL_DMA_IRQHandler+0x218>)
 80008e6:	4299      	cmp	r1, r3
 80008e8:	d03f      	beq.n	800096a <HAL_DMA_IRQHandler+0x1da>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4619      	mov	r1, r3
 80008f0:	4b2e      	ldr	r3, [pc, #184]	; (80009ac <HAL_DMA_IRQHandler+0x21c>)
 80008f2:	4299      	cmp	r1, r3
 80008f4:	d036      	beq.n	8000964 <HAL_DMA_IRQHandler+0x1d4>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	4b2c      	ldr	r3, [pc, #176]	; (80009b0 <HAL_DMA_IRQHandler+0x220>)
 80008fe:	4299      	cmp	r1, r3
 8000900:	d02d      	beq.n	800095e <HAL_DMA_IRQHandler+0x1ce>
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4619      	mov	r1, r3
 8000908:	4b22      	ldr	r3, [pc, #136]	; (8000994 <HAL_DMA_IRQHandler+0x204>)
 800090a:	4299      	cmp	r1, r3
 800090c:	d024      	beq.n	8000958 <HAL_DMA_IRQHandler+0x1c8>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4619      	mov	r1, r3
 8000914:	4b27      	ldr	r3, [pc, #156]	; (80009b4 <HAL_DMA_IRQHandler+0x224>)
 8000916:	4299      	cmp	r1, r3
 8000918:	d01c      	beq.n	8000954 <HAL_DMA_IRQHandler+0x1c4>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4619      	mov	r1, r3
 8000920:	4b25      	ldr	r3, [pc, #148]	; (80009b8 <HAL_DMA_IRQHandler+0x228>)
 8000922:	4299      	cmp	r1, r3
 8000924:	d014      	beq.n	8000950 <HAL_DMA_IRQHandler+0x1c0>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4619      	mov	r1, r3
 800092c:	4b23      	ldr	r3, [pc, #140]	; (80009bc <HAL_DMA_IRQHandler+0x22c>)
 800092e:	4299      	cmp	r1, r3
 8000930:	d00b      	beq.n	800094a <HAL_DMA_IRQHandler+0x1ba>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4619      	mov	r1, r3
 8000938:	4b21      	ldr	r3, [pc, #132]	; (80009c0 <HAL_DMA_IRQHandler+0x230>)
 800093a:	4299      	cmp	r1, r3
 800093c:	d102      	bne.n	8000944 <HAL_DMA_IRQHandler+0x1b4>
 800093e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000942:	e01b      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000944:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000948:	e018      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 800094a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800094e:	e015      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000950:	2340      	movs	r3, #64	; 0x40
 8000952:	e013      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000954:	2304      	movs	r3, #4
 8000956:	e011      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000958:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800095c:	e00e      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 800095e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000962:	e00b      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000964:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000968:	e008      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 800096a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800096e:	e005      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000974:	e002      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 8000976:	2340      	movs	r3, #64	; 0x40
 8000978:	e000      	b.n	800097c <HAL_DMA_IRQHandler+0x1ec>
 800097a:	2304      	movs	r3, #4
 800097c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000982:	2b00      	cmp	r3, #0
 8000984:	f000 814c 	beq.w	8000c20 <HAL_DMA_IRQHandler+0x490>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800098c:	6878      	ldr	r0, [r7, #4]
 800098e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000990:	e146      	b.n	8000c20 <HAL_DMA_IRQHandler+0x490>
 8000992:	bf00      	nop
 8000994:	40020080 	.word	0x40020080
 8000998:	40020400 	.word	0x40020400
 800099c:	40020008 	.word	0x40020008
 80009a0:	4002001c 	.word	0x4002001c
 80009a4:	40020030 	.word	0x40020030
 80009a8:	40020044 	.word	0x40020044
 80009ac:	40020058 	.word	0x40020058
 80009b0:	4002006c 	.word	0x4002006c
 80009b4:	40020408 	.word	0x40020408
 80009b8:	4002041c 	.word	0x4002041c
 80009bc:	40020430 	.word	0x40020430
 80009c0:	40020444 	.word	0x40020444
 80009c4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	2202      	movs	r2, #2
 80009ce:	409a      	lsls	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	4013      	ands	r3, r2
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	f000 80f3 	beq.w	8000bc0 <HAL_DMA_IRQHandler+0x430>
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	f003 0302 	and.w	r3, r3, #2
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f000 80ed 	beq.w	8000bc0 <HAL_DMA_IRQHandler+0x430>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f003 0320 	and.w	r3, r3, #32
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d10b      	bne.n	8000a0c <HAL_DMA_IRQHandler+0x27c>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	687a      	ldr	r2, [r7, #4]
 80009fa:	6812      	ldr	r2, [r2, #0]
 80009fc:	6812      	ldr	r2, [r2, #0]
 80009fe:	f022 020a 	bic.w	r2, r2, #10
 8000a02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2201      	movs	r2, #1
 8000a08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	461a      	mov	r2, r3
 8000a12:	4b86      	ldr	r3, [pc, #536]	; (8000c2c <HAL_DMA_IRQHandler+0x49c>)
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d963      	bls.n	8000ae0 <HAL_DMA_IRQHandler+0x350>
 8000a18:	4a85      	ldr	r2, [pc, #532]	; (8000c30 <HAL_DMA_IRQHandler+0x4a0>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4b84      	ldr	r3, [pc, #528]	; (8000c34 <HAL_DMA_IRQHandler+0x4a4>)
 8000a22:	4299      	cmp	r1, r3
 8000a24:	d059      	beq.n	8000ada <HAL_DMA_IRQHandler+0x34a>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4b82      	ldr	r3, [pc, #520]	; (8000c38 <HAL_DMA_IRQHandler+0x4a8>)
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d051      	beq.n	8000ad6 <HAL_DMA_IRQHandler+0x346>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4619      	mov	r1, r3
 8000a38:	4b80      	ldr	r3, [pc, #512]	; (8000c3c <HAL_DMA_IRQHandler+0x4ac>)
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	d048      	beq.n	8000ad0 <HAL_DMA_IRQHandler+0x340>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4619      	mov	r1, r3
 8000a44:	4b7e      	ldr	r3, [pc, #504]	; (8000c40 <HAL_DMA_IRQHandler+0x4b0>)
 8000a46:	4299      	cmp	r1, r3
 8000a48:	d03f      	beq.n	8000aca <HAL_DMA_IRQHandler+0x33a>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4b7c      	ldr	r3, [pc, #496]	; (8000c44 <HAL_DMA_IRQHandler+0x4b4>)
 8000a52:	4299      	cmp	r1, r3
 8000a54:	d036      	beq.n	8000ac4 <HAL_DMA_IRQHandler+0x334>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4b7a      	ldr	r3, [pc, #488]	; (8000c48 <HAL_DMA_IRQHandler+0x4b8>)
 8000a5e:	4299      	cmp	r1, r3
 8000a60:	d02d      	beq.n	8000abe <HAL_DMA_IRQHandler+0x32e>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4619      	mov	r1, r3
 8000a68:	4b70      	ldr	r3, [pc, #448]	; (8000c2c <HAL_DMA_IRQHandler+0x49c>)
 8000a6a:	4299      	cmp	r1, r3
 8000a6c:	d024      	beq.n	8000ab8 <HAL_DMA_IRQHandler+0x328>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	4b75      	ldr	r3, [pc, #468]	; (8000c4c <HAL_DMA_IRQHandler+0x4bc>)
 8000a76:	4299      	cmp	r1, r3
 8000a78:	d01c      	beq.n	8000ab4 <HAL_DMA_IRQHandler+0x324>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4b73      	ldr	r3, [pc, #460]	; (8000c50 <HAL_DMA_IRQHandler+0x4c0>)
 8000a82:	4299      	cmp	r1, r3
 8000a84:	d014      	beq.n	8000ab0 <HAL_DMA_IRQHandler+0x320>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4b71      	ldr	r3, [pc, #452]	; (8000c54 <HAL_DMA_IRQHandler+0x4c4>)
 8000a8e:	4299      	cmp	r1, r3
 8000a90:	d00b      	beq.n	8000aaa <HAL_DMA_IRQHandler+0x31a>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	4b6f      	ldr	r3, [pc, #444]	; (8000c58 <HAL_DMA_IRQHandler+0x4c8>)
 8000a9a:	4299      	cmp	r1, r3
 8000a9c:	d102      	bne.n	8000aa4 <HAL_DMA_IRQHandler+0x314>
 8000a9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aa2:	e01b      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000aa4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000aa8:	e018      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000aaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aae:	e015      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ab0:	2320      	movs	r3, #32
 8000ab2:	e013      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	e011      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ab8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000abc:	e00e      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000abe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000ac2:	e00b      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ac4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ac8:	e008      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000aca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ace:	e005      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ad4:	e002      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ad6:	2320      	movs	r3, #32
 8000ad8:	e000      	b.n	8000adc <HAL_DMA_IRQHandler+0x34c>
 8000ada:	2302      	movs	r3, #2
 8000adc:	6053      	str	r3, [r2, #4]
 8000ade:	e062      	b.n	8000ba6 <HAL_DMA_IRQHandler+0x416>
 8000ae0:	4a5e      	ldr	r2, [pc, #376]	; (8000c5c <HAL_DMA_IRQHandler+0x4cc>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4b52      	ldr	r3, [pc, #328]	; (8000c34 <HAL_DMA_IRQHandler+0x4a4>)
 8000aea:	4299      	cmp	r1, r3
 8000aec:	d059      	beq.n	8000ba2 <HAL_DMA_IRQHandler+0x412>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4619      	mov	r1, r3
 8000af4:	4b50      	ldr	r3, [pc, #320]	; (8000c38 <HAL_DMA_IRQHandler+0x4a8>)
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d051      	beq.n	8000b9e <HAL_DMA_IRQHandler+0x40e>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4619      	mov	r1, r3
 8000b00:	4b4e      	ldr	r3, [pc, #312]	; (8000c3c <HAL_DMA_IRQHandler+0x4ac>)
 8000b02:	4299      	cmp	r1, r3
 8000b04:	d048      	beq.n	8000b98 <HAL_DMA_IRQHandler+0x408>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4b4c      	ldr	r3, [pc, #304]	; (8000c40 <HAL_DMA_IRQHandler+0x4b0>)
 8000b0e:	4299      	cmp	r1, r3
 8000b10:	d03f      	beq.n	8000b92 <HAL_DMA_IRQHandler+0x402>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4619      	mov	r1, r3
 8000b18:	4b4a      	ldr	r3, [pc, #296]	; (8000c44 <HAL_DMA_IRQHandler+0x4b4>)
 8000b1a:	4299      	cmp	r1, r3
 8000b1c:	d036      	beq.n	8000b8c <HAL_DMA_IRQHandler+0x3fc>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4619      	mov	r1, r3
 8000b24:	4b48      	ldr	r3, [pc, #288]	; (8000c48 <HAL_DMA_IRQHandler+0x4b8>)
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d02d      	beq.n	8000b86 <HAL_DMA_IRQHandler+0x3f6>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4b3e      	ldr	r3, [pc, #248]	; (8000c2c <HAL_DMA_IRQHandler+0x49c>)
 8000b32:	4299      	cmp	r1, r3
 8000b34:	d024      	beq.n	8000b80 <HAL_DMA_IRQHandler+0x3f0>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4b43      	ldr	r3, [pc, #268]	; (8000c4c <HAL_DMA_IRQHandler+0x4bc>)
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	d01c      	beq.n	8000b7c <HAL_DMA_IRQHandler+0x3ec>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4b41      	ldr	r3, [pc, #260]	; (8000c50 <HAL_DMA_IRQHandler+0x4c0>)
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	d014      	beq.n	8000b78 <HAL_DMA_IRQHandler+0x3e8>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4619      	mov	r1, r3
 8000b54:	4b3f      	ldr	r3, [pc, #252]	; (8000c54 <HAL_DMA_IRQHandler+0x4c4>)
 8000b56:	4299      	cmp	r1, r3
 8000b58:	d00b      	beq.n	8000b72 <HAL_DMA_IRQHandler+0x3e2>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4b3d      	ldr	r3, [pc, #244]	; (8000c58 <HAL_DMA_IRQHandler+0x4c8>)
 8000b62:	4299      	cmp	r1, r3
 8000b64:	d102      	bne.n	8000b6c <HAL_DMA_IRQHandler+0x3dc>
 8000b66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b6a:	e01b      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b70:	e018      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b76:	e015      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b78:	2320      	movs	r3, #32
 8000b7a:	e013      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	e011      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000b84:	e00e      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b86:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000b8a:	e00b      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b90:	e008      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b96:	e005      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b9c:	e002      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000b9e:	2320      	movs	r3, #32
 8000ba0:	e000      	b.n	8000ba4 <HAL_DMA_IRQHandler+0x414>
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d034      	beq.n	8000c20 <HAL_DMA_IRQHandler+0x490>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000bbe:	e02f      	b.n	8000c20 <HAL_DMA_IRQHandler+0x490>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	2208      	movs	r2, #8
 8000bc6:	409a      	lsls	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d028      	beq.n	8000c22 <HAL_DMA_IRQHandler+0x492>
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	f003 0308 	and.w	r3, r3, #8
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d023      	beq.n	8000c22 <HAL_DMA_IRQHandler+0x492>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	687a      	ldr	r2, [r7, #4]
 8000be0:	6812      	ldr	r2, [r2, #0]
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	f022 020e 	bic.w	r2, r2, #14
 8000be8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2201      	movs	r2, #1
 8000c04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d004      	beq.n	8000c22 <HAL_DMA_IRQHandler+0x492>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	4798      	blx	r3
    }
  }
  return;
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
}
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40020080 	.word	0x40020080
 8000c30:	40020400 	.word	0x40020400
 8000c34:	40020008 	.word	0x40020008
 8000c38:	4002001c 	.word	0x4002001c
 8000c3c:	40020030 	.word	0x40020030
 8000c40:	40020044 	.word	0x40020044
 8000c44:	40020058 	.word	0x40020058
 8000c48:	4002006c 	.word	0x4002006c
 8000c4c:	40020408 	.word	0x40020408
 8000c50:	4002041c 	.word	0x4002041c
 8000c54:	40020430 	.word	0x40020430
 8000c58:	40020444 	.word	0x40020444
 8000c5c:	40020000 	.word	0x40020000

08000c60 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
 8000c6c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000c76:	2101      	movs	r1, #1
 8000c78:	fa01 f202 	lsl.w	r2, r1, r2
 8000c7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	683a      	ldr	r2, [r7, #0]
 8000c84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	2b10      	cmp	r3, #16
 8000c8c:	d108      	bne.n	8000ca0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	68ba      	ldr	r2, [r7, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000c9e:	e007      	b.n	8000cb0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	68ba      	ldr	r2, [r7, #8]
 8000ca6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	60da      	str	r2, [r3, #12]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bc80      	pop	{r7}
 8000cb8:	4770      	bx	lr
	...

08000cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b08b      	sub	sp, #44	; 0x2c
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000cda:	2300      	movs	r3, #0
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8000cde:	e127      	b.n	8000f30 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	f040 8116 	bne.w	8000f2a <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b12      	cmp	r3, #18
 8000d04:	d034      	beq.n	8000d70 <HAL_GPIO_Init+0xb4>
 8000d06:	2b12      	cmp	r3, #18
 8000d08:	d80d      	bhi.n	8000d26 <HAL_GPIO_Init+0x6a>
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d02b      	beq.n	8000d66 <HAL_GPIO_Init+0xaa>
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d804      	bhi.n	8000d1c <HAL_GPIO_Init+0x60>
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d031      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d01c      	beq.n	8000d54 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8000d1a:	e048      	b.n	8000dae <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000d1c:	2b03      	cmp	r3, #3
 8000d1e:	d043      	beq.n	8000da8 <HAL_GPIO_Init+0xec>
 8000d20:	2b11      	cmp	r3, #17
 8000d22:	d01b      	beq.n	8000d5c <HAL_GPIO_Init+0xa0>
          break;
 8000d24:	e043      	b.n	8000dae <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000d26:	4a87      	ldr	r2, [pc, #540]	; (8000f44 <HAL_GPIO_Init+0x288>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d026      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
 8000d2c:	4a85      	ldr	r2, [pc, #532]	; (8000f44 <HAL_GPIO_Init+0x288>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d806      	bhi.n	8000d40 <HAL_GPIO_Init+0x84>
 8000d32:	4a85      	ldr	r2, [pc, #532]	; (8000f48 <HAL_GPIO_Init+0x28c>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d020      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
 8000d38:	4a84      	ldr	r2, [pc, #528]	; (8000f4c <HAL_GPIO_Init+0x290>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d01d      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
          break;
 8000d3e:	e036      	b.n	8000dae <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000d40:	4a83      	ldr	r2, [pc, #524]	; (8000f50 <HAL_GPIO_Init+0x294>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d019      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
 8000d46:	4a83      	ldr	r2, [pc, #524]	; (8000f54 <HAL_GPIO_Init+0x298>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d016      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
 8000d4c:	4a82      	ldr	r2, [pc, #520]	; (8000f58 <HAL_GPIO_Init+0x29c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d013      	beq.n	8000d7a <HAL_GPIO_Init+0xbe>
          break;
 8000d52:	e02c      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	623b      	str	r3, [r7, #32]
          break;
 8000d5a:	e028      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	3304      	adds	r3, #4
 8000d62:	623b      	str	r3, [r7, #32]
          break;
 8000d64:	e023      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	68db      	ldr	r3, [r3, #12]
 8000d6a:	3308      	adds	r3, #8
 8000d6c:	623b      	str	r3, [r7, #32]
          break;
 8000d6e:	e01e      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	330c      	adds	r3, #12
 8000d76:	623b      	str	r3, [r7, #32]
          break;
 8000d78:	e019      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d102      	bne.n	8000d88 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d82:	2304      	movs	r3, #4
 8000d84:	623b      	str	r3, [r7, #32]
          break; 
 8000d86:	e012      	b.n	8000dae <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d105      	bne.n	8000d9c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d90:	2308      	movs	r3, #8
 8000d92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	69fa      	ldr	r2, [r7, #28]
 8000d98:	611a      	str	r2, [r3, #16]
          break; 
 8000d9a:	e008      	b.n	8000dae <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d9c:	2308      	movs	r3, #8
 8000d9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	69fa      	ldr	r2, [r7, #28]
 8000da4:	615a      	str	r2, [r3, #20]
          break; 
 8000da6:	e002      	b.n	8000dae <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
          break;
 8000dac:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	2bff      	cmp	r3, #255	; 0xff
 8000db2:	d801      	bhi.n	8000db8 <HAL_GPIO_Init+0xfc>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	e001      	b.n	8000dbc <HAL_GPIO_Init+0x100>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3304      	adds	r3, #4
 8000dbc:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	2bff      	cmp	r3, #255	; 0xff
 8000dc2:	d802      	bhi.n	8000dca <HAL_GPIO_Init+0x10e>
 8000dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	e002      	b.n	8000dd0 <HAL_GPIO_Init+0x114>
 8000dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	fa01 f303 	lsl.w	r3, r1, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	401a      	ands	r2, r3
 8000de2:	6a39      	ldr	r1, [r7, #32]
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	431a      	orrs	r2, r3
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f000 8096 	beq.w	8000f2a <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfe:	4a57      	ldr	r2, [pc, #348]	; (8000f5c <HAL_GPIO_Init+0x2a0>)
 8000e00:	4b56      	ldr	r3, [pc, #344]	; (8000f5c <HAL_GPIO_Init+0x2a0>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6193      	str	r3, [r2, #24]
 8000e0a:	4b54      	ldr	r3, [pc, #336]	; (8000f5c <HAL_GPIO_Init+0x2a0>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000e16:	4a52      	ldr	r2, [pc, #328]	; (8000f60 <HAL_GPIO_Init+0x2a4>)
 8000e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1a:	089b      	lsrs	r3, r3, #2
 8000e1c:	3302      	adds	r3, #2
 8000e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e22:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	220f      	movs	r2, #15
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	697a      	ldr	r2, [r7, #20]
 8000e36:	4013      	ands	r3, r2
 8000e38:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a49      	ldr	r2, [pc, #292]	; (8000f64 <HAL_GPIO_Init+0x2a8>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d013      	beq.n	8000e6a <HAL_GPIO_Init+0x1ae>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a48      	ldr	r2, [pc, #288]	; (8000f68 <HAL_GPIO_Init+0x2ac>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d00d      	beq.n	8000e66 <HAL_GPIO_Init+0x1aa>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a47      	ldr	r2, [pc, #284]	; (8000f6c <HAL_GPIO_Init+0x2b0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d007      	beq.n	8000e62 <HAL_GPIO_Init+0x1a6>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a46      	ldr	r2, [pc, #280]	; (8000f70 <HAL_GPIO_Init+0x2b4>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d101      	bne.n	8000e5e <HAL_GPIO_Init+0x1a2>
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e006      	b.n	8000e6c <HAL_GPIO_Init+0x1b0>
 8000e5e:	2304      	movs	r3, #4
 8000e60:	e004      	b.n	8000e6c <HAL_GPIO_Init+0x1b0>
 8000e62:	2302      	movs	r3, #2
 8000e64:	e002      	b.n	8000e6c <HAL_GPIO_Init+0x1b0>
 8000e66:	2301      	movs	r3, #1
 8000e68:	e000      	b.n	8000e6c <HAL_GPIO_Init+0x1b0>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e6e:	f002 0203 	and.w	r2, r2, #3
 8000e72:	0092      	lsls	r2, r2, #2
 8000e74:	4093      	lsls	r3, r2
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000e7c:	4938      	ldr	r1, [pc, #224]	; (8000f60 <HAL_GPIO_Init+0x2a4>)
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	3302      	adds	r3, #2
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d006      	beq.n	8000ea4 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000e96:	4937      	ldr	r1, [pc, #220]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000e98:	4b36      	ldr	r3, [pc, #216]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	600b      	str	r3, [r1, #0]
 8000ea2:	e006      	b.n	8000eb2 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8000ea4:	4933      	ldr	r1, [pc, #204]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ea6:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	43db      	mvns	r3, r3
 8000eae:	4013      	ands	r3, r2
 8000eb0:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000ebe:	492d      	ldr	r1, [pc, #180]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ec0:	4b2c      	ldr	r3, [pc, #176]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	604b      	str	r3, [r1, #4]
 8000eca:	e006      	b.n	8000eda <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8000ecc:	4929      	ldr	r1, [pc, #164]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ece:	4b29      	ldr	r3, [pc, #164]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	69bb      	ldr	r3, [r7, #24]
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d006      	beq.n	8000ef4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000ee6:	4923      	ldr	r1, [pc, #140]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ee8:	4b22      	ldr	r3, [pc, #136]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	608b      	str	r3, [r1, #8]
 8000ef2:	e006      	b.n	8000f02 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000ef4:	491f      	ldr	r1, [pc, #124]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ef6:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ef8:	689a      	ldr	r2, [r3, #8]
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	43db      	mvns	r3, r3
 8000efe:	4013      	ands	r3, r2
 8000f00:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d006      	beq.n	8000f1c <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000f0e:	4919      	ldr	r1, [pc, #100]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f10:	4b18      	ldr	r3, [pc, #96]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f12:	68da      	ldr	r2, [r3, #12]
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	60cb      	str	r3, [r1, #12]
 8000f1a:	e006      	b.n	8000f2a <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000f1c:	4915      	ldr	r1, [pc, #84]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f20:	68da      	ldr	r2, [r3, #12]
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	4013      	ands	r3, r2
 8000f28:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	2b0f      	cmp	r3, #15
 8000f34:	f67f aed4 	bls.w	8000ce0 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000f38:	bf00      	nop
 8000f3a:	372c      	adds	r7, #44	; 0x2c
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	10210000 	.word	0x10210000
 8000f48:	10110000 	.word	0x10110000
 8000f4c:	10120000 	.word	0x10120000
 8000f50:	10310000 	.word	0x10310000
 8000f54:	10320000 	.word	0x10320000
 8000f58:	10220000 	.word	0x10220000
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000
 8000f64:	40010800 	.word	0x40010800
 8000f68:	40010c00 	.word	0x40010c00
 8000f6c:	40011000 	.word	0x40011000
 8000f70:	40011400 	.word	0x40011400
 8000f74:	40010400 	.word	0x40010400

08000f78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	689a      	ldr	r2, [r3, #8]
 8000f88:	887b      	ldrh	r3, [r7, #2]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d002      	beq.n	8000f96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f90:	2301      	movs	r3, #1
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	e001      	b.n	8000f9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f96:	2300      	movs	r3, #0
 8000f98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr

08000fa6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	807b      	strh	r3, [r7, #2]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fb6:	787b      	ldrb	r3, [r7, #1]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fbc:	887a      	ldrh	r2, [r7, #2]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fc2:	e003      	b.n	8000fcc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	041a      	lsls	r2, r3, #16
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	611a      	str	r2, [r3, #16]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr

08000fd6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{ 
 8000fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fd8:	b089      	sub	sp, #36	; 0x24
 8000fda:	af06      	add	r7, sp, #24
 8000fdc:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d101      	bne.n	8000fe8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e040      	b.n	800106a <HAL_HCD_Init+0x94>
  }
  
  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));
  
  if(hhcd->State == HAL_HCD_STATE_RESET)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f893 327d 	ldrb.w	r3, [r3, #637]	; 0x27d
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d106      	bne.n	8001002 <HAL_HCD_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f010 f9eb 	bl	80113d8 <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2203      	movs	r2, #3
 8001006:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  
  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4618      	mov	r0, r3
 8001010:	f004 f9de 	bl	80053d0 <USB_DisableGlobalInt>
  
  /* Init the Core (common init.) */
  USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	603b      	str	r3, [r7, #0]
 800101a:	687e      	ldr	r6, [r7, #4]
 800101c:	466d      	mov	r5, sp
 800101e:	f106 0410 	add.w	r4, r6, #16
 8001022:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001024:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001026:	6823      	ldr	r3, [r4, #0]
 8001028:	602b      	str	r3, [r5, #0]
 800102a:	1d33      	adds	r3, r6, #4
 800102c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800102e:	6838      	ldr	r0, [r7, #0]
 8001030:	f004 f9a0 	bl	8005374 <USB_CoreInit>
  
  /* Force Host Mode*/
  USB_SetCurrentMode(hhcd->Instance , USB_HOST_MODE);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2101      	movs	r1, #1
 800103a:	4618      	mov	r0, r3
 800103c:	f004 f9d8 	bl	80053f0 <USB_SetCurrentMode>
  
  /* Init Host */
  USB_HostInit(hhcd->Instance, hhcd->Init);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	687e      	ldr	r6, [r7, #4]
 8001048:	466d      	mov	r5, sp
 800104a:	f106 0410 	add.w	r4, r6, #16
 800104e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001050:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	602b      	str	r3, [r5, #0]
 8001056:	1d33      	adds	r3, r6, #4
 8001058:	cb0e      	ldmia	r3, {r1, r2, r3}
 800105a:	6838      	ldr	r0, [r7, #0]
 800105c:	f004 fab2 	bl	80055c4 <USB_HostInit>
  
  hhcd->State= HAL_HCD_STATE_READY;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2201      	movs	r2, #1
 8001064:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001072 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001072:	b590      	push	{r4, r7, lr}
 8001074:	b089      	sub	sp, #36	; 0x24
 8001076:	af04      	add	r7, sp, #16
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	4608      	mov	r0, r1
 800107c:	4611      	mov	r1, r2
 800107e:	461a      	mov	r2, r3
 8001080:	4603      	mov	r3, r0
 8001082:	70fb      	strb	r3, [r7, #3]
 8001084:	460b      	mov	r3, r1
 8001086:	70bb      	strb	r3, [r7, #2]
 8001088:	4613      	mov	r3, r2
 800108a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	73fb      	strb	r3, [r7, #15]
  
  __HAL_LOCK(hhcd);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8001096:	2b01      	cmp	r3, #1
 8001098:	d101      	bne.n	800109e <HAL_HCD_HC_Init+0x2c>
 800109a:	2302      	movs	r3, #2
 800109c:	e06d      	b.n	800117a <HAL_HCD_HC_Init+0x108>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2201      	movs	r2, #1
 80010a2:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  hhcd->hc[ch_num].dev_addr = dev_address;
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	4613      	mov	r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	4413      	add	r3, r2
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	440b      	add	r3, r1
 80010b4:	3324      	adds	r3, #36	; 0x24
 80010b6:	787a      	ldrb	r2, [r7, #1]
 80010b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	6879      	ldr	r1, [r7, #4]
 80010be:	1c5a      	adds	r2, r3, #1
 80010c0:	4613      	mov	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	440b      	add	r3, r1
 80010ca:	3304      	adds	r3, #4
 80010cc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80010ce:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80010d0:	78fa      	ldrb	r2, [r7, #3]
 80010d2:	6879      	ldr	r1, [r7, #4]
 80010d4:	4613      	mov	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	4413      	add	r3, r2
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	440b      	add	r3, r1
 80010de:	3325      	adds	r3, #37	; 0x25
 80010e0:	78fa      	ldrb	r2, [r7, #3]
 80010e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80010e4:	78fa      	ldrb	r2, [r7, #3]
 80010e6:	6879      	ldr	r1, [r7, #4]
 80010e8:	4613      	mov	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	4413      	add	r3, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	440b      	add	r3, r1
 80010f2:	332b      	adds	r3, #43	; 0x2b
 80010f4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80010f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80010fa:	78fa      	ldrb	r2, [r7, #3]
 80010fc:	78bb      	ldrb	r3, [r7, #2]
 80010fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001102:	b2d8      	uxtb	r0, r3
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	4613      	mov	r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	440b      	add	r3, r1
 8001110:	3326      	adds	r3, #38	; 0x26
 8001112:	4602      	mov	r2, r0
 8001114:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_is_in = ((epnum & 0x80U) == 0x80U);
 8001116:	78fa      	ldrb	r2, [r7, #3]
 8001118:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	09db      	lsrs	r3, r3, #7
 8001120:	b2db      	uxtb	r3, r3
 8001122:	4618      	mov	r0, r3
 8001124:	6879      	ldr	r1, [r7, #4]
 8001126:	4613      	mov	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	4413      	add	r3, r2
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	440b      	add	r3, r1
 8001130:	3327      	adds	r3, #39	; 0x27
 8001132:	4602      	mov	r2, r0
 8001134:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].speed = speed;
 8001136:	78fa      	ldrb	r2, [r7, #3]
 8001138:	6879      	ldr	r1, [r7, #4]
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	00db      	lsls	r3, r3, #3
 8001142:	440b      	add	r3, r1
 8001144:	3328      	adds	r3, #40	; 0x28
 8001146:	f897 2020 	ldrb.w	r2, [r7, #32]
 800114a:	701a      	strb	r2, [r3, #0]
  
  status =  USB_HC_Init(hhcd->Instance,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	787c      	ldrb	r4, [r7, #1]
 8001152:	78ba      	ldrb	r2, [r7, #2]
 8001154:	78f9      	ldrb	r1, [r7, #3]
 8001156:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	4623      	mov	r3, r4
 8001168:	f004 fb7c 	bl	8005864 <USB_HC_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  return status;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}

08001182 <HAL_HCD_HC_Halt>:
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd,
                                  uint8_t ch_num)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	460b      	mov	r3, r1
 800118c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hhcd);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8001194:	2b01      	cmp	r3, #1
 8001196:	d101      	bne.n	800119c <HAL_HCD_HC_Halt+0x1a>
 8001198:	2302      	movs	r3, #2
 800119a:	e00f      	b.n	80011bc <HAL_HCD_HC_Halt+0x3a>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2201      	movs	r2, #1
 80011a0:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  USB_HC_Halt(hhcd->Instance, ch_num);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	78fa      	ldrb	r2, [r7, #3]
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f004 fd41 	bl	8005c34 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,  
                                           uint8_t token, 
                                           uint8_t* pbuff, 
                                           uint16_t length,
                                           uint8_t do_ping) 
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	4608      	mov	r0, r1
 80011ce:	4611      	mov	r1, r2
 80011d0:	461a      	mov	r2, r3
 80011d2:	4603      	mov	r3, r0
 80011d4:	70fb      	strb	r3, [r7, #3]
 80011d6:	460b      	mov	r3, r1
 80011d8:	70bb      	strb	r3, [r7, #2]
 80011da:	4613      	mov	r3, r2
 80011dc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80011de:	78fa      	ldrb	r2, [r7, #3]
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4413      	add	r3, r2
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	440b      	add	r3, r1
 80011ec:	3327      	adds	r3, #39	; 0x27
 80011ee:	78ba      	ldrb	r2, [r7, #2]
 80011f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type; 
 80011f2:	78fa      	ldrb	r2, [r7, #3]
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	4413      	add	r3, r2
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	440b      	add	r3, r1
 8001200:	332b      	adds	r3, #43	; 0x2b
 8001202:	787a      	ldrb	r2, [r7, #1]
 8001204:	701a      	strb	r2, [r3, #0]
  
  if(token == 0U)
 8001206:	7c3b      	ldrb	r3, [r7, #16]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d10b      	bne.n	8001224 <HAL_HCD_HC_SubmitRequest+0x60>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	1c5a      	adds	r2, r3, #1
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	440b      	add	r3, r1
 800121c:	3306      	adds	r3, #6
 800121e:	2203      	movs	r2, #3
 8001220:	701a      	strb	r2, [r3, #0]
 8001222:	e00a      	b.n	800123a <HAL_HCD_HC_SubmitRequest+0x76>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001224:	78fb      	ldrb	r3, [r7, #3]
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	1c5a      	adds	r2, r3, #1
 800122a:	4613      	mov	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	440b      	add	r3, r1
 8001234:	3306      	adds	r3, #6
 8001236:	2202      	movs	r2, #2
 8001238:	701a      	strb	r2, [r3, #0]
  }
  
  /* Manage Data Toggle */
  switch(ep_type)
 800123a:	787b      	ldrb	r3, [r7, #1]
 800123c:	2b03      	cmp	r3, #3
 800123e:	f200 8110 	bhi.w	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
 8001242:	a201      	add	r2, pc, #4	; (adr r2, 8001248 <HAL_HCD_HC_SubmitRequest+0x84>)
 8001244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001248:	08001259 	.word	0x08001259
 800124c:	08001445 	.word	0x08001445
 8001250:	080012f5 	.word	0x080012f5
 8001254:	080013b3 	.word	0x080013b3
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8001258:	7c3b      	ldrb	r3, [r7, #16]
 800125a:	2b01      	cmp	r3, #1
 800125c:	f040 80fe 	bne.w	800145c <HAL_HCD_HC_SubmitRequest+0x298>
 8001260:	78bb      	ldrb	r3, [r7, #2]
 8001262:	2b00      	cmp	r3, #0
 8001264:	f040 80fa 	bne.w	800145c <HAL_HCD_HC_SubmitRequest+0x298>
    {
      if (length == 0U)
 8001268:	8b3b      	ldrh	r3, [r7, #24]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d109      	bne.n	8001282 <HAL_HCD_HC_SubmitRequest+0xbe>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 800126e:	78fa      	ldrb	r2, [r7, #3]
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	4613      	mov	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4413      	add	r3, r2
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	440b      	add	r3, r1
 800127c:	333d      	adds	r3, #61	; 0x3d
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
      }
      
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8001282:	78fa      	ldrb	r2, [r7, #3]
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	4613      	mov	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4413      	add	r3, r2
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	440b      	add	r3, r1
 8001290:	333d      	adds	r3, #61	; 0x3d
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d10b      	bne.n	80012b0 <HAL_HCD_HC_SubmitRequest+0xec>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001298:	78fb      	ldrb	r3, [r7, #3]
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	1c5a      	adds	r2, r3, #1
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	440b      	add	r3, r1
 80012a8:	3306      	adds	r3, #6
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e00a      	b.n	80012c6 <HAL_HCD_HC_SubmitRequest+0x102>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012b0:	78fb      	ldrb	r3, [r7, #3]
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	440b      	add	r3, r1
 80012c0:	3306      	adds	r3, #6
 80012c2:	2202      	movs	r2, #2
 80012c4:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 80012c6:	78fa      	ldrb	r2, [r7, #3]
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	440b      	add	r3, r1
 80012d4:	3348      	adds	r3, #72	; 0x48
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	f000 80bf 	beq.w	800145c <HAL_HCD_HC_SubmitRequest+0x298>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 80012de:	78fa      	ldrb	r2, [r7, #3]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	440b      	add	r3, r1
 80012ec:	3329      	adds	r3, #41	; 0x29
 80012ee:	7f3a      	ldrb	r2, [r7, #28]
 80012f0:	701a      	strb	r2, [r3, #0]
      }
    }
    break;
 80012f2:	e0b3      	b.n	800145c <HAL_HCD_HC_SubmitRequest+0x298>
  
  case EP_TYPE_BULK:
    if(direction == 0U)
 80012f4:	78bb      	ldrb	r3, [r7, #2]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d138      	bne.n	800136c <HAL_HCD_HC_SubmitRequest+0x1a8>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 80012fa:	78fa      	ldrb	r2, [r7, #3]
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	440b      	add	r3, r1
 8001308:	333d      	adds	r3, #61	; 0x3d
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d10b      	bne.n	8001328 <HAL_HCD_HC_SubmitRequest+0x164>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	4613      	mov	r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	4413      	add	r3, r2
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	440b      	add	r3, r1
 8001320:	3306      	adds	r3, #6
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]
 8001326:	e00a      	b.n	800133e <HAL_HCD_HC_SubmitRequest+0x17a>
      }
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001328:	78fb      	ldrb	r3, [r7, #3]
 800132a:	6879      	ldr	r1, [r7, #4]
 800132c:	1c5a      	adds	r2, r3, #1
 800132e:	4613      	mov	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	00db      	lsls	r3, r3, #3
 8001336:	440b      	add	r3, r1
 8001338:	3306      	adds	r3, #6
 800133a:	2202      	movs	r2, #2
 800133c:	701a      	strb	r2, [r3, #0]
      }
      if(hhcd->hc[ch_num].urb_state  != URB_NOTREADY)
 800133e:	78fa      	ldrb	r2, [r7, #3]
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	00db      	lsls	r3, r3, #3
 800134a:	440b      	add	r3, r1
 800134c:	3348      	adds	r3, #72	; 0x48
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b02      	cmp	r3, #2
 8001352:	f000 8085 	beq.w	8001460 <HAL_HCD_HC_SubmitRequest+0x29c>
      {
        hhcd->hc[ch_num].do_ping = do_ping;
 8001356:	78fa      	ldrb	r2, [r7, #3]
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	4613      	mov	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4413      	add	r3, r2
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	440b      	add	r3, r1
 8001364:	3329      	adds	r3, #41	; 0x29
 8001366:	7f3a      	ldrb	r2, [r7, #28]
 8001368:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 800136a:	e079      	b.n	8001460 <HAL_HCD_HC_SubmitRequest+0x29c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 800136c:	78fa      	ldrb	r2, [r7, #3]
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	4613      	mov	r3, r2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	4413      	add	r3, r2
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	440b      	add	r3, r1
 800137a:	333c      	adds	r3, #60	; 0x3c
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10b      	bne.n	800139a <HAL_HCD_HC_SubmitRequest+0x1d6>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	1c5a      	adds	r2, r3, #1
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	440b      	add	r3, r1
 8001392:	3306      	adds	r3, #6
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
    break;
 8001398:	e062      	b.n	8001460 <HAL_HCD_HC_SubmitRequest+0x29c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800139a:	78fb      	ldrb	r3, [r7, #3]
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	4613      	mov	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	00db      	lsls	r3, r3, #3
 80013a8:	440b      	add	r3, r1
 80013aa:	3306      	adds	r3, #6
 80013ac:	2202      	movs	r2, #2
 80013ae:	701a      	strb	r2, [r3, #0]
    break;
 80013b0:	e056      	b.n	8001460 <HAL_HCD_HC_SubmitRequest+0x29c>
  
  case EP_TYPE_INTR:
    if(direction == 0U)
 80013b2:	78bb      	ldrb	r3, [r7, #2]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d122      	bne.n	80013fe <HAL_HCD_HC_SubmitRequest+0x23a>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 80013b8:	78fa      	ldrb	r2, [r7, #3]
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	4613      	mov	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	440b      	add	r3, r1
 80013c6:	333d      	adds	r3, #61	; 0x3d
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d10b      	bne.n	80013e6 <HAL_HCD_HC_SubmitRequest+0x222>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	440b      	add	r3, r1
 80013de:	3306      	adds	r3, #6
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 80013e4:	e03d      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	4613      	mov	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	440b      	add	r3, r1
 80013f6:	3306      	adds	r3, #6
 80013f8:	2202      	movs	r2, #2
 80013fa:	701a      	strb	r2, [r3, #0]
    break;
 80013fc:	e031      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 80013fe:	78fa      	ldrb	r2, [r7, #3]
 8001400:	6879      	ldr	r1, [r7, #4]
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	440b      	add	r3, r1
 800140c:	333c      	adds	r3, #60	; 0x3c
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10b      	bne.n	800142c <HAL_HCD_HC_SubmitRequest+0x268>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001414:	78fb      	ldrb	r3, [r7, #3]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	1c5a      	adds	r2, r3, #1
 800141a:	4613      	mov	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4413      	add	r3, r2
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	440b      	add	r3, r1
 8001424:	3306      	adds	r3, #6
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
    break;
 800142a:	e01a      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	4613      	mov	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	440b      	add	r3, r1
 800143c:	3306      	adds	r3, #6
 800143e:	2202      	movs	r2, #2
 8001440:	701a      	strb	r2, [r3, #0]
    break;
 8001442:	e00e      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
  
  case EP_TYPE_ISOC: 
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001444:	78fb      	ldrb	r3, [r7, #3]
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	1c5a      	adds	r2, r3, #1
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	00db      	lsls	r3, r3, #3
 8001452:	440b      	add	r3, r1
 8001454:	3306      	adds	r3, #6
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
    break;
 800145a:	e002      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
    break;
 800145c:	bf00      	nop
 800145e:	e000      	b.n	8001462 <HAL_HCD_HC_SubmitRequest+0x29e>
    break;
 8001460:	bf00      	nop
  }
  
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001462:	78fb      	ldrb	r3, [r7, #3]
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	1c5a      	adds	r2, r3, #1
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	440b      	add	r3, r1
 8001472:	3308      	adds	r3, #8
 8001474:	697a      	ldr	r2, [r7, #20]
 8001476:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001478:	78fa      	ldrb	r2, [r7, #3]
 800147a:	8b39      	ldrh	r1, [r7, #24]
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	4613      	mov	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	4403      	add	r3, r0
 8001488:	3334      	adds	r3, #52	; 0x34
 800148a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800148c:	78fa      	ldrb	r2, [r7, #3]
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	440b      	add	r3, r1
 800149a:	3348      	adds	r3, #72	; 0x48
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80014a0:	78fa      	ldrb	r2, [r7, #3]
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	440b      	add	r3, r1
 80014ae:	3338      	adds	r3, #56	; 0x38
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014b4:	78fa      	ldrb	r2, [r7, #3]
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	440b      	add	r3, r1
 80014c2:	3325      	adds	r3, #37	; 0x25
 80014c4:	78fa      	ldrb	r2, [r7, #3]
 80014c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80014c8:	78fa      	ldrb	r2, [r7, #3]
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	440b      	add	r3, r1
 80014d6:	3349      	adds	r3, #73	; 0x49
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
  
  return USB_HC_StartXfer(hhcd->Instance, &(hhcd->hc[ch_num]));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	78fa      	ldrb	r2, [r7, #3]
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	3320      	adds	r3, #32
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	4413      	add	r3, r2
 80014f0:	3304      	adds	r3, #4
 80014f2:	4619      	mov	r1, r3
 80014f4:	f004 fa9a 	bl	8005a2c <USB_HC_StartXfer>
 80014f8:	4603      	mov	r3, r0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop

08001504 <HAL_HCD_IRQHandler>:
  * @brief  handle HCD interrupt request.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	613b      	str	r3, [r7, #16]
  
  uint32_t index = 0U, interrupt = 0U;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

  /* ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f004 f842 	bl	80055a8 <USB_GetMode>
 8001524:	4603      	mov	r3, r0
 8001526:	2b01      	cmp	r3, #1
 8001528:	f040 80eb 	bne.w	8001702 <HAL_HCD_IRQHandler+0x1fe>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd)) 
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f004 f825 	bl	8005580 <USB_ReadInterrupts>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	f000 80e1 	beq.w	8001700 <HAL_HCD_IRQHandler+0x1fc>
    {
      return;
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f004 f81c 	bl	8005580 <USB_ReadInterrupts>
 8001548:	4603      	mov	r3, r0
 800154a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800154e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001552:	d104      	bne.n	800155e <HAL_HCD_IRQHandler+0x5a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800155c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f004 f80c 	bl	8005580 <USB_ReadInterrupts>
 8001568:	4603      	mov	r3, r0
 800156a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800156e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001572:	d104      	bne.n	800157e <HAL_HCD_IRQHandler+0x7a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800157c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f003 fffc 	bl	8005580 <USB_ReadInterrupts>
 8001588:	4603      	mov	r3, r0
 800158a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800158e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001592:	d104      	bne.n	800159e <HAL_HCD_IRQHandler+0x9a>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800159c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f003 ffec 	bl	8005580 <USB_ReadInterrupts>
 80015a8:	4603      	mov	r3, r0
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d103      	bne.n	80015ba <HAL_HCD_IRQHandler+0xb6>
    {
     /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2202      	movs	r2, #2
 80015b8:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f003 ffde 	bl	8005580 <USB_ReadInterrupts>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80015ce:	d118      	bne.n	8001602 <HAL_HCD_IRQHandler+0xfe>
    {
    
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80015d6:	461a      	mov	r2, r3
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80015e4:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f00f ff44 	bl	8011474 <HAL_HCD_Disconnect_Callback>
      USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2101      	movs	r1, #1
 80015f2:	4618      	mov	r0, r3
 80015f4:	f004 f87c 	bl	80056f0 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001600:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f003 ffba 	bl	8005580 <USB_ReadInterrupts>
 800160c:	4603      	mov	r3, r0
 800160e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001612:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001616:	d102      	bne.n	800161e <HAL_HCD_IRQHandler+0x11a>
    {
      HCD_Port_IRQHandler (hhcd);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f001 f81b 	bl	8002654 <HCD_Port_IRQHandler>
    }
    
    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f003 ffac 	bl	8005580 <USB_ReadInterrupts>
 8001628:	4603      	mov	r3, r0
 800162a:	f003 0308 	and.w	r3, r3, #8
 800162e:	2b08      	cmp	r3, #8
 8001630:	d106      	bne.n	8001640 <HAL_HCD_IRQHandler+0x13c>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f00f ff02 	bl	801143c <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2208      	movs	r2, #8
 800163e:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f003 ff9b 	bl	8005580 <USB_ReadInterrupts>
 800164a:	4603      	mov	r3, r0
 800164c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001650:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001654:	d136      	bne.n	80016c4 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f004 fadc 	bl	8005c18 <USB_HC_ReadInterrupt>
 8001660:	60f8      	str	r0, [r7, #12]
      for (index = 0U; index < hhcd->Init.Host_channels ; index++)
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e023      	b.n	80016b0 <HAL_HCD_IRQHandler+0x1ac>
      {
        if (interrupt & (1 << index))
 8001668:	2201      	movs	r2, #1
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	461a      	mov	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4013      	ands	r3, r2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d017      	beq.n	80016aa <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(index)->HCCHAR) &  USB_OTG_HCCHAR_EPDIR)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	015a      	lsls	r2, r3, #5
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4413      	add	r3, r2
 8001682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d006      	beq.n	800169e <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler (hhcd, index);
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	4619      	mov	r1, r3
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 f8c8 	bl	800182c <HCD_HC_IN_IRQHandler>
 800169c:	e005      	b.n	80016aa <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, index);
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	4619      	mov	r1, r3
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 fbe2 	bl	8001e6e <HCD_HC_OUT_IRQHandler>
      for (index = 0U; index < hhcd->Init.Host_channels ; index++)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3301      	adds	r3, #1
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d8d6      	bhi.n	8001668 <HAL_HCD_IRQHandler+0x164>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016c2:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Rx Queue Level Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f003 ff59 	bl	8005580 <USB_ReadInterrupts>
 80016ce:	4603      	mov	r3, r0
 80016d0:	f003 0310 	and.w	r3, r3, #16
 80016d4:	2b10      	cmp	r3, #16
 80016d6:	d114      	bne.n	8001702 <HAL_HCD_IRQHandler+0x1fe>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6812      	ldr	r2, [r2, #0]
 80016e0:	6992      	ldr	r2, [r2, #24]
 80016e2:	f022 0210 	bic.w	r2, r2, #16
 80016e6:	619a      	str	r2, [r3, #24]
      
      HCD_RXQLVL_IRQHandler (hhcd);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 fefd 	bl	80024e8 <HCD_RXQLVL_IRQHandler>
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	6812      	ldr	r2, [r2, #0]
 80016f6:	6992      	ldr	r2, [r2, #24]
 80016f8:	f042 0210 	orr.w	r2, r2, #16
 80016fc:	619a      	str	r2, [r3, #24]
 80016fe:	e000      	b.n	8001702 <HAL_HCD_IRQHandler+0x1fe>
      return;
 8001700:	bf00      	nop
    }
  }
}
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_HCD_Start>:
  * @brief  Start the host driver
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_HCD_Start+0x16>
 800171a:	2302      	movs	r3, #2
 800171c:	e013      	b.n	8001746 <HAL_HCD_Start+0x3e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  __HAL_HCD_ENABLE(hhcd);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f003 fe40 	bl	80053b0 <USB_EnableGlobalInt>
  USB_DriveVbus(hhcd->Instance, 1U);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2101      	movs	r1, #1
 8001736:	4618      	mov	r0, r3
 8001738:	f004 f83a 	bl	80057b0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd); 
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_HCD_Stop>:
  * @param  hhcd: HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd); 
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <HAL_HCD_Stop+0x16>
 8001760:	2302      	movs	r3, #2
 8001762:	e00d      	b.n	8001780 <HAL_HCD_Stop+0x32>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  USB_StopHost(hhcd->Instance);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f004 fb68 	bl	8005e46 <USB_StopHost>
  __HAL_UNLOCK(hhcd); 
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
  return HAL_OK;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port
  * @param  hhcd: HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f003 ffe4 	bl	8005762 <USB_ResetPort>
 800179a:	4603      	mov	r3, r0
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/ 
  *            URB_ERROR/
  *            URB_STALL/
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	460b      	mov	r3, r1
 80017ae:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80017b0:	78fa      	ldrb	r2, [r7, #3]
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	4613      	mov	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	440b      	add	r3, r1
 80017be:	3348      	adds	r3, #72	; 0x48
 80017c0:	781b      	ldrb	r3, [r3, #0]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr

080017cc <HAL_HCD_HC_GetXferCount>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80017d8:	78fa      	ldrb	r2, [r7, #3]
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	440b      	add	r3, r1
 80017e6:	3338      	adds	r3, #56	; 0x38
 80017e8:	681b      	ldr	r3, [r3, #0]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number
  * @param  hhcd: HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f004 f821 	bl	8005848 <USB_GetCurrentFrame>
 8001806:	4603      	mov	r3, r0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed
  * @param  hhcd: HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f003 ffff 	bl	8005820 <USB_GetHostSpeed>
 8001822:	4603      	mov	r3, r0
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <HCD_HC_IN_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800182c:	b590      	push	{r4, r7, lr}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0U;
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	015a      	lsls	r2, r3, #5
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	4413      	add	r3, r2
 800184a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b00      	cmp	r3, #0
 8001856:	d01a      	beq.n	800188e <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	015a      	lsls	r2, r3, #5
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4413      	add	r3, r2
 8001860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001864:	461a      	mov	r2, r3
 8001866:	2304      	movs	r3, #4
 8001868:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	015a      	lsls	r2, r3, #5
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4413      	add	r3, r2
 8001872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001876:	4619      	mov	r1, r3
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	015a      	lsls	r2, r3, #5
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4413      	add	r3, r2
 8001880:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	f043 0302 	orr.w	r3, r3, #2
 800188a:	60cb      	str	r3, [r1, #12]
 800188c:	e094      	b.n	80019b8 <HCD_HC_IN_IRQHandler+0x18c>
  }  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 800188e:	78fb      	ldrb	r3, [r7, #3]
 8001890:	015a      	lsls	r2, r3, #5
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	4413      	add	r3, r2
 8001896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 0320 	and.w	r3, r3, #32
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d009      	beq.n	80018b8 <HCD_HC_IN_IRQHandler+0x8c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80018a4:	78fb      	ldrb	r3, [r7, #3]
 80018a6:	015a      	lsls	r2, r3, #5
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018b0:	461a      	mov	r2, r3
 80018b2:	2320      	movs	r3, #32
 80018b4:	6093      	str	r3, [r2, #8]
 80018b6:	e07f      	b.n	80019b8 <HCD_HC_IN_IRQHandler+0x18c>
  }
  
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)
 80018b8:	78fb      	ldrb	r3, [r7, #3]
 80018ba:	015a      	lsls	r2, r3, #5
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f003 0308 	and.w	r3, r3, #8
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d034      	beq.n	8001938 <HCD_HC_IN_IRQHandler+0x10c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	015a      	lsls	r2, r3, #5
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4413      	add	r3, r2
 80018d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018da:	4619      	mov	r1, r3
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	015a      	lsls	r2, r3, #5
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	f043 0302 	orr.w	r3, r3, #2
 80018ee:	60cb      	str	r3, [r1, #12]
    hhcd->hc[chnum].state = HC_STALL;
 80018f0:	78fa      	ldrb	r2, [r7, #3]
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	4613      	mov	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	440b      	add	r3, r1
 80018fe:	3349      	adds	r3, #73	; 0x49
 8001900:	2205      	movs	r2, #5
 8001902:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001904:	78fb      	ldrb	r3, [r7, #3]
 8001906:	015a      	lsls	r2, r3, #5
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4413      	add	r3, r2
 800190c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001910:	461a      	mov	r2, r3
 8001912:	2310      	movs	r3, #16
 8001914:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	015a      	lsls	r2, r3, #5
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	4413      	add	r3, r2
 800191e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001922:	461a      	mov	r2, r3
 8001924:	2308      	movs	r3, #8
 8001926:	6093      	str	r3, [r2, #8]
    USB_HC_Halt(hhcd->Instance, chnum);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	78fa      	ldrb	r2, [r7, #3]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f004 f97f 	bl	8005c34 <USB_HC_Halt>
 8001936:	e03f      	b.n	80019b8 <HCD_HC_IN_IRQHandler+0x18c>
  }
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	015a      	lsls	r2, r3, #5
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	4413      	add	r3, r2
 8001940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800194a:	2b00      	cmp	r3, #0
 800194c:	d034      	beq.n	80019b8 <HCD_HC_IN_IRQHandler+0x18c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800194e:	78fb      	ldrb	r3, [r7, #3]
 8001950:	015a      	lsls	r2, r3, #5
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	4413      	add	r3, r2
 8001956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800195a:	4619      	mov	r1, r3
 800195c:	78fb      	ldrb	r3, [r7, #3]
 800195e:	015a      	lsls	r2, r3, #5
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	4413      	add	r3, r2
 8001964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	f043 0302 	orr.w	r3, r3, #2
 800196e:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f004 f95b 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	015a      	lsls	r2, r3, #5
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4413      	add	r3, r2
 8001986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800198a:	461a      	mov	r2, r3
 800198c:	2310      	movs	r3, #16
 800198e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	440b      	add	r3, r1
 800199e:	3349      	adds	r3, #73	; 0x49
 80019a0:	2208      	movs	r2, #8
 80019a2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	015a      	lsls	r2, r3, #5
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019b0:	461a      	mov	r2, r3
 80019b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b6:	6093      	str	r3, [r2, #8]
  }
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 80019b8:	78fb      	ldrb	r3, [r7, #3]
 80019ba:	015a      	lsls	r2, r3, #5
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	4413      	add	r3, r2
 80019c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d022      	beq.n	8001a14 <HCD_HC_IN_IRQHandler+0x1e8>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80019ce:	78fb      	ldrb	r3, [r7, #3]
 80019d0:	015a      	lsls	r2, r3, #5
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4413      	add	r3, r2
 80019d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019da:	4619      	mov	r1, r3
 80019dc:	78fb      	ldrb	r3, [r7, #3]
 80019de:	015a      	lsls	r2, r3, #5
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4413      	add	r3, r2
 80019e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	f043 0302 	orr.w	r3, r3, #2
 80019ee:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	78fa      	ldrb	r2, [r7, #3]
 80019f6:	4611      	mov	r1, r2
 80019f8:	4618      	mov	r0, r3
 80019fa:	f004 f91b 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80019fe:	78fb      	ldrb	r3, [r7, #3]
 8001a00:	015a      	lsls	r2, r3, #5
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a10:	6093      	str	r3, [r2, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
    }
    hhcd->hc[chnum].state = HC_NAK;
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
  }
}
 8001a12:	e228      	b.n	8001e66 <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8001a14:	78fb      	ldrb	r3, [r7, #3]
 8001a16:	015a      	lsls	r2, r3, #5
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 80a0 	beq.w	8001b6c <HCD_HC_IN_IRQHandler+0x340>
    hhcd->hc[chnum].state = HC_XFRC;
 8001a2c:	78fa      	ldrb	r2, [r7, #3]
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	4613      	mov	r3, r2
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	440b      	add	r3, r1
 8001a3a:	3349      	adds	r3, #73	; 0x49
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001a40:	78fa      	ldrb	r2, [r7, #3]
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	440b      	add	r3, r1
 8001a4e:	3344      	adds	r3, #68	; 0x44
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001a54:	78fb      	ldrb	r3, [r7, #3]
 8001a56:	015a      	lsls	r2, r3, #5
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a60:	461a      	mov	r2, r3
 8001a62:	2301      	movs	r3, #1
 8001a64:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	440b      	add	r3, r1
 8001a74:	332b      	adds	r3, #43	; 0x2b
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00a      	beq.n	8001a92 <HCD_HC_IN_IRQHandler+0x266>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	440b      	add	r3, r1
 8001a8a:	332b      	adds	r3, #43	; 0x2b
 8001a8c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d121      	bne.n	8001ad6 <HCD_HC_IN_IRQHandler+0x2aa>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001a92:	78fb      	ldrb	r3, [r7, #3]
 8001a94:	015a      	lsls	r2, r3, #5
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	78fb      	ldrb	r3, [r7, #3]
 8001aa2:	015a      	lsls	r2, r3, #5
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f043 0302 	orr.w	r3, r3, #2
 8001ab2:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	4611      	mov	r1, r2
 8001abc:	4618      	mov	r0, r3
 8001abe:	f004 f8b9 	bl	8005c34 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001ac2:	78fb      	ldrb	r3, [r7, #3]
 8001ac4:	015a      	lsls	r2, r3, #5
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4413      	add	r3, r2
 8001aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2310      	movs	r3, #16
 8001ad2:	6093      	str	r3, [r2, #8]
 8001ad4:	e033      	b.n	8001b3e <HCD_HC_IN_IRQHandler+0x312>
    else if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001ad6:	78fa      	ldrb	r2, [r7, #3]
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	332b      	adds	r3, #43	; 0x2b
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b03      	cmp	r3, #3
 8001aea:	d128      	bne.n	8001b3e <HCD_HC_IN_IRQHandler+0x312>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001aec:	78fb      	ldrb	r3, [r7, #3]
 8001aee:	015a      	lsls	r2, r3, #5
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af8:	4619      	mov	r1, r3
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	015a      	lsls	r2, r3, #5
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001b0c:	600b      	str	r3, [r1, #0]
      hhcd->hc[chnum].urb_state = URB_DONE; 
 8001b0e:	78fa      	ldrb	r2, [r7, #3]
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	4613      	mov	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	440b      	add	r3, r1
 8001b1c:	3348      	adds	r3, #72	; 0x48
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001b22:	78fa      	ldrb	r2, [r7, #3]
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	4613      	mov	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	440b      	add	r3, r1
 8001b30:	3348      	adds	r3, #72	; 0x48
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	4619      	mov	r1, r3
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f00f fca9 	bl	8011490 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[chnum].toggle_in ^= 1U;
 8001b3e:	78fa      	ldrb	r2, [r7, #3]
 8001b40:	78f9      	ldrb	r1, [r7, #3]
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4403      	add	r3, r0
 8001b4e:	333c      	adds	r3, #60	; 0x3c
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	f083 0301 	eor.w	r3, r3, #1
 8001b56:	b2d8      	uxtb	r0, r3
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	440b      	add	r3, r1
 8001b64:	333c      	adds	r3, #60	; 0x3c
 8001b66:	4602      	mov	r2, r0
 8001b68:	701a      	strb	r2, [r3, #0]
}
 8001b6a:	e17c      	b.n	8001e66 <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	015a      	lsls	r2, r3, #5
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4413      	add	r3, r2
 8001b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 80b7 	beq.w	8001cf2 <HCD_HC_IN_IRQHandler+0x4c6>
    __HAL_HCD_MASK_HALT_HC_INT(chnum);
 8001b84:	78fb      	ldrb	r3, [r7, #3]
 8001b86:	015a      	lsls	r2, r3, #5
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b90:	4619      	mov	r1, r3
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	015a      	lsls	r2, r3, #5
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4413      	add	r3, r2
 8001b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f023 0302 	bic.w	r3, r3, #2
 8001ba4:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 8001ba6:	78fa      	ldrb	r2, [r7, #3]
 8001ba8:	6879      	ldr	r1, [r7, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	440b      	add	r3, r1
 8001bb4:	3349      	adds	r3, #73	; 0x49
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d10a      	bne.n	8001bd2 <HCD_HC_IN_IRQHandler+0x3a6>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 8001bbc:	78fa      	ldrb	r2, [r7, #3]
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	440b      	add	r3, r1
 8001bca:	3348      	adds	r3, #72	; 0x48
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
 8001bd0:	e077      	b.n	8001cc2 <HCD_HC_IN_IRQHandler+0x496>
    else if (hhcd->hc[chnum].state == HC_STALL) 
 8001bd2:	78fa      	ldrb	r2, [r7, #3]
 8001bd4:	6879      	ldr	r1, [r7, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	440b      	add	r3, r1
 8001be0:	3349      	adds	r3, #73	; 0x49
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b05      	cmp	r3, #5
 8001be6:	d10a      	bne.n	8001bfe <HCD_HC_IN_IRQHandler+0x3d2>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8001be8:	78fa      	ldrb	r2, [r7, #3]
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3348      	adds	r3, #72	; 0x48
 8001bf8:	2205      	movs	r2, #5
 8001bfa:	701a      	strb	r2, [r3, #0]
 8001bfc:	e061      	b.n	8001cc2 <HCD_HC_IN_IRQHandler+0x496>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	440b      	add	r3, r1
 8001c0c:	3349      	adds	r3, #73	; 0x49
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b06      	cmp	r3, #6
 8001c12:	d00a      	beq.n	8001c2a <HCD_HC_IN_IRQHandler+0x3fe>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001c14:	78fa      	ldrb	r2, [r7, #3]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3349      	adds	r3, #73	; 0x49
 8001c24:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d14b      	bne.n	8001cc2 <HCD_HC_IN_IRQHandler+0x496>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	440b      	add	r3, r1
 8001c38:	3344      	adds	r3, #68	; 0x44
 8001c3a:	6819      	ldr	r1, [r3, #0]
 8001c3c:	1c48      	adds	r0, r1, #1
 8001c3e:	687c      	ldr	r4, [r7, #4]
 8001c40:	4613      	mov	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	4423      	add	r3, r4
 8001c4a:	3344      	adds	r3, #68	; 0x44
 8001c4c:	6018      	str	r0, [r3, #0]
 8001c4e:	2903      	cmp	r1, #3
 8001c50:	d914      	bls.n	8001c7c <HCD_HC_IN_IRQHandler+0x450>
        hhcd->hc[chnum].ErrCnt = 0U;
 8001c52:	78fa      	ldrb	r2, [r7, #3]
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	00db      	lsls	r3, r3, #3
 8001c5e:	440b      	add	r3, r1
 8001c60:	3344      	adds	r3, #68	; 0x44
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001c66:	78fa      	ldrb	r2, [r7, #3]
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	00db      	lsls	r3, r3, #3
 8001c72:	440b      	add	r3, r1
 8001c74:	3348      	adds	r3, #72	; 0x48
 8001c76:	2204      	movs	r2, #4
 8001c78:	701a      	strb	r2, [r3, #0]
 8001c7a:	e009      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x464>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001c7c:	78fa      	ldrb	r2, [r7, #3]
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	4613      	mov	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	4413      	add	r3, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	440b      	add	r3, r1
 8001c8a:	3348      	adds	r3, #72	; 0x48
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8001c90:	78fb      	ldrb	r3, [r7, #3]
 8001c92:	015a      	lsls	r2, r3, #5
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001ca6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001cae:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	015a      	lsls	r2, r3, #5
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001cc2:	78fb      	ldrb	r3, [r7, #3]
 8001cc4:	015a      	lsls	r2, r3, #5
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cce:	461a      	mov	r2, r3
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001cd4:	78fa      	ldrb	r2, [r7, #3]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3348      	adds	r3, #72	; 0x48
 8001ce4:	781a      	ldrb	r2, [r3, #0]
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f00f fbd0 	bl	8011490 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001cf0:	e0b9      	b.n	8001e66 <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 8001cf2:	78fb      	ldrb	r3, [r7, #3]
 8001cf4:	015a      	lsls	r2, r3, #5
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d03d      	beq.n	8001d84 <HCD_HC_IN_IRQHandler+0x558>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001d08:	78fb      	ldrb	r3, [r7, #3]
 8001d0a:	015a      	lsls	r2, r3, #5
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d14:	4619      	mov	r1, r3
 8001d16:	78fb      	ldrb	r3, [r7, #3]
 8001d18:	015a      	lsls	r2, r3, #5
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	60cb      	str	r3, [r1, #12]
     hhcd->hc[chnum].ErrCnt++;
 8001d2a:	78fa      	ldrb	r2, [r7, #3]
 8001d2c:	6879      	ldr	r1, [r7, #4]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	440b      	add	r3, r1
 8001d38:	3344      	adds	r3, #68	; 0x44
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	1c59      	adds	r1, r3, #1
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	4403      	add	r3, r0
 8001d4a:	3344      	adds	r3, #68	; 0x44
 8001d4c:	6019      	str	r1, [r3, #0]
     hhcd->hc[chnum].state = HC_XACTERR;
 8001d4e:	78fa      	ldrb	r2, [r7, #3]
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	3349      	adds	r3, #73	; 0x49
 8001d5e:	2206      	movs	r2, #6
 8001d60:	701a      	strb	r2, [r3, #0]
     USB_HC_Halt(hhcd->Instance, chnum);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	78fa      	ldrb	r2, [r7, #3]
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 ff62 	bl	8005c34 <USB_HC_Halt>
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001d70:	78fb      	ldrb	r3, [r7, #3]
 8001d72:	015a      	lsls	r2, r3, #5
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4413      	add	r3, r2
 8001d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	2380      	movs	r3, #128	; 0x80
 8001d80:	6093      	str	r3, [r2, #8]
}
 8001d82:	e070      	b.n	8001e66 <HCD_HC_IN_IRQHandler+0x63a>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8001d84:	78fb      	ldrb	r3, [r7, #3]
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0310 	and.w	r3, r3, #16
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d065      	beq.n	8001e66 <HCD_HC_IN_IRQHandler+0x63a>
    if(hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001d9a:	78fa      	ldrb	r2, [r7, #3]
 8001d9c:	6879      	ldr	r1, [r7, #4]
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	440b      	add	r3, r1
 8001da8:	332b      	adds	r3, #43	; 0x2b
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d118      	bne.n	8001de2 <HCD_HC_IN_IRQHandler+0x5b6>
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001db0:	78fb      	ldrb	r3, [r7, #3]
 8001db2:	015a      	lsls	r2, r3, #5
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4413      	add	r3, r2
 8001db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	78fb      	ldrb	r3, [r7, #3]
 8001dc0:	015a      	lsls	r2, r3, #5
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	4611      	mov	r1, r2
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 ff2a 	bl	8005c34 <USB_HC_Halt>
 8001de0:	e02e      	b.n	8001e40 <HCD_HC_IN_IRQHandler+0x614>
    else if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8001de2:	78fa      	ldrb	r2, [r7, #3]
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	440b      	add	r3, r1
 8001df0:	332b      	adds	r3, #43	; 0x2b
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00a      	beq.n	8001e0e <HCD_HC_IN_IRQHandler+0x5e2>
              (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001df8:	78fa      	ldrb	r2, [r7, #3]
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	332b      	adds	r3, #43	; 0x2b
 8001e08:	781b      	ldrb	r3, [r3, #0]
    else if  ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL)||
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d118      	bne.n	8001e40 <HCD_HC_IN_IRQHandler+0x614>
      tmpreg = USBx_HC(chnum)->HCCHAR;
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001e24:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001e2c:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 8001e2e:	78fb      	ldrb	r3, [r7, #3]
 8001e30:	015a      	lsls	r2, r3, #5
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4413      	add	r3, r2
 8001e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	6013      	str	r3, [r2, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8001e40:	78fa      	ldrb	r2, [r7, #3]
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	440b      	add	r3, r1
 8001e4e:	3349      	adds	r3, #73	; 0x49
 8001e50:	2203      	movs	r2, #3
 8001e52:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001e54:	78fb      	ldrb	r3, [r7, #3]
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e60:	461a      	mov	r2, r3
 8001e62:	2310      	movs	r3, #16
 8001e64:	6093      	str	r3, [r2, #8]
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd90      	pop	{r4, r7, pc}

08001e6e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum: Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e6e:	b590      	push	{r4, r7, lr}
 8001e70:	b085      	sub	sp, #20
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0U;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60bb      	str	r3, [r7, #8]
  
  if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_AHBERR)
 8001e84:	78fb      	ldrb	r3, [r7, #3]
 8001e86:	015a      	lsls	r2, r3, #5
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 0304 	and.w	r3, r3, #4
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d01a      	beq.n	8001ed0 <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001e9a:	78fb      	ldrb	r3, [r7, #3]
 8001e9c:	015a      	lsls	r2, r3, #5
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	2304      	movs	r3, #4
 8001eaa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001eac:	78fb      	ldrb	r3, [r7, #3]
 8001eae:	015a      	lsls	r2, r3, #5
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eb8:	4619      	mov	r1, r3
 8001eba:	78fb      	ldrb	r3, [r7, #3]
 8001ebc:	015a      	lsls	r2, r3, #5
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	f043 0302 	orr.w	r3, r3, #2
 8001ecc:	60cb      	str	r3, [r1, #12]
    }
    
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
  }
}
 8001ece:	e306      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_ACK)
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	015a      	lsls	r2, r3, #5
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 0320 	and.w	r3, r3, #32
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d041      	beq.n	8001f6a <HCD_HC_OUT_IRQHandler+0xfc>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ee6:	78fb      	ldrb	r3, [r7, #3]
 8001ee8:	015a      	lsls	r2, r3, #5
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	4413      	add	r3, r2
 8001eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	2320      	movs	r3, #32
 8001ef6:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[chnum].do_ping == 1U)
 8001ef8:	78fa      	ldrb	r2, [r7, #3]
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	440b      	add	r3, r1
 8001f06:	3329      	adds	r3, #41	; 0x29
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	f040 82e7 	bne.w	80024de <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[chnum].state = HC_NYET;
 8001f10:	78fa      	ldrb	r2, [r7, #3]
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	440b      	add	r3, r1
 8001f1e:	3349      	adds	r3, #73	; 0x49
 8001f20:	2204      	movs	r2, #4
 8001f22:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	015a      	lsls	r2, r3, #5
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f30:	4619      	mov	r1, r3
 8001f32:	78fb      	ldrb	r3, [r7, #3]
 8001f34:	015a      	lsls	r2, r3, #5
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	60cb      	str	r3, [r1, #12]
      USB_HC_Halt(hhcd->Instance, chnum);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	78fa      	ldrb	r2, [r7, #3]
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fe70 	bl	8005c34 <USB_HC_Halt>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8001f54:	78fa      	ldrb	r2, [r7, #3]
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	440b      	add	r3, r1
 8001f62:	3348      	adds	r3, #72	; 0x48
 8001f64:	2202      	movs	r2, #2
 8001f66:	701a      	strb	r2, [r3, #0]
}
 8001f68:	e2b9      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NYET)
 8001f6a:	78fb      	ldrb	r3, [r7, #3]
 8001f6c:	015a      	lsls	r2, r3, #5
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d035      	beq.n	8001fec <HCD_HC_OUT_IRQHandler+0x17e>
    hhcd->hc[chnum].state = HC_NYET;
 8001f80:	78fa      	ldrb	r2, [r7, #3]
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3349      	adds	r3, #73	; 0x49
 8001f90:	2204      	movs	r2, #4
 8001f92:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt= 0U;
 8001f94:	78fa      	ldrb	r2, [r7, #3]
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3344      	adds	r3, #68	; 0x44
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	015a      	lsls	r2, r3, #5
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	4413      	add	r3, r2
 8001fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	015a      	lsls	r2, r3, #5
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f043 0302 	orr.w	r3, r3, #2
 8001fc8:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	78fa      	ldrb	r2, [r7, #3]
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 fe2e 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	015a      	lsls	r2, r3, #5
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	2340      	movs	r3, #64	; 0x40
 8001fe8:	6093      	str	r3, [r2, #8]
}
 8001fea:	e278      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_FRMOR)
 8001fec:	78fb      	ldrb	r3, [r7, #3]
 8001fee:	015a      	lsls	r2, r3, #5
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d022      	beq.n	8002048 <HCD_HC_OUT_IRQHandler+0x1da>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002002:	78fb      	ldrb	r3, [r7, #3]
 8002004:	015a      	lsls	r2, r3, #5
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	4413      	add	r3, r2
 800200a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800200e:	4619      	mov	r1, r3
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	015a      	lsls	r2, r3, #5
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	f043 0302 	orr.w	r3, r3, #2
 8002022:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	78fa      	ldrb	r2, [r7, #3]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f003 fe01 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002032:	78fb      	ldrb	r3, [r7, #3]
 8002034:	015a      	lsls	r2, r3, #5
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4413      	add	r3, r2
 800203a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800203e:	461a      	mov	r2, r3
 8002040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002044:	6093      	str	r3, [r2, #8]
}
 8002046:	e24a      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_XFRC)
 8002048:	78fb      	ldrb	r3, [r7, #3]
 800204a:	015a      	lsls	r2, r3, #5
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4413      	add	r3, r2
 8002050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d035      	beq.n	80020ca <HCD_HC_OUT_IRQHandler+0x25c>
    hhcd->hc[chnum].ErrCnt = 0U;
 800205e:	78fa      	ldrb	r2, [r7, #3]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	440b      	add	r3, r1
 800206c:	3344      	adds	r3, #68	; 0x44
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002072:	78fb      	ldrb	r3, [r7, #3]
 8002074:	015a      	lsls	r2, r3, #5
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4413      	add	r3, r2
 800207a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800207e:	4619      	mov	r1, r3
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	015a      	lsls	r2, r3, #5
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4413      	add	r3, r2
 8002088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	f043 0302 	orr.w	r3, r3, #2
 8002092:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f003 fdc9 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	015a      	lsls	r2, r3, #5
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4413      	add	r3, r2
 80020aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ae:	461a      	mov	r2, r3
 80020b0:	2301      	movs	r3, #1
 80020b2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	440b      	add	r3, r1
 80020c2:	3349      	adds	r3, #73	; 0x49
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
}
 80020c8:	e209      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_STALL)
 80020ca:	78fb      	ldrb	r3, [r7, #3]
 80020cc:	015a      	lsls	r2, r3, #5
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	4413      	add	r3, r2
 80020d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d02b      	beq.n	8002138 <HCD_HC_OUT_IRQHandler+0x2ca>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	015a      	lsls	r2, r3, #5
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4413      	add	r3, r2
 80020e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ec:	461a      	mov	r2, r3
 80020ee:	2308      	movs	r3, #8
 80020f0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 80020f2:	78fb      	ldrb	r3, [r7, #3]
 80020f4:	015a      	lsls	r2, r3, #5
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4413      	add	r3, r2
 80020fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020fe:	4619      	mov	r1, r3
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	015a      	lsls	r2, r3, #5
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4413      	add	r3, r2
 8002108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f043 0302 	orr.w	r3, r3, #2
 8002112:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	78fa      	ldrb	r2, [r7, #3]
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f003 fd89 	bl	8005c34 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_STALL;
 8002122:	78fa      	ldrb	r2, [r7, #3]
 8002124:	6879      	ldr	r1, [r7, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	440b      	add	r3, r1
 8002130:	3349      	adds	r3, #73	; 0x49
 8002132:	2205      	movs	r2, #5
 8002134:	701a      	strb	r2, [r3, #0]
}
 8002136:	e1d2      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_NAK)
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4413      	add	r3, r2
 8002140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d035      	beq.n	80021ba <HCD_HC_OUT_IRQHandler+0x34c>
    hhcd->hc[chnum].ErrCnt = 0U;
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	440b      	add	r3, r1
 800215c:	3344      	adds	r3, #68	; 0x44
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	015a      	lsls	r2, r3, #5
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4413      	add	r3, r2
 800216a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800216e:	4619      	mov	r1, r3
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	015a      	lsls	r2, r3, #5
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4413      	add	r3, r2
 8002178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f043 0302 	orr.w	r3, r3, #2
 8002182:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f003 fd51 	bl	8005c34 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_NAK;
 8002192:	78fa      	ldrb	r2, [r7, #3]
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	4613      	mov	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	440b      	add	r3, r1
 80021a0:	3349      	adds	r3, #73	; 0x49
 80021a2:	2203      	movs	r2, #3
 80021a4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	015a      	lsls	r2, r3, #5
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4413      	add	r3, r2
 80021ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b2:	461a      	mov	r2, r3
 80021b4:	2310      	movs	r3, #16
 80021b6:	6093      	str	r3, [r2, #8]
}
 80021b8:	e191      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_TXERR)
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	015a      	lsls	r2, r3, #5
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4413      	add	r3, r2
 80021c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d02b      	beq.n	8002228 <HCD_HC_OUT_IRQHandler+0x3ba>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum); 
 80021d0:	78fb      	ldrb	r3, [r7, #3]
 80021d2:	015a      	lsls	r2, r3, #5
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021dc:	4619      	mov	r1, r3
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4413      	add	r3, r2
 80021e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f003 fd1a 	bl	8005c34 <USB_HC_Halt>
    hhcd->hc[chnum].state = HC_XACTERR;
 8002200:	78fa      	ldrb	r2, [r7, #3]
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	4613      	mov	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	440b      	add	r3, r1
 800220e:	3349      	adds	r3, #73	; 0x49
 8002210:	2206      	movs	r2, #6
 8002212:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002214:	78fb      	ldrb	r3, [r7, #3]
 8002216:	015a      	lsls	r2, r3, #5
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	4413      	add	r3, r2
 800221c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002220:	461a      	mov	r2, r3
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	6093      	str	r3, [r2, #8]
}
 8002226:	e15a      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_DTERR)
 8002228:	78fb      	ldrb	r3, [r7, #3]
 800222a:	015a      	lsls	r2, r3, #5
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4413      	add	r3, r2
 8002230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223a:	2b00      	cmp	r3, #0
 800223c:	d035      	beq.n	80022aa <HCD_HC_OUT_IRQHandler+0x43c>
    __HAL_HCD_UNMASK_HALT_HC_INT(chnum);
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	015a      	lsls	r2, r3, #5
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4413      	add	r3, r2
 8002246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800224a:	4619      	mov	r1, r3
 800224c:	78fb      	ldrb	r3, [r7, #3]
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4413      	add	r3, r2
 8002254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	f043 0302 	orr.w	r3, r3, #2
 800225e:	60cb      	str	r3, [r1, #12]
    USB_HC_Halt(hhcd->Instance, chnum);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	78fa      	ldrb	r2, [r7, #3]
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f003 fce3 	bl	8005c34 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	015a      	lsls	r2, r3, #5
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	4413      	add	r3, r2
 8002276:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800227a:	461a      	mov	r2, r3
 800227c:	2310      	movs	r3, #16
 800227e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002280:	78fb      	ldrb	r3, [r7, #3]
 8002282:	015a      	lsls	r2, r3, #5
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4413      	add	r3, r2
 8002288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800228c:	461a      	mov	r2, r3
 800228e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002292:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	3349      	adds	r3, #73	; 0x49
 80022a4:	2208      	movs	r2, #8
 80022a6:	701a      	strb	r2, [r3, #0]
}
 80022a8:	e119      	b.n	80024de <HCD_HC_OUT_IRQHandler+0x670>
  else if ((USBx_HC(chnum)->HCINT) &  USB_OTG_HCINT_CHH)
 80022aa:	78fb      	ldrb	r3, [r7, #3]
 80022ac:	015a      	lsls	r2, r3, #5
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4413      	add	r3, r2
 80022b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 810e 	beq.w	80024de <HCD_HC_OUT_IRQHandler+0x670>
    __HAL_HCD_MASK_HALT_HC_INT(chnum);
 80022c2:	78fb      	ldrb	r3, [r7, #3]
 80022c4:	015a      	lsls	r2, r3, #5
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4413      	add	r3, r2
 80022ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ce:	4619      	mov	r1, r3
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	015a      	lsls	r2, r3, #5
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4413      	add	r3, r2
 80022d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	f023 0302 	bic.w	r3, r3, #2
 80022e2:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[chnum].state == HC_XFRC)
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	440b      	add	r3, r1
 80022f2:	3349      	adds	r3, #73	; 0x49
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d12c      	bne.n	8002354 <HCD_HC_OUT_IRQHandler+0x4e6>
      hhcd->hc[chnum].urb_state  = URB_DONE;
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	440b      	add	r3, r1
 8002308:	3348      	adds	r3, #72	; 0x48
 800230a:	2201      	movs	r2, #1
 800230c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ep_type == EP_TYPE_BULK)
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	440b      	add	r3, r1
 800231c:	332b      	adds	r3, #43	; 0x2b
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b02      	cmp	r3, #2
 8002322:	f040 80c5 	bne.w	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
        hhcd->hc[chnum].toggle_out ^= 1U;
 8002326:	78fa      	ldrb	r2, [r7, #3]
 8002328:	78f9      	ldrb	r1, [r7, #3]
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4403      	add	r3, r0
 8002336:	333d      	adds	r3, #61	; 0x3d
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	f083 0301 	eor.w	r3, r3, #1
 800233e:	b2d8      	uxtb	r0, r3
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	440b      	add	r3, r1
 800234c:	333d      	adds	r3, #61	; 0x3d
 800234e:	4602      	mov	r2, r0
 8002350:	701a      	strb	r2, [r3, #0]
 8002352:	e0ad      	b.n	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002354:	78fa      	ldrb	r2, [r7, #3]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	4413      	add	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	440b      	add	r3, r1
 8002362:	3349      	adds	r3, #73	; 0x49
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b03      	cmp	r3, #3
 8002368:	d10a      	bne.n	8002380 <HCD_HC_OUT_IRQHandler+0x512>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	440b      	add	r3, r1
 8002378:	3348      	adds	r3, #72	; 0x48
 800237a:	2202      	movs	r2, #2
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e097      	b.n	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	3349      	adds	r3, #73	; 0x49
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b04      	cmp	r3, #4
 8002394:	d114      	bne.n	80023c0 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002396:	78fa      	ldrb	r2, [r7, #3]
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	4613      	mov	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	440b      	add	r3, r1
 80023a4:	3348      	adds	r3, #72	; 0x48
 80023a6:	2202      	movs	r2, #2
 80023a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].do_ping = 0U;
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	440b      	add	r3, r1
 80023b8:	3329      	adds	r3, #41	; 0x29
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]
 80023be:	e077      	b.n	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	440b      	add	r3, r1
 80023ce:	3349      	adds	r3, #73	; 0x49
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b05      	cmp	r3, #5
 80023d4:	d10a      	bne.n	80023ec <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	3348      	adds	r3, #72	; 0x48
 80023e6:	2205      	movs	r2, #5
 80023e8:	701a      	strb	r2, [r3, #0]
 80023ea:	e061      	b.n	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	4613      	mov	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	440b      	add	r3, r1
 80023fa:	3349      	adds	r3, #73	; 0x49
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d00a      	beq.n	8002418 <HCD_HC_OUT_IRQHandler+0x5aa>
            (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	440b      	add	r3, r1
 8002410:	3349      	adds	r3, #73	; 0x49
 8002412:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002414:	2b08      	cmp	r3, #8
 8002416:	d14b      	bne.n	80024b0 <HCD_HC_OUT_IRQHandler+0x642>
      if(hhcd->hc[chnum].ErrCnt++ > 3U)
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	440b      	add	r3, r1
 8002426:	3344      	adds	r3, #68	; 0x44
 8002428:	6819      	ldr	r1, [r3, #0]
 800242a:	1c48      	adds	r0, r1, #1
 800242c:	687c      	ldr	r4, [r7, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	4423      	add	r3, r4
 8002438:	3344      	adds	r3, #68	; 0x44
 800243a:	6018      	str	r0, [r3, #0]
 800243c:	2903      	cmp	r1, #3
 800243e:	d914      	bls.n	800246a <HCD_HC_OUT_IRQHandler+0x5fc>
        hhcd->hc[chnum].ErrCnt = 0U;
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	440b      	add	r3, r1
 800244e:	3344      	adds	r3, #68	; 0x44
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	440b      	add	r3, r1
 8002462:	3348      	adds	r3, #72	; 0x48
 8002464:	2204      	movs	r2, #4
 8002466:	701a      	strb	r2, [r3, #0]
 8002468:	e009      	b.n	800247e <HCD_HC_OUT_IRQHandler+0x610>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800246a:	78fa      	ldrb	r2, [r7, #3]
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	440b      	add	r3, r1
 8002478:	3348      	adds	r3, #72	; 0x48
 800247a:	2202      	movs	r2, #2
 800247c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(chnum)->HCCHAR;
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	015a      	lsls	r2, r3, #5
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4413      	add	r3, r2
 8002486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002494:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800249c:	60bb      	str	r3, [r7, #8]
      USBx_HC(chnum)->HCCHAR = tmpreg;
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	015a      	lsls	r2, r3, #5
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	4413      	add	r3, r2
 80024a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024aa:	461a      	mov	r2, r3
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024bc:	461a      	mov	r2, r3
 80024be:	2302      	movs	r3, #2
 80024c0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	440b      	add	r3, r1
 80024d0:	3348      	adds	r3, #72	; 0x48
 80024d2:	781a      	ldrb	r2, [r3, #0]
 80024d4:	78fb      	ldrb	r3, [r7, #3]
 80024d6:	4619      	mov	r1, r3
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f00e ffd9 	bl	8011490 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd90      	pop	{r4, r7, pc}
	...

080024e8 <HCD_RXQLVL_IRQHandler>:
  * @brief  This function handles Rx Queue Level interrupt requests.
  * @param  hhcd: HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler  (HCD_HandleTypeDef *hhcd)
{
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b089      	sub	sp, #36	; 0x24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	61fb      	str	r3, [r7, #28]
  uint8_t                       channelnum =0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	76fb      	strb	r3, [r7, #27]
  uint32_t                      pktsts;
  uint32_t                      pktcnt; 
  uint32_t                      temp = 0U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg = 0U;
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
  
  temp = hhcd->Instance->GRXSTSP;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	617b      	str	r3, [r7, #20]
  channelnum = temp &  USB_OTG_GRXSTSP_EPNUM;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	b2db      	uxtb	r3, r3
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	76fb      	strb	r3, [r7, #27]
  pktsts = (temp &  USB_OTG_GRXSTSP_PKTSTS) >> 17U;
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	0c5b      	lsrs	r3, r3, #17
 8002518:	f003 030f 	and.w	r3, r3, #15
 800251c:	60fb      	str	r3, [r7, #12]
  pktcnt = (temp &  USB_OTG_GRXSTSP_BCNT) >> 4U;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	091b      	lsrs	r3, r3, #4
 8002522:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002526:	60bb      	str	r3, [r7, #8]
  
  switch (pktsts)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d003      	beq.n	8002536 <HCD_RXQLVL_IRQHandler+0x4e>
 800252e:	2b05      	cmp	r3, #5
 8002530:	f000 8087 	beq.w	8002642 <HCD_RXQLVL_IRQHandler+0x15a>
    break;
  
  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8002534:	e088      	b.n	8002648 <HCD_RXQLVL_IRQHandler+0x160>
    if ((pktcnt > 0U) && (hhcd->hc[channelnum].xfer_buff != (void  *)0U))
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 8084 	beq.w	8002646 <HCD_RXQLVL_IRQHandler+0x15e>
 800253e:	7efb      	ldrb	r3, [r7, #27]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	4613      	mov	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	440b      	add	r3, r1
 800254e:	3308      	adds	r3, #8
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d077      	beq.n	8002646 <HCD_RXQLVL_IRQHandler+0x15e>
      USB_ReadPacket(hhcd->Instance, hhcd->hc[channelnum].xfer_buff, pktcnt);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	7efb      	ldrb	r3, [r7, #27]
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	440b      	add	r3, r1
 800256a:	3308      	adds	r3, #8
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	b292      	uxth	r2, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f002 ffdb 	bl	800552e <USB_ReadPacket>
      hhcd->hc[channelnum].xfer_buff += pktcnt;
 8002578:	7efc      	ldrb	r4, [r7, #27]
 800257a:	7efb      	ldrb	r3, [r7, #27]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	1c5a      	adds	r2, r3, #1
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	440b      	add	r3, r1
 800258a:	3308      	adds	r3, #8
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	18d1      	adds	r1, r2, r3
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	1c62      	adds	r2, r4, #1
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4403      	add	r3, r0
 80025a0:	3308      	adds	r3, #8
 80025a2:	6019      	str	r1, [r3, #0]
      hhcd->hc[channelnum].xfer_count  += pktcnt;
 80025a4:	7efa      	ldrb	r2, [r7, #27]
 80025a6:	7ef9      	ldrb	r1, [r7, #27]
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	460b      	mov	r3, r1
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4403      	add	r3, r0
 80025b4:	3338      	adds	r3, #56	; 0x38
 80025b6:	6819      	ldr	r1, [r3, #0]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	4419      	add	r1, r3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4403      	add	r3, r0
 80025c8:	3338      	adds	r3, #56	; 0x38
 80025ca:	6019      	str	r1, [r3, #0]
      if((USBx_HC(channelnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80025cc:	7efb      	ldrb	r3, [r7, #27]
 80025ce:	015a      	lsls	r2, r3, #5
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	4413      	add	r3, r2
 80025d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d8:	691a      	ldr	r2, [r3, #16]
 80025da:	4b1d      	ldr	r3, [pc, #116]	; (8002650 <HCD_RXQLVL_IRQHandler+0x168>)
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d031      	beq.n	8002646 <HCD_RXQLVL_IRQHandler+0x15e>
        tmpreg = USBx_HC(channelnum)->HCCHAR;
 80025e2:	7efb      	ldrb	r3, [r7, #27]
 80025e4:	015a      	lsls	r2, r3, #5
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	4413      	add	r3, r2
 80025ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80025f8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002600:	613b      	str	r3, [r7, #16]
        USBx_HC(channelnum)->HCCHAR = tmpreg;
 8002602:	7efb      	ldrb	r3, [r7, #27]
 8002604:	015a      	lsls	r2, r3, #5
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	4413      	add	r3, r2
 800260a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800260e:	461a      	mov	r2, r3
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	6013      	str	r3, [r2, #0]
        hhcd->hc[channelnum].toggle_in ^= 1U;
 8002614:	7efa      	ldrb	r2, [r7, #27]
 8002616:	7ef9      	ldrb	r1, [r7, #27]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	460b      	mov	r3, r1
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	4403      	add	r3, r0
 8002624:	333c      	adds	r3, #60	; 0x3c
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	f083 0301 	eor.w	r3, r3, #1
 800262c:	b2d8      	uxtb	r0, r3
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	440b      	add	r3, r1
 800263a:	333c      	adds	r3, #60	; 0x3c
 800263c:	4602      	mov	r2, r0
 800263e:	701a      	strb	r2, [r3, #0]
    break;
 8002640:	e001      	b.n	8002646 <HCD_RXQLVL_IRQHandler+0x15e>
    break;
 8002642:	bf00      	nop
 8002644:	e000      	b.n	8002648 <HCD_RXQLVL_IRQHandler+0x160>
    break;
 8002646:	bf00      	nop
  }
}
 8002648:	bf00      	nop
 800264a:	3724      	adds	r7, #36	; 0x24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd90      	pop	{r4, r7, pc}
 8002650:	1ff80000 	.word	0x1ff80000

08002654 <HCD_Port_IRQHandler>:
  * @brief  This function handles Host Port interrupt requests.
  * @param  hhcd: HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;  
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	617b      	str	r3, [r7, #20]
  __IO uint32_t hprt0 = 0, hprt0_dup = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  
  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	613b      	str	r3, [r7, #16]
  hprt0_dup = USBx_HPRT0;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]
  
  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002684:	60fb      	str	r3, [r7, #12]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  /* Check whether Port Connect Detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b02      	cmp	r3, #2
 800268e:	d113      	bne.n	80026b8 <HCD_Port_IRQHandler+0x64>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d10a      	bne.n	80026b0 <HCD_Port_IRQHandler+0x5c>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6812      	ldr	r2, [r2, #0]
 80026a2:	6992      	ldr	r2, [r2, #24]
 80026a4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80026a8:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f00e fed4 	bl	8011458 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f043 0302 	orr.w	r3, r3, #2
 80026b6:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d132      	bne.n	8002728 <HCD_Port_IRQHandler+0xd4>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f043 0308 	orr.w	r3, r3, #8
 80026c8:	60fb      	str	r3, [r7, #12]
    
    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d116      	bne.n	8002702 <HCD_Port_IRQHandler+0xae>
    {
      if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17U))
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80026da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80026de:	d106      	bne.n	80026ee <HCD_Port_IRQHandler+0x9a>
      {
        USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_6_MHZ );
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2102      	movs	r1, #2
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 f802 	bl	80056f0 <USB_InitFSLSPClkSel>
 80026ec:	e005      	b.n	80026fa <HCD_Port_IRQHandler+0xa6>
      }
      else
      {
        USB_InitFSLSPClkSel(hhcd->Instance ,HCFG_48_MHZ );
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2101      	movs	r1, #1
 80026f4:	4618      	mov	r0, r3
 80026f6:	f002 fffb 	bl	80056f0 <USB_InitFSLSPClkSel>
      }
      HAL_HCD_Connect_Callback(hhcd);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f00e feac 	bl	8011458 <HAL_HCD_Connect_Callback>
 8002700:	e012      	b.n	8002728 <HCD_Port_IRQHandler+0xd4>
    }
    else
    {
      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002708:	461a      	mov	r2, r3
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002716:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
      
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT); 
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	6992      	ldr	r2, [r2, #24]
 8002722:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002726:	619a      	str	r2, [r3, #24]
    }
  }
  
  /* Check For an over current */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	f003 0320 	and.w	r3, r3, #32
 800272e:	2b20      	cmp	r3, #32
 8002730:	d103      	bne.n	800273a <HCD_Port_IRQHandler+0xe6>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f043 0320 	orr.w	r3, r3, #32
 8002738:	60fb      	str	r3, [r7, #12]
  }
  
  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002740:	461a      	mov	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6013      	str	r3, [r2, #0]
}
 8002746:	bf00      	nop
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]
}
 800275a:	bf00      	nop
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	420e0020 	.word	0x420e0020

08002768 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 8087 	beq.w	8002890 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002782:	4b92      	ldr	r3, [pc, #584]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f003 030c 	and.w	r3, r3, #12
 800278a:	2b04      	cmp	r3, #4
 800278c:	d00c      	beq.n	80027a8 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800278e:	4b8f      	ldr	r3, [pc, #572]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 030c 	and.w	r3, r3, #12
 8002796:	2b08      	cmp	r3, #8
 8002798:	d112      	bne.n	80027c0 <HAL_RCC_OscConfig+0x58>
 800279a:	4b8c      	ldr	r3, [pc, #560]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027a6:	d10b      	bne.n	80027c0 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a8:	4b88      	ldr	r3, [pc, #544]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d06c      	beq.n	800288e <HAL_RCC_OscConfig+0x126>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d168      	bne.n	800288e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e2c5      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c8:	d106      	bne.n	80027d8 <HAL_RCC_OscConfig+0x70>
 80027ca:	4a80      	ldr	r2, [pc, #512]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027cc:	4b7f      	ldr	r3, [pc, #508]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	e02e      	b.n	8002836 <HAL_RCC_OscConfig+0xce>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10c      	bne.n	80027fa <HAL_RCC_OscConfig+0x92>
 80027e0:	4a7a      	ldr	r2, [pc, #488]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027e2:	4b7a      	ldr	r3, [pc, #488]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	4a77      	ldr	r2, [pc, #476]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027ee:	4b77      	ldr	r3, [pc, #476]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f6:	6013      	str	r3, [r2, #0]
 80027f8:	e01d      	b.n	8002836 <HAL_RCC_OscConfig+0xce>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002802:	d10c      	bne.n	800281e <HAL_RCC_OscConfig+0xb6>
 8002804:	4a71      	ldr	r2, [pc, #452]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002806:	4b71      	ldr	r3, [pc, #452]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	4a6e      	ldr	r2, [pc, #440]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002812:	4b6e      	ldr	r3, [pc, #440]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	e00b      	b.n	8002836 <HAL_RCC_OscConfig+0xce>
 800281e:	4a6b      	ldr	r2, [pc, #428]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002820:	4b6a      	ldr	r3, [pc, #424]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	4a68      	ldr	r2, [pc, #416]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800282c:	4b67      	ldr	r3, [pc, #412]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002834:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d013      	beq.n	8002866 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283e:	f7fd fd4d 	bl	80002dc <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002846:	f7fd fd49 	bl	80002dc <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b64      	cmp	r3, #100	; 0x64
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e279      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002858:	4b5c      	ldr	r3, [pc, #368]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0xde>
 8002864:	e014      	b.n	8002890 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002866:	f7fd fd39 	bl	80002dc <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800286e:	f7fd fd35 	bl	80002dc <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b64      	cmp	r3, #100	; 0x64
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e265      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002880:	4b52      	ldr	r3, [pc, #328]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1f0      	bne.n	800286e <HAL_RCC_OscConfig+0x106>
 800288c:	e000      	b.n	8002890 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800288e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d063      	beq.n	8002964 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800289c:	4b4b      	ldr	r3, [pc, #300]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00b      	beq.n	80028c0 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028a8:	4b48      	ldr	r3, [pc, #288]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 030c 	and.w	r3, r3, #12
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d11c      	bne.n	80028ee <HAL_RCC_OscConfig+0x186>
 80028b4:	4b45      	ldr	r3, [pc, #276]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d116      	bne.n	80028ee <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c0:	4b42      	ldr	r3, [pc, #264]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_RCC_OscConfig+0x170>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d001      	beq.n	80028d8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e239      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d8:	493c      	ldr	r1, [pc, #240]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80028da:	4b3c      	ldr	r3, [pc, #240]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4313      	orrs	r3, r2
 80028ea:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ec:	e03a      	b.n	8002964 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d020      	beq.n	8002938 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f6:	4b36      	ldr	r3, [pc, #216]	; (80029d0 <HAL_RCC_OscConfig+0x268>)
 80028f8:	2201      	movs	r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7fd fcee 	bl	80002dc <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002904:	f7fd fcea 	bl	80002dc <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e21a      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	4b2d      	ldr	r3, [pc, #180]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002922:	492a      	ldr	r1, [pc, #168]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002924:	4b29      	ldr	r3, [pc, #164]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
 8002936:	e015      	b.n	8002964 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002938:	4b25      	ldr	r3, [pc, #148]	; (80029d0 <HAL_RCC_OscConfig+0x268>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293e:	f7fd fccd 	bl	80002dc <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002946:	f7fd fcc9 	bl	80002dc <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e1f9      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002958:	4b1c      	ldr	r3, [pc, #112]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1f0      	bne.n	8002946 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d039      	beq.n	80029e4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d019      	beq.n	80029ac <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002978:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 800297a:	2201      	movs	r2, #1
 800297c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297e:	f7fd fcad 	bl	80002dc <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002986:	f7fd fca9 	bl	80002dc <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e1d9      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002998:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <HAL_RCC_OscConfig+0x264>)
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f000 fbc5 	bl	8003134 <RCC_Delay>
 80029aa:	e01b      	b.n	80029e4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ac:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <HAL_RCC_OscConfig+0x26c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b2:	f7fd fc93 	bl	80002dc <HAL_GetTick>
 80029b6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b8:	e00e      	b.n	80029d8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029ba:	f7fd fc8f 	bl	80002dc <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d907      	bls.n	80029d8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e1bf      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
 80029cc:	40021000 	.word	0x40021000
 80029d0:	42420000 	.word	0x42420000
 80029d4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d8:	4b9b      	ldr	r3, [pc, #620]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 80029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ea      	bne.n	80029ba <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 80a6 	beq.w	8002b3e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f2:	2300      	movs	r3, #0
 80029f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f6:	4b94      	ldr	r3, [pc, #592]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10d      	bne.n	8002a1e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	4a91      	ldr	r2, [pc, #580]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a04:	4b90      	ldr	r3, [pc, #576]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a0c:	61d3      	str	r3, [r2, #28]
 8002a0e:	4b8e      	ldr	r3, [pc, #568]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1e:	4b8b      	ldr	r3, [pc, #556]	; (8002c4c <HAL_RCC_OscConfig+0x4e4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d118      	bne.n	8002a5c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a2a:	4a88      	ldr	r2, [pc, #544]	; (8002c4c <HAL_RCC_OscConfig+0x4e4>)
 8002a2c:	4b87      	ldr	r3, [pc, #540]	; (8002c4c <HAL_RCC_OscConfig+0x4e4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a34:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a36:	f7fd fc51 	bl	80002dc <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a3e:	f7fd fc4d 	bl	80002dc <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b64      	cmp	r3, #100	; 0x64
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e17d      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a50:	4b7e      	ldr	r3, [pc, #504]	; (8002c4c <HAL_RCC_OscConfig+0x4e4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0f0      	beq.n	8002a3e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d106      	bne.n	8002a72 <HAL_RCC_OscConfig+0x30a>
 8002a64:	4a78      	ldr	r2, [pc, #480]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a66:	4b78      	ldr	r3, [pc, #480]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6213      	str	r3, [r2, #32]
 8002a70:	e02d      	b.n	8002ace <HAL_RCC_OscConfig+0x366>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10c      	bne.n	8002a94 <HAL_RCC_OscConfig+0x32c>
 8002a7a:	4a73      	ldr	r2, [pc, #460]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a7c:	4b72      	ldr	r3, [pc, #456]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	6213      	str	r3, [r2, #32]
 8002a86:	4a70      	ldr	r2, [pc, #448]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a88:	4b6f      	ldr	r3, [pc, #444]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	f023 0304 	bic.w	r3, r3, #4
 8002a90:	6213      	str	r3, [r2, #32]
 8002a92:	e01c      	b.n	8002ace <HAL_RCC_OscConfig+0x366>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	691b      	ldr	r3, [r3, #16]
 8002a98:	2b05      	cmp	r3, #5
 8002a9a:	d10c      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x34e>
 8002a9c:	4a6a      	ldr	r2, [pc, #424]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002a9e:	4b6a      	ldr	r3, [pc, #424]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	6213      	str	r3, [r2, #32]
 8002aa8:	4a67      	ldr	r2, [pc, #412]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002aaa:	4b67      	ldr	r3, [pc, #412]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6213      	str	r3, [r2, #32]
 8002ab4:	e00b      	b.n	8002ace <HAL_RCC_OscConfig+0x366>
 8002ab6:	4a64      	ldr	r2, [pc, #400]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002ab8:	4b63      	ldr	r3, [pc, #396]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	6213      	str	r3, [r2, #32]
 8002ac2:	4a61      	ldr	r2, [pc, #388]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002ac4:	4b60      	ldr	r3, [pc, #384]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f023 0304 	bic.w	r3, r3, #4
 8002acc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d015      	beq.n	8002b02 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad6:	f7fd fc01 	bl	80002dc <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ade:	f7fd fbfd 	bl	80002dc <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e12b      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af4:	4b54      	ldr	r3, [pc, #336]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ee      	beq.n	8002ade <HAL_RCC_OscConfig+0x376>
 8002b00:	e014      	b.n	8002b2c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b02:	f7fd fbeb 	bl	80002dc <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b08:	e00a      	b.n	8002b20 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b0a:	f7fd fbe7 	bl	80002dc <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e115      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b20:	4b49      	ldr	r3, [pc, #292]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1ee      	bne.n	8002b0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d105      	bne.n	8002b3e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b32:	4a45      	ldr	r2, [pc, #276]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b34:	4b44      	ldr	r3, [pc, #272]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 808c 	beq.w	8002c60 <HAL_RCC_OscConfig+0x4f8>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002b48:	4b3f      	ldr	r3, [pc, #252]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b54:	d10e      	bne.n	8002b74 <HAL_RCC_OscConfig+0x40c>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002b56:	4b3c      	ldr	r3, [pc, #240]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d108      	bne.n	8002b74 <HAL_RCC_OscConfig+0x40c>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8002b62:	4b39      	ldr	r3, [pc, #228]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002b6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b6e:	d101      	bne.n	8002b74 <HAL_RCC_OscConfig+0x40c>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0eb      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
    }
    else
    {
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d14e      	bne.n	8002c1a <HAL_RCC_OscConfig+0x4b2>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8002b7c:	4b32      	ldr	r3, [pc, #200]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <HAL_RCC_OscConfig+0x434>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002b88:	4b2f      	ldr	r3, [pc, #188]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d001      	beq.n	8002b9c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0d7      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        }
        
        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002b9c:	4b2c      	ldr	r3, [pc, #176]	; (8002c50 <HAL_RCC_OscConfig+0x4e8>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba2:	f7fd fb9b 	bl	80002dc <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002baa:	f7fd fb97 	bl	80002dc <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b64      	cmp	r3, #100	; 0x64
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e0c7      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002bbc:	4b22      	ldr	r3, [pc, #136]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1f0      	bne.n	8002baa <HAL_RCC_OscConfig+0x442>
          }
        }
        
        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8002bc8:	491f      	ldr	r1, [pc, #124]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002bca:	4b1f      	ldr	r3, [pc, #124]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8002bda:	491b      	ldr	r1, [pc, #108]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002bdc:	4b1a      	ldr	r3, [pc, #104]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be8:	4313      	orrs	r3, r2
 8002bea:	62cb      	str	r3, [r1, #44]	; 0x2c
        
        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8002bec:	4b18      	ldr	r3, [pc, #96]	; (8002c50 <HAL_RCC_OscConfig+0x4e8>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7fd fb73 	bl	80002dc <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x4a4>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002bfa:	f7fd fb6f 	bl	80002dc <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b64      	cmp	r3, #100	; 0x64
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e09f      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0f0      	beq.n	8002bfa <HAL_RCC_OscConfig+0x492>
 8002c18:	e022      	b.n	8002c60 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
       /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002c1a:	4a0b      	ldr	r2, [pc, #44]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002c1c:	4b0a      	ldr	r3, [pc, #40]	; (8002c48 <HAL_RCC_OscConfig+0x4e0>)
 8002c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c24:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <HAL_RCC_OscConfig+0x4e8>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2c:	f7fd fb56 	bl	80002dc <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002c32:	e00f      	b.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002c34:	f7fd fb52 	bl	80002dc <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b64      	cmp	r3, #100	; 0x64
 8002c40:	d908      	bls.n	8002c54 <HAL_RCC_OscConfig+0x4ec>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e082      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	40007000 	.word	0x40007000
 8002c50:	42420068 	.word	0x42420068
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002c54:	4b3f      	ldr	r3, [pc, #252]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1e9      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4cc>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d070      	beq.n	8002d4a <HAL_RCC_OscConfig+0x5e2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c68:	4b3a      	ldr	r3, [pc, #232]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 030c 	and.w	r3, r3, #12
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d068      	beq.n	8002d46 <HAL_RCC_OscConfig+0x5de>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d14d      	bne.n	8002d18 <HAL_RCC_OscConfig+0x5b0>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7c:	4b36      	ldr	r3, [pc, #216]	; (8002d58 <HAL_RCC_OscConfig+0x5f0>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c82:	f7fd fb2b 	bl	80002dc <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x534>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c8a:	f7fd fb27 	bl	80002dc <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x534>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e057      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c9c:	4b2d      	ldr	r3, [pc, #180]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1f0      	bne.n	8002c8a <HAL_RCC_OscConfig+0x522>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cb0:	d10f      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x56a>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
          
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8002cb2:	4928      	ldr	r1, [pc, #160]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cb4:	4b27      	ldr	r3, [pc, #156]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cc0:	4924      	ldr	r1, [pc, #144]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cc2:	4b24      	ldr	r3, [pc, #144]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc6:	f023 020f 	bic.w	r2, r3, #15
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cd2:	4820      	ldr	r0, [pc, #128]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cd4:	4b1f      	ldr	r3, [pc, #124]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cea:	4b1b      	ldr	r3, [pc, #108]	; (8002d58 <HAL_RCC_OscConfig+0x5f0>)
 8002cec:	2201      	movs	r2, #1
 8002cee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf0:	f7fd faf4 	bl	80002dc <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x5a2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cf8:	f7fd faf0 	bl	80002dc <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x5a2>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e020      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0f0      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x590>
 8002d16:	e018      	b.n	8002d4a <HAL_RCC_OscConfig+0x5e2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d18:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <HAL_RCC_OscConfig+0x5f0>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fd fadd 	bl	80002dc <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fd fad9 	bl	80002dc <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e009      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <HAL_RCC_OscConfig+0x5ec>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d1f0      	bne.n	8002d26 <HAL_RCC_OscConfig+0x5be>
 8002d44:	e001      	b.n	8002d4a <HAL_RCC_OscConfig+0x5e2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <HAL_RCC_OscConfig+0x5e4>
    }
  }
  
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3718      	adds	r7, #24
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40021000 	.word	0x40021000
 8002d58:	42420060 	.word	0x42420060

08002d5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002d6a:	4b72      	ldr	r3, [pc, #456]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0207 	and.w	r2, r3, #7
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d210      	bcs.n	8002d9a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d78:	496e      	ldr	r1, [pc, #440]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002d7a:	4b6e      	ldr	r3, [pc, #440]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 0207 	bic.w	r2, r3, #7
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d88:	4b6a      	ldr	r3, [pc, #424]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0207 	and.w	r2, r3, #7
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d001      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e0c8      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d008      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da6:	4964      	ldr	r1, [pc, #400]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002da8:	4b63      	ldr	r3, [pc, #396]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d06a      	beq.n	8002e9a <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d107      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dcc:	4b5a      	ldr	r3, [pc, #360]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d115      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e0a7      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d107      	bne.n	8002df4 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de4:	4b54      	ldr	r3, [pc, #336]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d109      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e09b      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df4:	4b50      	ldr	r3, [pc, #320]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e093      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e04:	494c      	ldr	r1, [pc, #304]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002e06:	4b4c      	ldr	r3, [pc, #304]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f023 0203 	bic.w	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e16:	f7fd fa61 	bl	80002dc <HAL_GetTick>
 8002e1a:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d112      	bne.n	8002e4a <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e24:	e00a      	b.n	8002e3c <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e26:	f7fd fa59 	bl	80002dc <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e077      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e3c:	4b3e      	ldr	r3, [pc, #248]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 030c 	and.w	r3, r3, #12
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d1ee      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xca>
 8002e48:	e027      	b.n	8002e9a <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d11d      	bne.n	8002e8e <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e54:	f7fd fa42 	bl	80002dc <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e060      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e6a:	4b33      	ldr	r3, [pc, #204]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d1ee      	bne.n	8002e54 <HAL_RCC_ClockConfig+0xf8>
 8002e76:	e010      	b.n	8002e9a <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e78:	f7fd fa30 	bl	80002dc <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e04e      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e8e:	4b2a      	ldr	r3, [pc, #168]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1ee      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002e9a:	4b26      	ldr	r3, [pc, #152]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0207 	and.w	r2, r3, #7
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d910      	bls.n	8002eca <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea8:	4922      	ldr	r1, [pc, #136]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002eaa:	4b22      	ldr	r3, [pc, #136]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 0207 	bic.w	r2, r3, #7
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002eb8:	4b1e      	ldr	r3, [pc, #120]	; (8002f34 <HAL_RCC_ClockConfig+0x1d8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0207 	and.w	r2, r3, #7
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d001      	beq.n	8002eca <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e030      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d008      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed6:	4918      	ldr	r1, [pc, #96]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002ed8:	4b17      	ldr	r3, [pc, #92]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d009      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ef4:	4910      	ldr	r1, [pc, #64]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002ef6:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	4313      	orrs	r3, r2
 8002f06:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f08:	f000 f81c 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8002f0c:	4601      	mov	r1, r0
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <HAL_RCC_ClockConfig+0x1dc>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	4a08      	ldr	r2, [pc, #32]	; (8002f3c <HAL_RCC_ClockConfig+0x1e0>)
 8002f1a:	5cd3      	ldrb	r3, [r2, r3]
 8002f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8002f20:	4a07      	ldr	r2, [pc, #28]	; (8002f40 <HAL_RCC_ClockConfig+0x1e4>)
 8002f22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002f24:	2000      	movs	r0, #0
 8002f26:	f00e f8e3 	bl	80110f0 <HAL_InitTick>
  
  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40022000 	.word	0x40022000
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	08015e4c 	.word	0x08015e4c
 8002f40:	20000170 	.word	0x20000170

08002f44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f44:	b490      	push	{r4, r7}
 8002f46:	b090      	sub	sp, #64	; 0x40
 8002f48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8002f4a:	4b43      	ldr	r3, [pc, #268]	; (8003058 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f4c:	f107 0414 	add.w	r4, r7, #20
 8002f50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f52:	c407      	stmia	r4!, {r0, r1, r2}
 8002f54:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8002f56:	4b41      	ldr	r3, [pc, #260]	; (800305c <HAL_RCC_GetSysClockFreq+0x118>)
 8002f58:	1d3c      	adds	r4, r7, #4
 8002f5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
 8002f64:	2300      	movs	r3, #0
 8002f66:	633b      	str	r3, [r7, #48]	; 0x30
 8002f68:	2300      	movs	r3, #0
 8002f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8002f74:	2300      	movs	r3, #0
 8002f76:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f78:	2300      	movs	r3, #0
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002f7c:	4b38      	ldr	r3, [pc, #224]	; (8003060 <HAL_RCC_GetSysClockFreq+0x11c>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f84:	f003 030c 	and.w	r3, r3, #12
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d002      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x4e>
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d003      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0x54>
 8002f90:	e058      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x100>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f92:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HAL_RCC_GetSysClockFreq+0x120>)
 8002f94:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f96:	e058      	b.n	800304a <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f9a:	0c9b      	lsrs	r3, r3, #18
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002fa4:	4413      	add	r3, r2
 8002fa6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002faa:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d03e      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0xf0>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8002fb6:	4b2a      	ldr	r3, [pc, #168]	; (8003060 <HAL_RCC_GetSysClockFreq+0x11c>)
 8002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8002fc8:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8002fca:	4b25      	ldr	r3, [pc, #148]	; (8003060 <HAL_RCC_GetSysClockFreq+0x11c>)
 8002fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01c      	beq.n	8003010 <HAL_RCC_GetSysClockFreq+0xcc>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8002fd6:	4b22      	ldr	r3, [pc, #136]	; (8003060 <HAL_RCC_GetSysClockFreq+0x11c>)
 8002fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	f003 030f 	and.w	r3, r3, #15
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8002fe4:	4b1e      	ldr	r3, [pc, #120]	; (8003060 <HAL_RCC_GetSysClockFreq+0x11c>)
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	0a1b      	lsrs	r3, r3, #8
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	3302      	adds	r3, #2
 8002ff0:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 8002ff2:	4a1c      	ldr	r2, [pc, #112]	; (8003064 <HAL_RCC_GetSysClockFreq+0x120>)
 8002ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ffc:	fb02 f203 	mul.w	r2, r2, r3
 8003000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003002:	fbb2 f3f3 	udiv	r3, r2, r3
 8003006:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003008:	fb02 f303 	mul.w	r3, r2, r3
 800300c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800300e:	e007      	b.n	8003020 <HAL_RCC_GetSysClockFreq+0xdc>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8003010:	4a14      	ldr	r2, [pc, #80]	; (8003064 <HAL_RCC_GetSysClockFreq+0x120>)
 8003012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003014:	fbb2 f3f3 	udiv	r3, r2, r3
 8003018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        
        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003020:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003024:	461a      	mov	r2, r3
 8003026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003028:	429a      	cmp	r2, r3
 800302a:	d108      	bne.n	800303e <HAL_RCC_GetSysClockFreq+0xfa>
        {
            pllclk = pllclk / 2;
 800302c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800302e:	085b      	lsrs	r3, r3, #1
 8003030:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003032:	e004      	b.n	800303e <HAL_RCC_GetSysClockFreq+0xfa>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003036:	4a0c      	ldr	r2, [pc, #48]	; (8003068 <HAL_RCC_GetSysClockFreq+0x124>)
 8003038:	fb02 f303 	mul.w	r3, r2, r3
 800303c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 800303e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003040:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003042:	e002      	b.n	800304a <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_RCC_GetSysClockFreq+0x128>)
 8003046:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003048:	bf00      	nop
    }
  }
  return sysclockfreq;
 800304a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800304c:	4618      	mov	r0, r3
 800304e:	3740      	adds	r7, #64	; 0x40
 8003050:	46bd      	mov	sp, r7
 8003052:	bc90      	pop	{r4, r7}
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	080154bc 	.word	0x080154bc
 800305c:	080154cc 	.word	0x080154cc
 8003060:	40021000 	.word	0x40021000
 8003064:	017d7840 	.word	0x017d7840
 8003068:	003d0900 	.word	0x003d0900
 800306c:	007a1200 	.word	0x007a1200

08003070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003074:	4b02      	ldr	r3, [pc, #8]	; (8003080 <HAL_RCC_GetHCLKFreq+0x10>)
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr
 8003080:	20000170 	.word	0x20000170

08003084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003088:	f7ff fff2 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 800308c:	4601      	mov	r1, r0
 800308e:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	0a1b      	lsrs	r3, r3, #8
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	4a03      	ldr	r2, [pc, #12]	; (80030a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800309a:	5cd3      	ldrb	r3, [r2, r3]
 800309c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80030a0:	4618      	mov	r0, r3
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	40021000 	.word	0x40021000
 80030a8:	08015e5c 	.word	0x08015e5c

080030ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030b0:	f7ff ffde 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 80030b4:	4601      	mov	r1, r0
 80030b6:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	0adb      	lsrs	r3, r3, #11
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	4a03      	ldr	r2, [pc, #12]	; (80030d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030c2:	5cd3      	ldrb	r3, [r2, r3]
 80030c4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80030c8:	4618      	mov	r0, r3
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40021000 	.word	0x40021000
 80030d0:	08015e5c 	.word	0x08015e5c

080030d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	220f      	movs	r2, #15
 80030e2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <HAL_RCC_GetClockConfig+0x58>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 0203 	and.w	r2, r3, #3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80030f0:	4b0e      	ldr	r3, [pc, #56]	; (800312c <HAL_RCC_GetClockConfig+0x58>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80030fc:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_RCC_GetClockConfig+0x58>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003108:	4b08      	ldr	r3, [pc, #32]	; (800312c <HAL_RCC_GetClockConfig+0x58>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	08db      	lsrs	r3, r3, #3
 800310e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003116:	4b06      	ldr	r3, [pc, #24]	; (8003130 <HAL_RCC_GetClockConfig+0x5c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0207 	and.w	r2, r3, #7
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr
 800312c:	40021000 	.word	0x40021000
 8003130:	40022000 	.word	0x40022000

08003134 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800313c:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <RCC_Delay+0x34>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a0a      	ldr	r2, [pc, #40]	; (800316c <RCC_Delay+0x38>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0a5b      	lsrs	r3, r3, #9
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	fb02 f303 	mul.w	r3, r2, r3
 800314e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003150:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	1e5a      	subs	r2, r3, #1
 8003156:	60fa      	str	r2, [r7, #12]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1f9      	bne.n	8003150 <RCC_Delay+0x1c>
}
 800315c:	bf00      	nop
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000170 	.word	0x20000170
 800316c:	10624dd3 	.word	0x10624dd3

08003170 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b088      	sub	sp, #32
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
 800317c:	2300      	movs	r3, #0
 800317e:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b00      	cmp	r3, #0
 800318e:	d07d      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003190:	2300      	movs	r3, #0
 8003192:	76fb      	strb	r3, [r7, #27]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003194:	4b8b      	ldr	r3, [pc, #556]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10d      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031a0:	4a88      	ldr	r2, [pc, #544]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80031a2:	4b88      	ldr	r3, [pc, #544]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031aa:	61d3      	str	r3, [r2, #28]
 80031ac:	4b85      	ldr	r3, [pc, #532]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b4:	60fb      	str	r3, [r7, #12]
 80031b6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80031b8:	2301      	movs	r3, #1
 80031ba:	76fb      	strb	r3, [r7, #27]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031bc:	4b82      	ldr	r3, [pc, #520]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d118      	bne.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c8:	4a7f      	ldr	r2, [pc, #508]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031ca:	4b7f      	ldr	r3, [pc, #508]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d4:	f7fd f882 	bl	80002dc <HAL_GetTick>
 80031d8:	6178      	str	r0, [r7, #20]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031da:	e008      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031dc:	f7fd f87e 	bl	80002dc <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b64      	cmp	r3, #100	; 0x64
 80031e8:	d901      	bls.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e0e5      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ee:	4b76      	ldr	r3, [pc, #472]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031fa:	4b72      	ldr	r3, [pc, #456]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003202:	613b      	str	r3, [r7, #16]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d02e      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	429a      	cmp	r2, r3
 8003216:	d027      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003218:	4b6a      	ldr	r3, [pc, #424]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003220:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003222:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003224:	2201      	movs	r2, #1
 8003226:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003228:	4b68      	ldr	r3, [pc, #416]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800322e:	4a65      	ldr	r2, [pc, #404]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d014      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323e:	f7fd f84d 	bl	80002dc <HAL_GetTick>
 8003242:	6178      	str	r0, [r7, #20]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003244:	e00a      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003246:	f7fd f849 	bl	80002dc <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	f241 3288 	movw	r2, #5000	; 0x1388
 8003254:	4293      	cmp	r3, r2
 8003256:	d901      	bls.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e0ae      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800325c:	4b59      	ldr	r3, [pc, #356]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	f003 0302 	and.w	r3, r3, #2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0ee      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003268:	4956      	ldr	r1, [pc, #344]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800326a:	4b56      	ldr	r3, [pc, #344]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4313      	orrs	r3, r2
 8003278:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800327a:	7efb      	ldrb	r3, [r7, #27]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d105      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003280:	4a50      	ldr	r2, [pc, #320]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003282:	4b50      	ldr	r3, [pc, #320]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800328a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003298:	494a      	ldr	r1, [pc, #296]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800329a:	4b4a      	ldr	r3, [pc, #296]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d008      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80032b6:	4943      	ldr	r1, [pc, #268]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032b8:	4b42      	ldr	r3, [pc, #264]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d008      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80032d4:	493b      	ldr	r1, [pc, #236]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032d6:	4b3b      	ldr	r3, [pc, #236]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032da:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80032e6:	4b37      	ldr	r3, [pc, #220]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d105      	bne.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80032f2:	4b34      	ldr	r3, [pc, #208]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80032f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80032fe:	2301      	movs	r3, #1
 8003300:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	2b01      	cmp	r3, #1
 8003306:	d148      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8003308:	4b2e      	ldr	r3, [pc, #184]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d138      	bne.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8003314:	4b2b      	ldr	r3, [pc, #172]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d009      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8003320:	4b28      	ldr	r3, [pc, #160]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 800332c:	429a      	cmp	r2, r3
 800332e:	d001      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e042      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8003334:	4923      	ldr	r1, [pc, #140]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003336:	4b23      	ldr	r3, [pc, #140]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	4313      	orrs	r3, r2
 8003344:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8003346:	491f      	ldr	r1, [pc, #124]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003348:	4b1e      	ldr	r3, [pc, #120]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800334a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334c:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	4313      	orrs	r3, r2
 8003356:	62cb      	str	r3, [r1, #44]	; 0x2c
      
      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8003358:	4b1d      	ldr	r3, [pc, #116]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335e:	f7fc ffbd 	bl	80002dc <HAL_GetTick>
 8003362:	6178      	str	r0, [r7, #20]
      
      /* Wait till PLLI2S is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003366:	f7fc ffb9 	bl	80002dc <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b64      	cmp	r3, #100	; 0x64
 8003372:	d901      	bls.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e020      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003378:	4b12      	ldr	r3, [pc, #72]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003384:	e009      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8003386:	4b0f      	ldr	r3, [pc, #60]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338a:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	429a      	cmp	r2, r3
 8003394:	d001      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
          return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e00f      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0310 	and.w	r3, r3, #16
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d008      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033a6:	4907      	ldr	r1, [pc, #28]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033a8:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3720      	adds	r7, #32
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40021000 	.word	0x40021000
 80033c8:	40007000 	.word	0x40007000
 80033cc:	42420440 	.word	0x42420440
 80033d0:	42420070 	.word	0x42420070

080033d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033d4:	b590      	push	{r4, r7, lr}
 80033d6:	b093      	sub	sp, #76	; 0x4c
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80033dc:	4ba9      	ldr	r3, [pc, #676]	; (8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80033de:	f107 0418 	add.w	r4, r7, #24
 80033e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033e4:	c407      	stmia	r4!, {r0, r1, r2}
 80033e6:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80033e8:	4ba7      	ldr	r3, [pc, #668]	; (8003688 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80033ea:	f107 0408 	add.w	r4, r7, #8
 80033ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f8:	2300      	movs	r3, #0
 80033fa:	647b      	str	r3, [r7, #68]	; 0x44
 80033fc:	2300      	movs	r3, #0
 80033fe:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	637b      	str	r3, [r7, #52]	; 0x34
 8003404:	2300      	movs	r3, #0
 8003406:	633b      	str	r3, [r7, #48]	; 0x30
 8003408:	2300      	movs	r3, #0
 800340a:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003410:	2300      	movs	r3, #0
 8003412:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3b01      	subs	r3, #1
 8003418:	2b0f      	cmp	r3, #15
 800341a:	f200 8126 	bhi.w	800366a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
 800341e:	a201      	add	r2, pc, #4	; (adr r2, 8003424 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8003420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003424:	080035e5 	.word	0x080035e5
 8003428:	0800364f 	.word	0x0800364f
 800342c:	0800366b 	.word	0x0800366b
 8003430:	08003543 	.word	0x08003543
 8003434:	0800366b 	.word	0x0800366b
 8003438:	0800366b 	.word	0x0800366b
 800343c:	0800366b 	.word	0x0800366b
 8003440:	08003595 	.word	0x08003595
 8003444:	0800366b 	.word	0x0800366b
 8003448:	0800366b 	.word	0x0800366b
 800344c:	0800366b 	.word	0x0800366b
 8003450:	0800366b 	.word	0x0800366b
 8003454:	0800366b 	.word	0x0800366b
 8003458:	0800366b 	.word	0x0800366b
 800345c:	0800366b 	.word	0x0800366b
 8003460:	08003465 	.word	0x08003465
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003464:	4b89      	ldr	r3, [pc, #548]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	62bb      	str	r3, [r7, #40]	; 0x28
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800346a:	4b88      	ldr	r3, [pc, #544]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 80fb 	beq.w	800366e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800347a:	0c9b      	lsrs	r3, r3, #18
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003484:	4413      	add	r3, r2
 8003486:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800348a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800348c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d03e      	beq.n	8003514 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003496:	4b7d      	ldr	r3, [pc, #500]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80034a2:	4413      	add	r3, r2
 80034a4:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80034a8:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80034aa:	4b78      	ldr	r3, [pc, #480]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d01c      	beq.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80034b6:	4b75      	ldr	r3, [pc, #468]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	091b      	lsrs	r3, r3, #4
 80034bc:	f003 030f 	and.w	r3, r3, #15
 80034c0:	3301      	adds	r3, #1
 80034c2:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80034c4:	4b71      	ldr	r3, [pc, #452]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80034c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c8:	0a1b      	lsrs	r3, r3, #8
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	3302      	adds	r3, #2
 80034d0:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80034d2:	4a6f      	ldr	r2, [pc, #444]	; (8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80034d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034dc:	fb02 f203 	mul.w	r2, r2, r3
 80034e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034e8:	fb02 f303 	mul.w	r3, r2, r3
 80034ec:	647b      	str	r3, [r7, #68]	; 0x44
 80034ee:	e007      	b.n	8003500 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80034f0:	4a67      	ldr	r2, [pc, #412]	; (8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80034f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
 80034fe:	647b      	str	r3, [r7, #68]	; 0x44
          }
          
          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003500:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003504:	461a      	mov	r2, r3
 8003506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003508:	429a      	cmp	r2, r3
 800350a:	d108      	bne.n	800351e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
              pllclk = pllclk / 2;
 800350c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800350e:	085b      	lsrs	r3, r3, #1
 8003510:	647b      	str	r3, [r7, #68]	; 0x44
 8003512:	e004      	b.n	800351e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003516:	4a5f      	ldr	r2, [pc, #380]	; (8003694 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8003518:	fb02 f303 	mul.w	r3, r2, r3
 800351c:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 800351e:	4b5b      	ldr	r3, [pc, #364]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800352a:	d102      	bne.n	8003532 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */ 
          frequency = pllclk;
 800352c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800352e:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8003530:	e09d      	b.n	800366e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          frequency = (2 * pllclk) / 3;
 8003532:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4a58      	ldr	r2, [pc, #352]	; (8003698 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8003538:	fba2 2303 	umull	r2, r3, r2, r3
 800353c:	085b      	lsrs	r3, r3, #1
 800353e:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003540:	e095      	b.n	800366e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8003542:	4b52      	ldr	r3, [pc, #328]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d103      	bne.n	8003556 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 800354e:	f7ff fcf9 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8003552:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003554:	e08d      	b.n	8003672 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8003556:	4b4d      	ldr	r3, [pc, #308]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 8087 	beq.w	8003672 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003564:	4b49      	ldr	r3, [pc, #292]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	091b      	lsrs	r3, r3, #4
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	3301      	adds	r3, #1
 8003570:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8003572:	4b46      	ldr	r3, [pc, #280]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003576:	0b1b      	lsrs	r3, r3, #12
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	3302      	adds	r3, #2
 800357e:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8003580:	4a43      	ldr	r2, [pc, #268]	; (8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8003582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003584:	fbb2 f3f3 	udiv	r3, r2, r3
 8003588:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800358a:	fb02 f303 	mul.w	r3, r2, r3
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003592:	e06e      	b.n	8003672 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8003594:	4b3d      	ldr	r3, [pc, #244]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d103      	bne.n	80035a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80035a0:	f7ff fcd0 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 80035a4:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80035a6:	e066      	b.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80035a8:	4b38      	ldr	r3, [pc, #224]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d060      	beq.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80035b4:	4b35      	ldr	r3, [pc, #212]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	091b      	lsrs	r3, r3, #4
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3301      	adds	r3, #1
 80035c0:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80035c2:	4b32      	ldr	r3, [pc, #200]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	0b1b      	lsrs	r3, r3, #12
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	3302      	adds	r3, #2
 80035ce:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80035d0:	4a2f      	ldr	r2, [pc, #188]	; (8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80035d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035da:	fb02 f303 	mul.w	r3, r2, r3
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80035e2:	e048      	b.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80035e4:	4b29      	ldr	r3, [pc, #164]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80035ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035f4:	d108      	bne.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 80035f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 8003600:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003604:	643b      	str	r3, [r7, #64]	; 0x40
 8003606:	e021      	b.n	800364c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003612:	d109      	bne.n	8003628 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 8003620:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003624:	643b      	str	r3, [r7, #64]	; 0x40
 8003626:	e011      	b.n	800364c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800362e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003632:	d108      	bne.n	8003646 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8003634:	4b15      	ldr	r3, [pc, #84]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
      {
        frequency = HSE_VALUE / 128U;
 8003640:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8003642:	643b      	str	r3, [r7, #64]	; 0x40
 8003644:	e002      	b.n	800364c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8003646:	2300      	movs	r3, #0
 8003648:	643b      	str	r3, [r7, #64]	; 0x40
      }
      break;
 800364a:	e015      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 800364c:	e014      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800364e:	f7ff fd2d 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 8003652:	4602      	mov	r2, r0
 8003654:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	0b9b      	lsrs	r3, r3, #14
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	3301      	adds	r3, #1
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	fbb2 f3f3 	udiv	r3, r2, r3
 8003666:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003668:	e006      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
  default: 
    {
      break;
 800366a:	bf00      	nop
 800366c:	e004      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 800366e:	bf00      	nop
 8003670:	e002      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8003672:	bf00      	nop
 8003674:	e000      	b.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8003676:	bf00      	nop
    }
  }
  return(frequency);
 8003678:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800367a:	4618      	mov	r0, r3
 800367c:	374c      	adds	r7, #76	; 0x4c
 800367e:	46bd      	mov	sp, r7
 8003680:	bd90      	pop	{r4, r7, pc}
 8003682:	bf00      	nop
 8003684:	080154dc 	.word	0x080154dc
 8003688:	080154ec 	.word	0x080154ec
 800368c:	40021000 	.word	0x40021000
 8003690:	017d7840 	.word	0x017d7840
 8003694:	003d0900 	.word	0x003d0900
 8003698:	aaaaaaab 	.word	0xaaaaaaab
 800369c:	0002faf0 	.word	0x0002faf0

080036a0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e084      	b.n	80037c0 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	7c5b      	ldrb	r3, [r3, #17]
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d105      	bne.n	80036cc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f00d fad2 	bl	8010c70 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2202      	movs	r2, #2
 80036d0:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 faf4 	bl	8003cc0 <HAL_RTC_WaitForSynchro>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d004      	beq.n	80036e8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2204      	movs	r2, #4
 80036e2:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e06b      	b.n	80037c0 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 fbad 	bl	8003e48 <RTC_EnterInitMode>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d004      	beq.n	80036fe <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2204      	movs	r2, #4
 80036f8:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e060      	b.n	80037c0 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	6852      	ldr	r2, [r2, #4]
 8003708:	f022 0207 	bic.w	r2, r2, #7
 800370c:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d005      	beq.n	8003722 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003716:	4a2c      	ldr	r2, [pc, #176]	; (80037c8 <HAL_RTC_Init+0x128>)
 8003718:	4b2b      	ldr	r3, [pc, #172]	; (80037c8 <HAL_RTC_Init+0x128>)
 800371a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003722:	4929      	ldr	r1, [pc, #164]	; (80037c8 <HAL_RTC_Init+0x128>)
 8003724:	4b28      	ldr	r3, [pc, #160]	; (80037c8 <HAL_RTC_Init+0x128>)
 8003726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003728:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4313      	orrs	r3, r2
 8003732:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373c:	d003      	beq.n	8003746 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	e00e      	b.n	8003764 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003746:	2001      	movs	r0, #1
 8003748:	f7ff fe44 	bl	80033d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800374c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d104      	bne.n	800375e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2204      	movs	r2, #4
 8003758:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e030      	b.n	80037c0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3b01      	subs	r3, #1
 8003762:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	6892      	ldr	r2, [r2, #8]
 800376e:	f022 010f 	bic.w	r1, r2, #15
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	0c12      	lsrs	r2, r2, #16
 8003776:	430a      	orrs	r2, r1
 8003778:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	0c1b      	lsrs	r3, r3, #16
 8003786:	041b      	lsls	r3, r3, #16
 8003788:	68f9      	ldr	r1, [r7, #12]
 800378a:	b289      	uxth	r1, r1
 800378c:	430b      	orrs	r3, r1
 800378e:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 fb81 	bl	8003e98 <RTC_ExitInitMode>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d004      	beq.n	80037a6 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2204      	movs	r2, #4
 80037a0:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e00c      	b.n	80037c0 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 80037be:	2300      	movs	r3, #0
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40006c00 	.word	0x40006c00

080037cc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80037cc:	b590      	push	{r4, r7, lr}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	2300      	movs	r3, #0
 80037de:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <HAL_RTC_SetTime+0x20>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e080      	b.n	80038f2 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	7c1b      	ldrb	r3, [r3, #16]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_RTC_SetTime+0x30>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e07a      	b.n	80038f2 <HAL_RTC_SetTime+0x126>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2202      	movs	r2, #2
 8003806:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d113      	bne.n	8003836 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003818:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	785b      	ldrb	r3, [r3, #1]
 8003820:	4619      	mov	r1, r3
 8003822:	460b      	mov	r3, r1
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	1a5b      	subs	r3, r3, r1
 8003828:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800382a:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003830:	4413      	add	r3, r2
 8003832:	617b      	str	r3, [r7, #20]
 8003834:	e01e      	b.n	8003874 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fb71 	bl	8003f22 <RTC_Bcd2ToByte>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003848:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	785b      	ldrb	r3, [r3, #1]
 8003850:	4618      	mov	r0, r3
 8003852:	f000 fb66 	bl	8003f22 <RTC_Bcd2ToByte>
 8003856:	4603      	mov	r3, r0
 8003858:	461a      	mov	r2, r3
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003862:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	789b      	ldrb	r3, [r3, #2]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 fb5a 	bl	8003f22 <RTC_Bcd2ToByte>
 800386e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003870:	4423      	add	r3, r4
 8003872:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003874:	6979      	ldr	r1, [r7, #20]
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 fa7f 	bl	8003d7a <RTC_WriteTimeCounter>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2204      	movs	r2, #4
 8003886:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e02f      	b.n	80038f2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	6852      	ldr	r2, [r2, #4]
 800389c:	f022 0205 	bic.w	r2, r2, #5
 80038a0:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fa90 	bl	8003dc8 <RTC_ReadAlarmCounter>
 80038a8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b0:	d018      	beq.n	80038e4 <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d214      	bcs.n	80038e4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80038c0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80038c4:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80038c6:	6939      	ldr	r1, [r7, #16]
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 fa96 	bl	8003dfa <RTC_WriteAlarmCounter>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2204      	movs	r2, #4
 80038d8:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e006      	b.n	80038f2 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 80038f0:	2300      	movs	r3, #0
  }
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	371c      	adds	r7, #28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd90      	pop	{r4, r7, pc}
	...

080038fc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b088      	sub	sp, #32
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	61bb      	str	r3, [r7, #24]
 800390c:	2300      	movs	r3, #0
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	2300      	movs	r3, #0
 8003916:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d002      	beq.n	8003924 <HAL_RTC_GetTime+0x28>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_RTC_GetTime+0x2c>
  {
     return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0b5      	b.n	8003a94 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f003 0304 	and.w	r3, r3, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_RTC_GetTime+0x3e>
  {
      return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e0ac      	b.n	8003a94 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 f9ed 	bl	8003d1a <RTC_ReadTimeCounter>
 8003940:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	4a55      	ldr	r2, [pc, #340]	; (8003a9c <HAL_RTC_GetTime+0x1a0>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0adb      	lsrs	r3, r3, #11
 800394c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4b52      	ldr	r3, [pc, #328]	; (8003a9c <HAL_RTC_GetTime+0x1a0>)
 8003952:	fba3 1302 	umull	r1, r3, r3, r2
 8003956:	0adb      	lsrs	r3, r3, #11
 8003958:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800395c:	fb01 f303 	mul.w	r3, r1, r3
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	4a4f      	ldr	r2, [pc, #316]	; (8003aa0 <HAL_RTC_GetTime+0x1a4>)
 8003964:	fba2 2303 	umull	r2, r3, r2, r3
 8003968:	095b      	lsrs	r3, r3, #5
 800396a:	b2da      	uxtb	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	4a4a      	ldr	r2, [pc, #296]	; (8003a9c <HAL_RTC_GetTime+0x1a0>)
 8003974:	fba2 1203 	umull	r1, r2, r2, r3
 8003978:	0ad2      	lsrs	r2, r2, #11
 800397a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800397e:	fb01 f202 	mul.w	r2, r1, r2
 8003982:	1a9a      	subs	r2, r3, r2
 8003984:	4b46      	ldr	r3, [pc, #280]	; (8003aa0 <HAL_RTC_GetTime+0x1a4>)
 8003986:	fba3 1302 	umull	r1, r3, r3, r2
 800398a:	0959      	lsrs	r1, r3, #5
 800398c:	460b      	mov	r3, r1
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a5b      	subs	r3, r3, r1
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	1ad1      	subs	r1, r2, r3
 8003996:	b2ca      	uxtb	r2, r1
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	2b17      	cmp	r3, #23
 80039a0:	d955      	bls.n	8003a4e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4a3f      	ldr	r2, [pc, #252]	; (8003aa4 <HAL_RTC_GetTime+0x1a8>)
 80039a6:	fba2 2303 	umull	r2, r3, r2, r3
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);    
 80039ae:	6939      	ldr	r1, [r7, #16]
 80039b0:	4b3c      	ldr	r3, [pc, #240]	; (8003aa4 <HAL_RTC_GetTime+0x1a8>)
 80039b2:	fba3 2301 	umull	r2, r3, r3, r1
 80039b6:	091a      	lsrs	r2, r3, #4
 80039b8:	4613      	mov	r3, r2
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	4413      	add	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	1aca      	subs	r2, r1, r3
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 f9fd 	bl	8003dc8 <RTC_ReadAlarmCounter>
 80039ce:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d6:	d008      	beq.n	80039ea <HAL_RTC_GetTime+0xee>
 80039d8:	69fa      	ldr	r2, [r7, #28]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d904      	bls.n	80039ea <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	61fb      	str	r3, [r7, #28]
 80039e8:	e002      	b.n	80039f0 <HAL_RTC_GetTime+0xf4>
    }
    else 
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80039ea:	f04f 33ff 	mov.w	r3, #4294967295
 80039ee:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	4a2d      	ldr	r2, [pc, #180]	; (8003aa8 <HAL_RTC_GetTime+0x1ac>)
 80039f4:	fb02 f303 	mul.w	r3, r2, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	61bb      	str	r3, [r7, #24]
    
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80039fe:	69b9      	ldr	r1, [r7, #24]
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 f9ba 	bl	8003d7a <RTC_WriteTimeCounter>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e041      	b.n	8003a94 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a16:	d00c      	beq.n	8003a32 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003a18:	69fa      	ldr	r2, [r7, #28]
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	61fb      	str	r3, [r7, #28]
      
      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003a20:	69f9      	ldr	r1, [r7, #28]
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f9e9 	bl	8003dfa <RTC_WriteAlarmCounter>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e030      	b.n	8003a94 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003a32:	69f9      	ldr	r1, [r7, #28]
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 f9e0 	bl	8003dfa <RTC_WriteAlarmCounter>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e027      	b.n	8003a94 <HAL_RTC_GetTime+0x198>
      }
    }
    
    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003a44:	6979      	ldr	r1, [r7, #20]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 fa88 	bl	8003f5c <RTC_DateUpdate>
 8003a4c:	e003      	b.n	8003a56 <HAL_RTC_GetTime+0x15a>
  }
  else 
  {
    sTime->Hours = hours;    
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01a      	beq.n	8003a92 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 fa41 	bl	8003ee8 <RTC_ByteToBcd2>
 8003a66:	4603      	mov	r3, r0
 8003a68:	461a      	mov	r2, r3
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	785b      	ldrb	r3, [r3, #1]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 fa38 	bl	8003ee8 <RTC_ByteToBcd2>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);  
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	789b      	ldrb	r3, [r3, #2]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 fa2f 	bl	8003ee8 <RTC_ByteToBcd2>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3720      	adds	r7, #32
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	91a2b3c5 	.word	0x91a2b3c5
 8003aa0:	88888889 	.word	0x88888889
 8003aa4:	aaaaaaab 	.word	0xaaaaaaab
 8003aa8:	00015180 	.word	0x00015180

08003aac <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	61fb      	str	r3, [r7, #28]
 8003abc:	2300      	movs	r3, #0
 8003abe:	61bb      	str	r3, [r7, #24]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d002      	beq.n	8003ad0 <HAL_RTC_SetDate+0x24>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e097      	b.n	8003c04 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	7c1b      	ldrb	r3, [r3, #16]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_RTC_SetDate+0x34>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e091      	b.n	8003c04 <HAL_RTC_SetDate+0x158>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2202      	movs	r2, #2
 8003aea:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10c      	bne.n	8003b0c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	78da      	ldrb	r2, [r3, #3]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	785a      	ldrb	r2, [r3, #1]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	789a      	ldrb	r2, [r3, #2]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	739a      	strb	r2, [r3, #14]
 8003b0a:	e01a      	b.n	8003b42 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	78db      	ldrb	r3, [r3, #3]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 fa06 	bl	8003f22 <RTC_Bcd2ToByte>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	785b      	ldrb	r3, [r3, #1]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f000 f9fd 	bl	8003f22 <RTC_Bcd2ToByte>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	789b      	ldrb	r3, [r3, #2]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f9f4 	bl	8003f22 <RTC_Bcd2ToByte>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	7bdb      	ldrb	r3, [r3, #15]
 8003b46:	4618      	mov	r0, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	7b59      	ldrb	r1, [r3, #13]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	7b9b      	ldrb	r3, [r3, #14]
 8003b50:	461a      	mov	r2, r3
 8003b52:	f000 fae7 	bl	8004124 <RTC_WeekDayNum>
 8003b56:	4603      	mov	r3, r0
 8003b58:	461a      	mov	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	7b1a      	ldrb	r2, [r3, #12]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 f8d7 	bl	8003d1a <RTC_ReadTimeCounter>
 8003b6c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	4a26      	ldr	r2, [pc, #152]	; (8003c0c <HAL_RTC_SetDate+0x160>)
 8003b72:	fba2 2303 	umull	r2, r3, r2, r3
 8003b76:	0adb      	lsrs	r3, r3, #11
 8003b78:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2b18      	cmp	r3, #24
 8003b7e:	d93a      	bls.n	8003bf6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	4a23      	ldr	r2, [pc, #140]	; (8003c10 <HAL_RTC_SetDate+0x164>)
 8003b84:	fba2 2303 	umull	r2, r3, r2, r3
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	4a22      	ldr	r2, [pc, #136]	; (8003c14 <HAL_RTC_SetDate+0x168>)
 8003b8c:	fb02 f303 	mul.w	r3, r2, r3
 8003b90:	69fa      	ldr	r2, [r7, #28]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b96:	69f9      	ldr	r1, [r7, #28]
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f000 f8ee 	bl	8003d7a <RTC_WriteTimeCounter>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2204      	movs	r2, #4
 8003ba8:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e027      	b.n	8003c04 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 f907 	bl	8003dc8 <RTC_ReadAlarmCounter>
 8003bba:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc2:	d018      	beq.n	8003bf6 <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d214      	bcs.n	8003bf6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003bd2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003bd6:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003bd8:	69b9      	ldr	r1, [r7, #24]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f90d 	bl	8003dfa <RTC_WriteAlarmCounter>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d007      	beq.n	8003bf6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2204      	movs	r2, #4
 8003bea:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e006      	b.n	8003c04 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3720      	adds	r7, #32
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	91a2b3c5 	.word	0x91a2b3c5
 8003c10:	aaaaaaab 	.word	0xaaaaaaab
 8003c14:	00015180 	.word	0x00015180

08003c18 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format 
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003c24:	f107 0314 	add.w	r3, r7, #20
 8003c28:	2100      	movs	r1, #0
 8003c2a:	460a      	mov	r2, r1
 8003c2c:	801a      	strh	r2, [r3, #0]
 8003c2e:	460a      	mov	r2, r1
 8003c30:	709a      	strb	r2, [r3, #2]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <HAL_RTC_GetDate+0x26>
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RTC_GetDate+0x2a>
  {
     return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e03a      	b.n	8003cb8 <HAL_RTC_GetDate+0xa0>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003c42:	f107 0314 	add.w	r3, r7, #20
 8003c46:	2200      	movs	r2, #0
 8003c48:	4619      	mov	r1, r3
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7ff fe56 	bl	80038fc <HAL_RTC_GetTime>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e02e      	b.n	8003cb8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	7b1a      	ldrb	r2, [r3, #12]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	7bda      	ldrb	r2, [r3, #15]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	7b5a      	ldrb	r2, [r3, #13]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	7b9a      	ldrb	r2, [r3, #14]
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d01a      	beq.n	8003cb6 <HAL_RTC_GetDate+0x9e>
  {    
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	78db      	ldrb	r3, [r3, #3]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 f92f 	bl	8003ee8 <RTC_ByteToBcd2>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	785b      	ldrb	r3, [r3, #1]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 f926 	bl	8003ee8 <RTC_ByteToBcd2>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);  
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	789b      	ldrb	r3, [r3, #2]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 f91d 	bl	8003ee8 <RTC_ByteToBcd2>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e01d      	b.n	8003d12 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	6812      	ldr	r2, [r2, #0]
 8003cde:	6852      	ldr	r2, [r2, #4]
 8003ce0:	f022 0208 	bic.w	r2, r2, #8
 8003ce4:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8003ce6:	f7fc faf9 	bl	80002dc <HAL_GetTick>
 8003cea:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003cec:	e009      	b.n	8003d02 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8003cee:	f7fc faf5 	bl	80002dc <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cfc:	d901      	bls.n	8003d02 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e007      	b.n	8003d12 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0ee      	beq.n	8003cee <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b087      	sub	sp, #28
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	827b      	strh	r3, [r7, #18]
 8003d26:	2300      	movs	r3, #0
 8003d28:	823b      	strh	r3, [r7, #16]
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003d4a:	8a7a      	ldrh	r2, [r7, #18]
 8003d4c:	8a3b      	ldrh	r3, [r7, #16]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d008      	beq.n	8003d64 <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003d52:	8a3b      	ldrh	r3, [r7, #16]
 8003d54:	041a      	lsls	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
 8003d62:	e004      	b.n	8003d6e <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003d64:	8a7b      	ldrh	r3, [r7, #18]
 8003d66:	041a      	lsls	r2, r3, #16
 8003d68:	89fb      	ldrh	r3, [r7, #14]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003d6e:	697b      	ldr	r3, [r7, #20]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	371c      	adds	r7, #28
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr

08003d7a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
 8003d82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d84:	2300      	movs	r3, #0
 8003d86:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 f85d 	bl	8003e48 <RTC_EnterInitMode>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
 8003d98:	e011      	b.n	8003dbe <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	0c12      	lsrs	r2, r2, #16
 8003da2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	b292      	uxth	r2, r2
 8003dac:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f872 	bl	8003e98 <RTC_ExitInitMode>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	81fb      	strh	r3, [r7, #14]
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	041a      	lsls	r2, r3, #16
 8003dec:	89bb      	ldrh	r3, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3714      	adds	r7, #20
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr

08003dfa <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b084      	sub	sp, #16
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 f81d 	bl	8003e48 <RTC_EnterInitMode>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	e011      	b.n	8003e3e <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	0c12      	lsrs	r2, r2, #16
 8003e22:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	b292      	uxth	r2, r2
 8003e2c:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 f832 	bl	8003e98 <RTC_ExitInitMode>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8003e54:	f7fc fa42 	bl	80002dc <HAL_GetTick>
 8003e58:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003e5a:	e009      	b.n	8003e70 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003e5c:	f7fc fa3e 	bl	80002dc <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e6a:	d901      	bls.n	8003e70 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e00f      	b.n	8003e90 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0ee      	beq.n	8003e5c <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	6852      	ldr	r2, [r2, #4]
 8003e88:	f042 0210 	orr.w	r2, r2, #16
 8003e8c:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	6852      	ldr	r2, [r2, #4]
 8003eae:	f022 0210 	bic.w	r2, r2, #16
 8003eb2:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8003eb4:	f7fc fa12 	bl	80002dc <HAL_GetTick>
 8003eb8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003eba:	e009      	b.n	8003ed0 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003ebc:	f7fc fa0e 	bl	80002dc <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003eca:	d901      	bls.n	8003ed0 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e007      	b.n	8003ee0 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 0320 	and.w	r3, r3, #32
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0ee      	beq.n	8003ebc <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	4603      	mov	r3, r0
 8003ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 8003ef6:	e005      	b.n	8003f04 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	3301      	adds	r3, #1
 8003efc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003efe:	79fb      	ldrb	r3, [r7, #7]
 8003f00:	3b0a      	subs	r3, #10
 8003f02:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003f04:	79fb      	ldrb	r3, [r7, #7]
 8003f06:	2b09      	cmp	r3, #9
 8003f08:	d8f6      	bhi.n	8003ef8 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	b2db      	uxtb	r3, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr

08003f22 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b085      	sub	sp, #20
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	091b      	lsrs	r3, r3, #4
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	461a      	mov	r2, r3
 8003f38:	4613      	mov	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	f003 030f 	and.w	r3, r3, #15
 8003f48:	b2da      	uxtb	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	4413      	add	r3, r2
 8003f50:	b2db      	uxtb	r3, r3
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr

08003f5c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef* hrtc, uint32_t DayElapsed)
{
 8003f5c:	b590      	push	{r4, r7, lr}
 8003f5e:	b089      	sub	sp, #36	; 0x24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]
  uint32_t loop = 0U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	613b      	str	r3, [r7, #16]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	7bdb      	ldrb	r3, [r3, #15]
 8003f7a:	61fb      	str	r3, [r7, #28]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	7b5b      	ldrb	r3, [r3, #13]
 8003f80:	61bb      	str	r3, [r7, #24]
  day = hrtc->DateToUpdate.Date;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	7b9b      	ldrb	r3, [r3, #14]
 8003f86:	617b      	str	r3, [r7, #20]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	e06f      	b.n	800406e <RTC_DateUpdate+0x112>
  {
    if((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d011      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	d00e      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	2b05      	cmp	r3, #5
 8003f9e:	d00b      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	2b07      	cmp	r3, #7
 8003fa4:	d008      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d005      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
       (month == 8U) || (month == 10U) || (month == 12U))
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2b0a      	cmp	r3, #10
 8003fb0:	d002      	beq.n	8003fb8 <RTC_DateUpdate+0x5c>
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	2b0c      	cmp	r3, #12
 8003fb6:	d117      	bne.n	8003fe8 <RTC_DateUpdate+0x8c>
    {
      if(day < 31U)
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b1e      	cmp	r3, #30
 8003fbc:	d803      	bhi.n	8003fc6 <RTC_DateUpdate+0x6a>
      {
        day++;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 8003fc4:	e050      	b.n	8004068 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if(month != 12U)
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b0c      	cmp	r3, #12
 8003fca:	d005      	beq.n	8003fd8 <RTC_DateUpdate+0x7c>
        {
          month++;
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 8003fd6:	e047      	b.n	8004068 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	617b      	str	r3, [r7, #20]
          year++;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	61fb      	str	r3, [r7, #28]
      if(day < 31U)
 8003fe6:	e03f      	b.n	8004068 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d008      	beq.n	8004000 <RTC_DateUpdate+0xa4>
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b06      	cmp	r3, #6
 8003ff2:	d005      	beq.n	8004000 <RTC_DateUpdate+0xa4>
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b09      	cmp	r3, #9
 8003ff8:	d002      	beq.n	8004000 <RTC_DateUpdate+0xa4>
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	2b0b      	cmp	r3, #11
 8003ffe:	d10c      	bne.n	800401a <RTC_DateUpdate+0xbe>
    {
      if(day < 30U)
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	2b1d      	cmp	r3, #29
 8004004:	d803      	bhi.n	800400e <RTC_DateUpdate+0xb2>
      {
        day++;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	3301      	adds	r3, #1
 800400a:	617b      	str	r3, [r7, #20]
      if(day < 30U)
 800400c:	e02c      	b.n	8004068 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	3301      	adds	r3, #1
 8004012:	61bb      	str	r3, [r7, #24]
        day = 1U;
 8004014:	2301      	movs	r3, #1
 8004016:	617b      	str	r3, [r7, #20]
      if(day < 30U)
 8004018:	e026      	b.n	8004068 <RTC_DateUpdate+0x10c>
      }
    }
    else if(month == 2U)
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	2b02      	cmp	r3, #2
 800401e:	d123      	bne.n	8004068 <RTC_DateUpdate+0x10c>
    {
      if(day < 28U)
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	2b1b      	cmp	r3, #27
 8004024:	d803      	bhi.n	800402e <RTC_DateUpdate+0xd2>
      {
        day++;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	3301      	adds	r3, #1
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	e01c      	b.n	8004068 <RTC_DateUpdate+0x10c>
      }
      else if(day == 28U)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2b1c      	cmp	r3, #28
 8004032:	d111      	bne.n	8004058 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if(RTC_IsLeapYear(year))
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	b29b      	uxth	r3, r3
 8004038:	4618      	mov	r0, r3
 800403a:	f000 f841 	bl	80040c0 <RTC_IsLeapYear>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <RTC_DateUpdate+0xf0>
        {
          day++;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	3301      	adds	r3, #1
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	e00d      	b.n	8004068 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	3301      	adds	r3, #1
 8004050:	61bb      	str	r3, [r7, #24]
          day = 1U;
 8004052:	2301      	movs	r3, #1
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	e007      	b.n	8004068 <RTC_DateUpdate+0x10c>
        }
      }
      else if(day == 29U)
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2b1d      	cmp	r3, #29
 800405c:	d104      	bne.n	8004068 <RTC_DateUpdate+0x10c>
      {
        month++;
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	3301      	adds	r3, #1
 8004062:	61bb      	str	r3, [r7, #24]
        day = 1U;
 8004064:	2301      	movs	r3, #1
 8004066:	617b      	str	r3, [r7, #20]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	3301      	adds	r3, #1
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d38b      	bcc.n	8003f8e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	69fa      	ldr	r2, [r7, #28]
 800407a:	b2d2      	uxtb	r2, r2
 800407c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800408e:	687c      	ldr	r4, [r7, #4]
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	b2db      	uxtb	r3, r3
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	4619      	mov	r1, r3
 800409a:	69f8      	ldr	r0, [r7, #28]
 800409c:	f000 f842 	bl	8004124 <RTC_WeekDayNum>
 80040a0:	4603      	mov	r3, r0
 80040a2:	7323      	strb	r3, [r4, #12]


  uint32_t dateToStore;

  memcpy(&dateToStore,&hrtc->DateToUpdate,4);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	330c      	adds	r3, #12
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60fb      	str	r3, [r7, #12]
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, dateToStore);
 80040ac:	68fa      	ldr	r2, [r7, #12]
 80040ae:	1d3b      	adds	r3, r7, #4
 80040b0:	2102      	movs	r1, #2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 f8ae 	bl	8004214 <HAL_RTCEx_BKUPWrite>

}
 80040b8:	bf00      	nop
 80040ba:	3724      	adds	r7, #36	; 0x24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd90      	pop	{r4, r7, pc}

080040c0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	80fb      	strh	r3, [r7, #6]
  if((nYear % 4U) != 0U) 
 80040ca:	88fb      	ldrh	r3, [r7, #6]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	e01d      	b.n	8004116 <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 100U) != 0U) 
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	4a10      	ldr	r2, [pc, #64]	; (8004120 <RTC_IsLeapYear+0x60>)
 80040de:	fba2 1203 	umull	r1, r2, r2, r3
 80040e2:	0952      	lsrs	r2, r2, #5
 80040e4:	2164      	movs	r1, #100	; 0x64
 80040e6:	fb01 f202 	mul.w	r2, r1, r2
 80040ea:	1a9b      	subs	r3, r3, r2
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e00f      	b.n	8004116 <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 400U) == 0U)
 80040f6:	88fb      	ldrh	r3, [r7, #6]
 80040f8:	4a09      	ldr	r2, [pc, #36]	; (8004120 <RTC_IsLeapYear+0x60>)
 80040fa:	fba2 1203 	umull	r1, r2, r2, r3
 80040fe:	09d2      	lsrs	r2, r2, #7
 8004100:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004104:	fb01 f202 	mul.w	r2, r1, r2
 8004108:	1a9b      	subs	r3, r3, r2
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004114:	2300      	movs	r3, #0
  }
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr
 8004120:	51eb851f 	.word	0x51eb851f

08004124 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	70fb      	strb	r3, [r7, #3]
 8004130:	4613      	mov	r3, r2
 8004132:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	60bb      	str	r3, [r7, #8]
 8004138:	2300      	movs	r3, #0
 800413a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004142:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d82d      	bhi.n	80041a6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 800414a:	78fa      	ldrb	r2, [r7, #3]
 800414c:	4613      	mov	r3, r2
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	4413      	add	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	4a2c      	ldr	r2, [pc, #176]	; (8004208 <RTC_WeekDayNum+0xe4>)
 8004158:	fba2 2303 	umull	r2, r3, r2, r3
 800415c:	085a      	lsrs	r2, r3, #1
 800415e:	78bb      	ldrb	r3, [r7, #2]
 8004160:	441a      	add	r2, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	441a      	add	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	3b01      	subs	r3, #1
 800416a:	089b      	lsrs	r3, r3, #2
 800416c:	441a      	add	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	3b01      	subs	r3, #1
 8004172:	4926      	ldr	r1, [pc, #152]	; (800420c <RTC_WeekDayNum+0xe8>)
 8004174:	fba1 1303 	umull	r1, r3, r1, r3
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	1ad2      	subs	r2, r2, r3
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	3b01      	subs	r3, #1
 8004180:	4922      	ldr	r1, [pc, #136]	; (800420c <RTC_WeekDayNum+0xe8>)
 8004182:	fba1 1303 	umull	r1, r3, r1, r3
 8004186:	09db      	lsrs	r3, r3, #7
 8004188:	4413      	add	r3, r2
 800418a:	1d1a      	adds	r2, r3, #4
 800418c:	4b20      	ldr	r3, [pc, #128]	; (8004210 <RTC_WeekDayNum+0xec>)
 800418e:	fba3 1302 	umull	r1, r3, r3, r2
 8004192:	1ad1      	subs	r1, r2, r3
 8004194:	0849      	lsrs	r1, r1, #1
 8004196:	440b      	add	r3, r1
 8004198:	0899      	lsrs	r1, r3, #2
 800419a:	460b      	mov	r3, r1
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	1a5b      	subs	r3, r3, r1
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	e029      	b.n	80041fa <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 80041a6:	78fa      	ldrb	r2, [r7, #3]
 80041a8:	4613      	mov	r3, r2
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	4413      	add	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	4a15      	ldr	r2, [pc, #84]	; (8004208 <RTC_WeekDayNum+0xe4>)
 80041b4:	fba2 2303 	umull	r2, r3, r2, r3
 80041b8:	085a      	lsrs	r2, r3, #1
 80041ba:	78bb      	ldrb	r3, [r7, #2]
 80041bc:	441a      	add	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	441a      	add	r2, r3
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	089b      	lsrs	r3, r3, #2
 80041c6:	441a      	add	r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	4910      	ldr	r1, [pc, #64]	; (800420c <RTC_WeekDayNum+0xe8>)
 80041cc:	fba1 1303 	umull	r1, r3, r1, r3
 80041d0:	095b      	lsrs	r3, r3, #5
 80041d2:	1ad2      	subs	r2, r2, r3
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	490d      	ldr	r1, [pc, #52]	; (800420c <RTC_WeekDayNum+0xe8>)
 80041d8:	fba1 1303 	umull	r1, r3, r1, r3
 80041dc:	09db      	lsrs	r3, r3, #7
 80041de:	4413      	add	r3, r2
 80041e0:	1c9a      	adds	r2, r3, #2
 80041e2:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <RTC_WeekDayNum+0xec>)
 80041e4:	fba3 1302 	umull	r1, r3, r3, r2
 80041e8:	1ad1      	subs	r1, r2, r3
 80041ea:	0849      	lsrs	r1, r1, #1
 80041ec:	440b      	add	r3, r1
 80041ee:	0899      	lsrs	r1, r3, #2
 80041f0:	460b      	mov	r3, r1
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	1a5b      	subs	r3, r3, r1
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	b2db      	uxtb	r3, r3
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr
 8004208:	38e38e39 	.word	0x38e38e39
 800420c:	51eb851f 	.word	0x51eb851f
 8004210:	24924925 	.word	0x24924925

08004214 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8004224:	4b07      	ldr	r3, [pc, #28]	; (8004244 <HAL_RTCEx_BKUPWrite+0x30>)
 8004226:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	4413      	add	r3, r2
 8004230:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	b292      	uxth	r2, r2
 8004238:	601a      	str	r2, [r3, #0]
}
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr
 8004244:	40006c00 	.word	0x40006c00

08004248 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004252:	2300      	movs	r3, #0
 8004254:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 800425a:	4b08      	ldr	r3, [pc, #32]	; (800427c <HAL_RTCEx_BKUPRead+0x34>)
 800425c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	4413      	add	r3, r2
 8004266:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	b29b      	uxth	r3, r3
 800426e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8004270:	68bb      	ldr	r3, [r7, #8]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3714      	adds	r7, #20
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr
 800427c:	40006c00 	.word	0x40006c00

08004280 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08c      	sub	sp, #48	; 0x30
 8004284:	af02      	add	r7, sp, #8
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800428e:	2300      	movs	r3, #0
 8004290:	61fb      	str	r3, [r7, #28]
 8004292:	2300      	movs	r3, #0
 8004294:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800429a:	2301      	movs	r3, #1
 800429c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d101      	bne.n	80042b2 <HAL_SPI_TransmitReceive+0x32>
 80042ae:	2302      	movs	r3, #2
 80042b0:	e181      	b.n	80045b6 <HAL_SPI_TransmitReceive+0x336>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042ba:	f7fc f80f 	bl	80002dc <HAL_GetTick>
 80042be:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d00e      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x74>
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042dc:	d106      	bne.n	80042ec <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d102      	bne.n	80042ec <HAL_SPI_TransmitReceive+0x6c>
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d003      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 80042ec:	2302      	movs	r3, #2
 80042ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80042f2:	e156      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d005      	beq.n	8004306 <HAL_SPI_TransmitReceive+0x86>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_SPI_TransmitReceive+0x86>
 8004300:	887b      	ldrh	r3, [r7, #2]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d103      	bne.n	800430e <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800430c:	e149      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d103      	bne.n	8004322 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2205      	movs	r2, #5
 800431e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	887a      	ldrh	r2, [r7, #2]
 8004332:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	887a      	ldrh	r2, [r7, #2]
 8004338:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	887a      	ldrh	r2, [r7, #2]
 8004344:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	887a      	ldrh	r2, [r7, #2]
 800434a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004362:	2b40      	cmp	r3, #64	; 0x40
 8004364:	d007      	beq.n	8004376 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004374:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800437e:	d171      	bne.n	8004464 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d004      	beq.n	8004392 <HAL_SPI_TransmitReceive+0x112>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b01      	cmp	r3, #1
 8004390:	d15d      	bne.n	800444e <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	8812      	ldrh	r2, [r2, #0]
 800439a:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	3302      	adds	r3, #2
 80043a0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043b0:	e04d      	b.n	800444e <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01c      	beq.n	80043f2 <HAL_SPI_TransmitReceive+0x172>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d017      	beq.n	80043f2 <HAL_SPI_TransmitReceive+0x172>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d110      	bne.n	80043f2 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	8812      	ldrh	r2, [r2, #0]
 80043d8:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3302      	adds	r3, #2
 80043de:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d018      	beq.n	800442e <HAL_SPI_TransmitReceive+0x1ae>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b01      	cmp	r3, #1
 8004408:	d111      	bne.n	800442e <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	b29a      	uxth	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3302      	adds	r3, #2
 800441a:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004420:	b29b      	uxth	r3, r3
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800442a:	2301      	movs	r3, #1
 800442c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800442e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004434:	d00b      	beq.n	800444e <HAL_SPI_TransmitReceive+0x1ce>
 8004436:	f7fb ff51 	bl	80002dc <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	1ad2      	subs	r2, r2, r3
 8004440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004442:	429a      	cmp	r2, r3
 8004444:	d303      	bcc.n	800444e <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800444c:	e0a9      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004452:	b29b      	uxth	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1ac      	bne.n	80043b2 <HAL_SPI_TransmitReceive+0x132>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1a7      	bne.n	80043b2 <HAL_SPI_TransmitReceive+0x132>
 8004462:	e071      	b.n	8004548 <HAL_SPI_TransmitReceive+0x2c8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <HAL_SPI_TransmitReceive+0x1f6>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	d15e      	bne.n	8004534 <HAL_SPI_TransmitReceive+0x2b4>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	330c      	adds	r3, #12
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	7812      	ldrb	r2, [r2, #0]
 8004480:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	3301      	adds	r3, #1
 8004486:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004496:	e04d      	b.n	8004534 <HAL_SPI_TransmitReceive+0x2b4>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	2b00      	cmp	r3, #0
 800449c:	d01d      	beq.n	80044da <HAL_SPI_TransmitReceive+0x25a>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d018      	beq.n	80044da <HAL_SPI_TransmitReceive+0x25a>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d111      	bne.n	80044da <HAL_SPI_TransmitReceive+0x25a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f103 020c 	add.w	r2, r3, #12
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	1c59      	adds	r1, r3, #1
 80044c2:	60b9      	str	r1, [r7, #8]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d017      	beq.n	8004514 <HAL_SPI_TransmitReceive+0x294>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d110      	bne.n	8004514 <HAL_SPI_TransmitReceive+0x294>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	6812      	ldr	r2, [r2, #0]
 80044fc:	68d2      	ldr	r2, [r2, #12]
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004506:	b29b      	uxth	r3, r3
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8004510:	2301      	movs	r3, #1
 8004512:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8004514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451a:	d00b      	beq.n	8004534 <HAL_SPI_TransmitReceive+0x2b4>
 800451c:	f7fb fede 	bl	80002dc <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	1ad2      	subs	r2, r2, r3
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	429a      	cmp	r2, r3
 800452a:	d303      	bcc.n	8004534 <HAL_SPI_TransmitReceive+0x2b4>
      {
        errorcode = HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004532:	e036      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1ac      	bne.n	8004498 <HAL_SPI_TransmitReceive+0x218>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004542:	b29b      	uxth	r3, r3
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1a7      	bne.n	8004498 <HAL_SPI_TransmitReceive+0x218>
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454e:	2201      	movs	r2, #1
 8004550:	2102      	movs	r1, #2
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 f833 	bl	80045be <SPI_WaitFlagStateUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_SPI_TransmitReceive+0x2e6>
  {
    errorcode = HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004564:	e01d      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f890 	bl	8004690 <SPI_CheckFlag_BSY>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d006      	beq.n	8004584 <HAL_SPI_TransmitReceive+0x304>
  {
    errorcode = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004582:	e00e      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10a      	bne.n	80045a2 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800458c:	2300      	movs	r3, #0
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	613b      	str	r3, [r7, #16]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	693b      	ldr	r3, [r7, #16]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3728      	adds	r7, #40	; 0x28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b084      	sub	sp, #16
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80045cc:	e04d      	b.n	800466a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d4:	d049      	beq.n	800466a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d007      	beq.n	80045ec <SPI_WaitFlagStateUntilTimeout+0x2e>
 80045dc:	f7fb fe7e 	bl	80002dc <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	1ad2      	subs	r2, r2, r3
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d33e      	bcc.n	800466a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	6852      	ldr	r2, [r2, #4]
 80045f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045fa:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004604:	d111      	bne.n	800462a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800460e:	d004      	beq.n	800461a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004618:	d107      	bne.n	800462a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	6812      	ldr	r2, [r2, #0]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004628:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004632:	d110      	bne.n	8004656 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6819      	ldr	r1, [r3, #0]
 800463e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8004642:	400b      	ands	r3, r1
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	6812      	ldr	r2, [r2, #0]
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004654:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e00e      	b.n	8004688 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	401a      	ands	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	429a      	cmp	r2, r3
 8004678:	d101      	bne.n	800467e <SPI_WaitFlagStateUntilTimeout+0xc0>
 800467a:	2201      	movs	r2, #1
 800467c:	e000      	b.n	8004680 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800467e:	2200      	movs	r2, #0
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	429a      	cmp	r2, r3
 8004684:	d1a3      	bne.n	80045ce <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2200      	movs	r2, #0
 80046a4:	2180      	movs	r1, #128	; 0x80
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f7ff ff89 	bl	80045be <SPI_WaitFlagStateUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	f043 0220 	orr.w	r2, r3, #32
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e000      	b.n	80046c4 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e056      	b.n	800478c <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d102      	bne.n	80046f6 <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f00c fae1 	bl	8010cb8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2202      	movs	r2, #2
 80046fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	6812      	ldr	r2, [r2, #0]
 8004708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800470c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6851      	ldr	r1, [r2, #4]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	6892      	ldr	r2, [r2, #8]
 800471a:	4311      	orrs	r1, r2
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	68d2      	ldr	r2, [r2, #12]
 8004720:	4311      	orrs	r1, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6912      	ldr	r2, [r2, #16]
 8004726:	4311      	orrs	r1, r2
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6952      	ldr	r2, [r2, #20]
 800472c:	4311      	orrs	r1, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6992      	ldr	r2, [r2, #24]
 8004732:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004736:	4311      	orrs	r1, r2
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	69d2      	ldr	r2, [r2, #28]
 800473c:	4311      	orrs	r1, r2
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	6a12      	ldr	r2, [r2, #32]
 8004742:	4311      	orrs	r1, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6992      	ldr	r2, [r2, #24]
 8004754:	0c12      	lsrs	r2, r2, #16
 8004756:	f002 0104 	and.w	r1, r2, #4
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800475e:	430a      	orrs	r2, r1
 8004760:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800476a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	69d2      	ldr	r2, [r2, #28]
 8004776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800477a:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e01d      	b.n	80047e2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d106      	bne.n	80047c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f00c fba2 	bl	8010f04 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f000 f950 	bl	8004a78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6812      	ldr	r2, [r2, #0]
 80047fa:	68d2      	ldr	r2, [r2, #12]
 80047fc:	f042 0201 	orr.w	r2, r2, #1
 8004800:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6812      	ldr	r2, [r2, #0]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	f042 0201 	orr.w	r2, r2, #1
 8004810:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr

0800481e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d122      	bne.n	800487a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b02      	cmp	r3, #2
 8004840:	d11b      	bne.n	800487a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f06f 0202 	mvn.w	r2, #2
 800484a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	f003 0303 	and.w	r3, r3, #3
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f8ed 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 8004866:	e005      	b.n	8004874 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f8e0 	bl	8004a2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f8ef 	bl	8004a52 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	691b      	ldr	r3, [r3, #16]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b04      	cmp	r3, #4
 8004886:	d122      	bne.n	80048ce <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b04      	cmp	r3, #4
 8004894:	d11b      	bne.n	80048ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f06f 0204 	mvn.w	r2, #4
 800489e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f8c3 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 80048ba:	e005      	b.n	80048c8 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f8b6 	bl	8004a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f8c5 	bl	8004a52 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d122      	bne.n	8004922 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f003 0308 	and.w	r3, r3, #8
 80048e6:	2b08      	cmp	r3, #8
 80048e8:	d11b      	bne.n	8004922 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f06f 0208 	mvn.w	r2, #8
 80048f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2204      	movs	r2, #4
 80048f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	69db      	ldr	r3, [r3, #28]
 8004900:	f003 0303 	and.w	r3, r3, #3
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 f899 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 800490e:	e005      	b.n	800491c <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 f88c 	bl	8004a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f89b 	bl	8004a52 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b10      	cmp	r3, #16
 800492e:	d122      	bne.n	8004976 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f003 0310 	and.w	r3, r3, #16
 800493a:	2b10      	cmp	r3, #16
 800493c:	d11b      	bne.n	8004976 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f06f 0210 	mvn.w	r2, #16
 8004946:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2208      	movs	r2, #8
 800494c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f86f 	bl	8004a40 <HAL_TIM_IC_CaptureCallback>
 8004962:	e005      	b.n	8004970 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f862 	bl	8004a2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f871 	bl	8004a52 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b01      	cmp	r3, #1
 8004982:	d10e      	bne.n	80049a2 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b01      	cmp	r3, #1
 8004990:	d107      	bne.n	80049a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f06f 0201 	mvn.w	r2, #1
 800499a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f00c f8f7 	bl	8010b90 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ac:	2b80      	cmp	r3, #128	; 0x80
 80049ae:	d10e      	bne.n	80049ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ba:	2b80      	cmp	r3, #128	; 0x80
 80049bc:	d107      	bne.n	80049ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f8ce 	bl	8004b6a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d8:	2b40      	cmp	r3, #64	; 0x40
 80049da:	d10e      	bne.n	80049fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e6:	2b40      	cmp	r3, #64	; 0x40
 80049e8:	d107      	bne.n	80049fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f835 	bl	8004a64 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b20      	cmp	r3, #32
 8004a06:	d10e      	bne.n	8004a26 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	f003 0320 	and.w	r3, r3, #32
 8004a12:	2b20      	cmp	r3, #32
 8004a14:	d107      	bne.n	8004a26 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f06f 0220 	mvn.w	r2, #32
 8004a1e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f899 	bl	8004b58 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004a26:	bf00      	nop
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr

08004a40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bc80      	pop	{r7}
 8004a62:	4770      	bx	lr

08004a64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
	...

08004a78 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a2e      	ldr	r2, [pc, #184]	; (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00f      	beq.n	8004ab4 <TIM_Base_SetConfig+0x3c>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a9a:	d00b      	beq.n	8004ab4 <TIM_Base_SetConfig+0x3c>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a2b      	ldr	r2, [pc, #172]	; (8004b4c <TIM_Base_SetConfig+0xd4>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d007      	beq.n	8004ab4 <TIM_Base_SetConfig+0x3c>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a2a      	ldr	r2, [pc, #168]	; (8004b50 <TIM_Base_SetConfig+0xd8>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d003      	beq.n	8004ab4 <TIM_Base_SetConfig+0x3c>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a29      	ldr	r2, [pc, #164]	; (8004b54 <TIM_Base_SetConfig+0xdc>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d108      	bne.n	8004ac6 <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a1f      	ldr	r2, [pc, #124]	; (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00f      	beq.n	8004aee <TIM_Base_SetConfig+0x76>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad4:	d00b      	beq.n	8004aee <TIM_Base_SetConfig+0x76>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a1c      	ldr	r2, [pc, #112]	; (8004b4c <TIM_Base_SetConfig+0xd4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d007      	beq.n	8004aee <TIM_Base_SetConfig+0x76>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a1b      	ldr	r2, [pc, #108]	; (8004b50 <TIM_Base_SetConfig+0xd8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_Base_SetConfig+0x76>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a1a      	ldr	r2, [pc, #104]	; (8004b54 <TIM_Base_SetConfig+0xdc>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b06:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a07      	ldr	r2, [pc, #28]	; (8004b48 <TIM_Base_SetConfig+0xd0>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d103      	bne.n	8004b38 <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	615a      	str	r2, [r3, #20]
}
 8004b3e:	bf00      	nop
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	40012c00 	.word	0x40012c00
 8004b4c:	40000400 	.word	0x40000400
 8004b50:	40000800 	.word	0x40000800
 8004b54:	40000c00 	.word	0x40000c00

08004b58 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bc80      	pop	{r7}
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bc80      	pop	{r7}
 8004b7a:	4770      	bx	lr

08004b7c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e03f      	b.n	8004c0e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f00c f9cc 	bl	8010f40 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2224      	movs	r2, #36	; 0x24
 8004bac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6812      	ldr	r2, [r2, #0]
 8004bb8:	68d2      	ldr	r2, [r2, #12]
 8004bba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bbe:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fabf 	bl	8005144 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6812      	ldr	r2, [r2, #0]
 8004bce:	6912      	ldr	r2, [r2, #16]
 8004bd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	6952      	ldr	r2, [r2, #20]
 8004be0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004be4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6812      	ldr	r2, [r2, #0]
 8004bee:	68d2      	ldr	r2, [r2, #12]
 8004bf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2220      	movs	r2, #32
 8004c08:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b088      	sub	sp, #32
 8004c1a:	af02      	add	r7, sp, #8
 8004c1c:	60f8      	str	r0, [r7, #12]
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	603b      	str	r3, [r7, #0]
 8004c22:	4613      	mov	r3, r2
 8004c24:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	2b20      	cmp	r3, #32
 8004c34:	f040 8082 	bne.w	8004d3c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <HAL_UART_Transmit+0x2e>
 8004c3e:	88fb      	ldrh	r3, [r7, #6]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d101      	bne.n	8004c48 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e07a      	b.n	8004d3e <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_UART_Transmit+0x40>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e073      	b.n	8004d3e <HAL_UART_Transmit+0x128>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2221      	movs	r2, #33	; 0x21
 8004c68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004c6c:	f7fb fb36 	bl	80002dc <HAL_GetTick>
 8004c70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	88fa      	ldrh	r2, [r7, #6]
 8004c76:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	88fa      	ldrh	r2, [r7, #6]
 8004c7c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004c7e:	e041      	b.n	8004d04 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	3b01      	subs	r3, #1
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c96:	d121      	bne.n	8004cdc <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 f9d2 	bl	800504c <UART_WaitOnFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e045      	b.n	8004d3e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	8812      	ldrh	r2, [r2, #0]
 8004cbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d103      	bne.n	8004cd4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	3302      	adds	r3, #2
 8004cd0:	60bb      	str	r3, [r7, #8]
 8004cd2:	e017      	b.n	8004d04 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	60bb      	str	r3, [r7, #8]
 8004cda:	e013      	b.n	8004d04 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	2180      	movs	r1, #128	; 0x80
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f9b0 	bl	800504c <UART_WaitOnFlagUntilTimeout>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e023      	b.n	8004d3e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	1c59      	adds	r1, r3, #1
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1b8      	bne.n	8004c80 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2200      	movs	r2, #0
 8004d16:	2140      	movs	r1, #64	; 0x40
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 f997 	bl	800504c <UART_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e00a      	b.n	8004d3e <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e000      	b.n	8004d3e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8004d3c:	2302      	movs	r3, #2
  }
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	4613      	mov	r3, r2
 8004d54:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d166      	bne.n	8004e30 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <HAL_UART_Receive_DMA+0x26>
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e05f      	b.n	8004e32 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_UART_Receive_DMA+0x38>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e058      	b.n	8004e32 <HAL_UART_Receive_DMA+0xea>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	88fa      	ldrh	r2, [r7, #6]
 8004d92:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2222      	movs	r2, #34	; 0x22
 8004d9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da6:	4a25      	ldr	r2, [pc, #148]	; (8004e3c <HAL_UART_Receive_DMA+0xf4>)
 8004da8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dae:	4a24      	ldr	r2, [pc, #144]	; (8004e40 <HAL_UART_Receive_DMA+0xf8>)
 8004db0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db6:	4a23      	ldr	r2, [pc, #140]	; (8004e44 <HAL_UART_Receive_DMA+0xfc>)
 8004db8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8004dc2:	f107 0308 	add.w	r3, r7, #8
 8004dc6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	f7fb fc4d 	bl	8000678 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004dde:	2300      	movs	r3, #0
 8004de0:	613b      	str	r3, [r7, #16]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	613b      	str	r3, [r7, #16]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	613b      	str	r3, [r7, #16]
 8004df2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	6812      	ldr	r2, [r2, #0]
 8004e04:	68d2      	ldr	r2, [r2, #12]
 8004e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e0a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	6812      	ldr	r2, [r2, #0]
 8004e14:	6952      	ldr	r2, [r2, #20]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	6812      	ldr	r2, [r2, #0]
 8004e24:	6952      	ldr	r2, [r2, #20]
 8004e26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e2a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	e000      	b.n	8004e32 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004e30:	2302      	movs	r3, #2
  }
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	08004f35 	.word	0x08004f35
 8004e40:	08004f9d 	.word	0x08004f9d
 8004e44:	08004fb9 	.word	0x08004fb9

08004e48 <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	bf14      	ite	ne
 8004e62:	2301      	movne	r3, #1
 8004e64:	2300      	moveq	r3, #0
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b21      	cmp	r3, #33	; 0x21
 8004e74:	d116      	bne.n	8004ea4 <HAL_UART_DMAStop+0x5c>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d013      	beq.n	8004ea4 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	6952      	ldr	r2, [r2, #20]
 8004e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e8a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d004      	beq.n	8004e9e <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7fb fc4c 	bl	8000736 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f91e 	bl	80050e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bf14      	ite	ne
 8004eb2:	2301      	movne	r3, #1
 8004eb4:	2300      	moveq	r3, #0
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b22      	cmp	r3, #34	; 0x22
 8004ec4:	d116      	bne.n	8004ef4 <HAL_UART_DMAStop+0xac>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d013      	beq.n	8004ef4 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6812      	ldr	r2, [r2, #0]
 8004ed4:	6952      	ldr	r2, [r2, #20]
 8004ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eda:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d004      	beq.n	8004eee <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fb fc24 	bl	8000736 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f90b 	bl	800510a <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b083      	sub	sp, #12
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr

08004f10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr

08004f22 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b083      	sub	sp, #12
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bc80      	pop	{r7}
 8004f32:	4770      	bx	lr

08004f34 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0320 	and.w	r3, r3, #32
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d11e      	bne.n	8004f8e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	6812      	ldr	r2, [r2, #0]
 8004f5e:	68d2      	ldr	r2, [r2, #12]
 8004f60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f64:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	6812      	ldr	r2, [r2, #0]
 8004f6e:	6952      	ldr	r2, [r2, #20]
 8004f70:	f022 0201 	bic.w	r2, r2, #1
 8004f74:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	6812      	ldr	r2, [r2, #0]
 8004f7e:	6952      	ldr	r2, [r2, #20]
 8004f80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f84:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f7ff ffb5 	bl	8004efe <HAL_UART_RxCpltCallback>
}
 8004f94:	bf00      	nop
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa8:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f7ff ffb0 	bl	8004f10 <HAL_UART_RxHalfCpltCallback>
}
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	bf14      	ite	ne
 8004fd8:	2301      	movne	r3, #1
 8004fda:	2300      	moveq	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b21      	cmp	r3, #33	; 0x21
 8004fea:	d108      	bne.n	8004ffe <UART_DMAError+0x46>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d005      	beq.n	8004ffe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004ff8:	68b8      	ldr	r0, [r7, #8]
 8004ffa:	f000 f871 	bl	80050e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005008:	2b00      	cmp	r3, #0
 800500a:	bf14      	ite	ne
 800500c:	2301      	movne	r3, #1
 800500e:	2300      	moveq	r3, #0
 8005010:	b2db      	uxtb	r3, r3
 8005012:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b22      	cmp	r3, #34	; 0x22
 800501e:	d108      	bne.n	8005032 <UART_DMAError+0x7a>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	2200      	movs	r2, #0
 800502a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800502c:	68b8      	ldr	r0, [r7, #8]
 800502e:	f000 f86c 	bl	800510a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005036:	f043 0210 	orr.w	r2, r3, #16
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800503e:	68b8      	ldr	r0, [r7, #8]
 8005040:	f7ff ff6f 	bl	8004f22 <HAL_UART_ErrorCallback>
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	4613      	mov	r3, r2
 800505a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800505c:	e02c      	b.n	80050b8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005064:	d028      	beq.n	80050b8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d007      	beq.n	800507c <UART_WaitOnFlagUntilTimeout+0x30>
 800506c:	f7fb f936 	bl	80002dc <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	1ad2      	subs	r2, r2, r3
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	429a      	cmp	r2, r3
 800507a:	d91d      	bls.n	80050b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	68d2      	ldr	r2, [r2, #12]
 8005086:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800508a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	6812      	ldr	r2, [r2, #0]
 8005094:	6952      	ldr	r2, [r2, #20]
 8005096:	f022 0201 	bic.w	r2, r2, #1
 800509a:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e00f      	b.n	80050d8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	401a      	ands	r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	bf0c      	ite	eq
 80050c8:	2301      	moveq	r3, #1
 80050ca:	2300      	movne	r3, #0
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	461a      	mov	r2, r3
 80050d0:	79fb      	ldrb	r3, [r7, #7]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d0c3      	beq.n	800505e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80050d6:	2300      	movs	r3, #0
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	68d2      	ldr	r2, [r2, #12]
 80050f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80050f6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr

0800510a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	6812      	ldr	r2, [r2, #0]
 800511a:	68d2      	ldr	r2, [r2, #12]
 800511c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005120:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	6952      	ldr	r2, [r2, #20]
 800512c:	f022 0201 	bic.w	r2, r2, #1
 8005130:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr

08005144 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800514c:	2300      	movs	r3, #0
 800514e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	6812      	ldr	r2, [r2, #0]
 8005158:	6912      	ldr	r2, [r2, #16]
 800515a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	68d2      	ldr	r2, [r2, #12]
 8005162:	430a      	orrs	r2, r1
 8005164:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4313      	orrs	r3, r2
 800517a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800518a:	f023 030c 	bic.w	r3, r3, #12
 800518e:	68f9      	ldr	r1, [r7, #12]
 8005190:	430b      	orrs	r3, r1
 8005192:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6812      	ldr	r2, [r2, #0]
 800519c:	6952      	ldr	r2, [r2, #20]
 800519e:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6992      	ldr	r2, [r2, #24]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a6f      	ldr	r2, [pc, #444]	; (800536c <UART_SetConfig+0x228>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d16b      	bne.n	800528c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681c      	ldr	r4, [r3, #0]
 80051b8:	f7fd ff78 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 80051bc:	4602      	mov	r2, r0
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	009a      	lsls	r2, r3, #2
 80051c6:	441a      	add	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d2:	4a67      	ldr	r2, [pc, #412]	; (8005370 <UART_SetConfig+0x22c>)
 80051d4:	fba2 2303 	umull	r2, r3, r2, r3
 80051d8:	095b      	lsrs	r3, r3, #5
 80051da:	011d      	lsls	r5, r3, #4
 80051dc:	f7fd ff66 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 80051e0:	4602      	mov	r2, r0
 80051e2:	4613      	mov	r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4413      	add	r3, r2
 80051e8:	009a      	lsls	r2, r3, #2
 80051ea:	441a      	add	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80051f6:	f7fd ff59 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 80051fa:	4602      	mov	r2, r0
 80051fc:	4613      	mov	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	009a      	lsls	r2, r3, #2
 8005204:	441a      	add	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005210:	4a57      	ldr	r2, [pc, #348]	; (8005370 <UART_SetConfig+0x22c>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	095b      	lsrs	r3, r3, #5
 8005218:	2264      	movs	r2, #100	; 0x64
 800521a:	fb02 f303 	mul.w	r3, r2, r3
 800521e:	1af3      	subs	r3, r6, r3
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	3332      	adds	r3, #50	; 0x32
 8005224:	4a52      	ldr	r2, [pc, #328]	; (8005370 <UART_SetConfig+0x22c>)
 8005226:	fba2 2303 	umull	r2, r3, r2, r3
 800522a:	095b      	lsrs	r3, r3, #5
 800522c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005230:	441d      	add	r5, r3
 8005232:	f7fd ff3b 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 8005236:	4602      	mov	r2, r0
 8005238:	4613      	mov	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	009a      	lsls	r2, r3, #2
 8005240:	441a      	add	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	fbb2 f6f3 	udiv	r6, r2, r3
 800524c:	f7fd ff2e 	bl	80030ac <HAL_RCC_GetPCLK2Freq>
 8005250:	4602      	mov	r2, r0
 8005252:	4613      	mov	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4413      	add	r3, r2
 8005258:	009a      	lsls	r2, r3, #2
 800525a:	441a      	add	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	fbb2 f3f3 	udiv	r3, r2, r3
 8005266:	4a42      	ldr	r2, [pc, #264]	; (8005370 <UART_SetConfig+0x22c>)
 8005268:	fba2 2303 	umull	r2, r3, r2, r3
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	2264      	movs	r2, #100	; 0x64
 8005270:	fb02 f303 	mul.w	r3, r2, r3
 8005274:	1af3      	subs	r3, r6, r3
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	3332      	adds	r3, #50	; 0x32
 800527a:	4a3d      	ldr	r2, [pc, #244]	; (8005370 <UART_SetConfig+0x22c>)
 800527c:	fba2 2303 	umull	r2, r3, r2, r3
 8005280:	095b      	lsrs	r3, r3, #5
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	442b      	add	r3, r5
 8005288:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800528a:	e06a      	b.n	8005362 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681c      	ldr	r4, [r3, #0]
 8005290:	f7fd fef8 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 8005294:	4602      	mov	r2, r0
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	009a      	lsls	r2, r3, #2
 800529e:	441a      	add	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052aa:	4a31      	ldr	r2, [pc, #196]	; (8005370 <UART_SetConfig+0x22c>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	095b      	lsrs	r3, r3, #5
 80052b2:	011d      	lsls	r5, r3, #4
 80052b4:	f7fd fee6 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 80052b8:	4602      	mov	r2, r0
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	009a      	lsls	r2, r3, #2
 80052c2:	441a      	add	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80052ce:	f7fd fed9 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 80052d2:	4602      	mov	r2, r0
 80052d4:	4613      	mov	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	009a      	lsls	r2, r3, #2
 80052dc:	441a      	add	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e8:	4a21      	ldr	r2, [pc, #132]	; (8005370 <UART_SetConfig+0x22c>)
 80052ea:	fba2 2303 	umull	r2, r3, r2, r3
 80052ee:	095b      	lsrs	r3, r3, #5
 80052f0:	2264      	movs	r2, #100	; 0x64
 80052f2:	fb02 f303 	mul.w	r3, r2, r3
 80052f6:	1af3      	subs	r3, r6, r3
 80052f8:	011b      	lsls	r3, r3, #4
 80052fa:	3332      	adds	r3, #50	; 0x32
 80052fc:	4a1c      	ldr	r2, [pc, #112]	; (8005370 <UART_SetConfig+0x22c>)
 80052fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005302:	095b      	lsrs	r3, r3, #5
 8005304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005308:	441d      	add	r5, r3
 800530a:	f7fd febb 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 800530e:	4602      	mov	r2, r0
 8005310:	4613      	mov	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4413      	add	r3, r2
 8005316:	009a      	lsls	r2, r3, #2
 8005318:	441a      	add	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	fbb2 f6f3 	udiv	r6, r2, r3
 8005324:	f7fd feae 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 8005328:	4602      	mov	r2, r0
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	009a      	lsls	r2, r3, #2
 8005332:	441a      	add	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	fbb2 f3f3 	udiv	r3, r2, r3
 800533e:	4a0c      	ldr	r2, [pc, #48]	; (8005370 <UART_SetConfig+0x22c>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	2264      	movs	r2, #100	; 0x64
 8005348:	fb02 f303 	mul.w	r3, r2, r3
 800534c:	1af3      	subs	r3, r6, r3
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	3332      	adds	r3, #50	; 0x32
 8005352:	4a07      	ldr	r2, [pc, #28]	; (8005370 <UART_SetConfig+0x22c>)
 8005354:	fba2 2303 	umull	r2, r3, r2, r3
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	f003 030f 	and.w	r3, r3, #15
 800535e:	442b      	add	r3, r5
 8005360:	60a3      	str	r3, [r4, #8]
}
 8005362:	bf00      	nop
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800536a:	bf00      	nop
 800536c:	40013800 	.word	0x40013800
 8005370:	51eb851f 	.word	0x51eb851f

08005374 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005374:	b084      	sub	sp, #16
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
 800537e:	f107 0014 	add.w	r0, r7, #20
 8005382:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	60da      	str	r2, [r3, #12]
  
  /* Reset after a PHY select and set Host mode */
  USB_CoreReset(USBx);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 fdde 	bl	8005f54 <USB_CoreReset>
  
  /* Deactivate the power down*/
  USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800539e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3708      	adds	r7, #8
 80053a6:	46bd      	mov	sp, r7
 80053a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053ac:	b004      	add	sp, #16
 80053ae:	4770      	bx	lr

080053b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f043 0201 	orr.w	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr

080053d0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f023 0201 	bic.w	r2, r3, #1
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr

080053f0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_ModeTypeDef mode)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b082      	sub	sp, #8
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	460b      	mov	r3, r1
 80053fa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	60da      	str	r2, [r3, #12]
  
  if ( mode == USB_HOST_MODE)
 8005408:	78fb      	ldrb	r3, [r7, #3]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d106      	bne.n	800541c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	60da      	str	r2, [r3, #12]
 800541a:	e008      	b.n	800542e <USB_SetCurrentMode+0x3e>
  }
  else if (mode == USB_DEVICE_MODE)
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d105      	bne.n	800542e <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 800542e:	2032      	movs	r0, #50	; 0x32
 8005430:	f7fa ff5e 	bl	80002f0 <HAL_Delay>
  
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
	...

08005440 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 800544a:	2300      	movs	r3, #0
 800544c:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)(num << 6)); 
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	019b      	lsls	r3, r3, #6
 8005452:	f043 0220 	orr.w	r2, r3, #32
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3301      	adds	r3, #1
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4a08      	ldr	r2, [pc, #32]	; (8005484 <USB_FlushTxFifo+0x44>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d901      	bls.n	800546c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e006      	b.n	800547a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b20      	cmp	r3, #32
 8005476:	d0f0      	beq.n	800545a <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr
 8005484:	00030d40 	.word	0x00030d40

08005488 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005490:	2300      	movs	r3, #0
 8005492:	60fb      	str	r3, [r7, #12]
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2210      	movs	r2, #16
 8005498:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3301      	adds	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4a08      	ldr	r2, [pc, #32]	; (80054c4 <USB_FlushRxFifo+0x3c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d901      	bls.n	80054ac <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e006      	b.n	80054ba <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	f003 0310 	and.w	r3, r3, #16
 80054b4:	2b10      	cmp	r3, #16
 80054b6:	d0f0      	beq.n	800549a <USB_FlushRxFifo+0x12>
  
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	bc80      	pop	{r7}
 80054c2:	4770      	bx	lr
 80054c4:	00030d40 	.word	0x00030d40

080054c8 <USB_WritePacket>:
  * @param  ch_ep_num : endpoint or host channel number
  * @param  len : Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	4611      	mov	r1, r2
 80054d4:	461a      	mov	r2, r3
 80054d6:	460b      	mov	r3, r1
 80054d8:	71fb      	strb	r3, [r7, #7]
 80054da:	4613      	mov	r3, r2
 80054dc:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0 , index = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	613b      	str	r3, [r7, #16]
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  count32b =  (len + 3) / 4;
 80054e6:	88bb      	ldrh	r3, [r7, #4]
 80054e8:	3303      	adds	r3, #3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	da00      	bge.n	80054f0 <USB_WritePacket+0x28>
 80054ee:	3303      	adds	r3, #3
 80054f0:	109b      	asrs	r3, r3, #2
 80054f2:	613b      	str	r3, [r7, #16]
  for (index = 0; index < count32b; index++, src += 4)
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
 80054f8:	e00f      	b.n	800551a <USB_WritePacket+0x52>
  {
    USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80054fa:	79fb      	ldrb	r3, [r7, #7]
 80054fc:	031a      	lsls	r2, r3, #12
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4413      	add	r3, r2
 8005502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005506:	461a      	mov	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6013      	str	r3, [r2, #0]
  for (index = 0; index < count32b; index++, src += 4)
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	3301      	adds	r3, #1
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	3304      	adds	r3, #4
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	429a      	cmp	r2, r3
 8005520:	d3eb      	bcc.n	80054fa <USB_WritePacket+0x32>
  }
  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	371c      	adds	r7, #28
 8005528:	46bd      	mov	sp, r7
 800552a:	bc80      	pop	{r7}
 800552c:	4770      	bx	lr

0800552e <USB_ReadPacket>:
  * @param  dest : destination pointer
  * @param  len : Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800552e:	b480      	push	{r7}
 8005530:	b087      	sub	sp, #28
 8005532:	af00      	add	r7, sp, #0
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	4613      	mov	r3, r2
 800553a:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 800553c:	2300      	movs	r3, #0
 800553e:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 8005540:	88fb      	ldrh	r3, [r7, #6]
 8005542:	3303      	adds	r3, #3
 8005544:	2b00      	cmp	r3, #0
 8005546:	da00      	bge.n	800554a <USB_ReadPacket+0x1c>
 8005548:	3303      	adds	r3, #3
 800554a:	109b      	asrs	r3, r3, #2
 800554c:	613b      	str	r3, [r7, #16]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  for ( index = 0; index < count32b; index++, dest += 4 )
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]
 8005552:	e00b      	b.n	800556c <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	601a      	str	r2, [r3, #0]
  for ( index = 0; index < count32b; index++, dest += 4 )
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	3301      	adds	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	3304      	adds	r3, #4
 800556a:	60bb      	str	r3, [r7, #8]
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	429a      	cmp	r2, r3
 8005572:	d3ef      	bcc.n	8005554 <USB_ReadPacket+0x26>
    
  }
  return ((void *)dest);
 8005574:	68bb      	ldr	r3, [r7, #8]
}
 8005576:	4618      	mov	r0, r3
 8005578:	371c      	adds	r7, #28
 800557a:	46bd      	mov	sp, r7
 800557c:	bc80      	pop	{r7}
 800557e:	4770      	bx	lr

08005580 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005588:	2300      	movs	r3, #0
 800558a:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->GINTSTS;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	695b      	ldr	r3, [r3, #20]
 8005590:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	4013      	ands	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800559c:	68fb      	ldr	r3, [r7, #12]
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr

080055a8 <USB_GetMode>:
  *          This parameter can be one of the these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return ((USBx->GINTSTS ) & 0x1);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	f003 0301 	and.w	r3, r3, #1
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr
	...

080055c4 <USB_HostInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055c4:	b084      	sub	sp, #16
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b084      	sub	sp, #16
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	f107 001c 	add.w	r0, r7, #28
 80055d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t index = 0;
 80055d6:	2300      	movs	r3, #0
 80055d8:	60fb      	str	r3, [r7, #12]
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80055e0:	461a      	mov	r2, r3
 80055e2:	2300      	movs	r3, #0
 80055e4:	6013      	str	r3, [r2, #0]
  
  /* no VBUS sensing*/
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSASEN);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ea:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &=~ (USB_OTG_GCCFG_VBUSBSEN);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Disable the FS/LS support mode only */
  if((cfg.speed == USB_OTG_SPEED_FULL)&&
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	2b03      	cmp	r3, #3
 8005602:	d10f      	bne.n	8005624 <USB_HostInit+0x60>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800560a:	d00b      	beq.n	8005624 <USB_HostInit+0x60>
     (USBx != USB_OTG_FS))
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS; 
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005612:	461a      	mov	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f043 0304 	orr.w	r3, r3, #4
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	e00a      	b.n	800563a <USB_HostInit+0x76>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);  
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800562a:	461a      	mov	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f023 0304 	bic.w	r3, r3, #4
 8005638:	6013      	str	r3, [r2, #0]
  }
  
  /* Make sure the FIFOs are flushed. */
  USB_FlushTxFifo(USBx, 0x10 ); /* all Tx FIFOs */
 800563a:	2110      	movs	r1, #16
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f7ff feff 	bl	8005440 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7ff ff20 	bl	8005488 <USB_FlushRxFifo>
  
  /* Clear all pending HC Interrupts */
  for (index = 0; index < cfg.Host_channels; index++)
 8005648:	2300      	movs	r3, #0
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	e015      	b.n	800567a <USB_HostInit+0xb6>
  {
    USBx_HC(index)->HCINT = 0xFFFFFFFF;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	015a      	lsls	r2, r3, #5
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4413      	add	r3, r2
 8005656:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800565a:	461a      	mov	r2, r3
 800565c:	f04f 33ff 	mov.w	r3, #4294967295
 8005660:	6093      	str	r3, [r2, #8]
    USBx_HC(index)->HCINTMSK = 0;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	015a      	lsls	r2, r3, #5
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4413      	add	r3, r2
 800566a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800566e:	461a      	mov	r2, r3
 8005670:	2300      	movs	r3, #0
 8005672:	60d3      	str	r3, [r2, #12]
  for (index = 0; index < cfg.Host_channels; index++)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	3301      	adds	r3, #1
 8005678:	60fb      	str	r3, [r7, #12]
 800567a:	6a3a      	ldr	r2, [r7, #32]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	429a      	cmp	r2, r3
 8005680:	d8e5      	bhi.n	800564e <USB_HostInit+0x8a>
  }
  
  /* Enable VBUS driving */
  USB_DriveVbus(USBx, 1);
 8005682:	2101      	movs	r1, #1
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f893 	bl	80057b0 <USB_DriveVbus>
  
  HAL_Delay(200);
 800568a:	20c8      	movs	r0, #200	; 0xc8
 800568c:	f7fa fe30 	bl	80002f0 <HAL_Delay>
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	619a      	str	r2, [r3, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFF;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f04f 32ff 	mov.w	r2, #4294967295
 800569c:	615a      	str	r2, [r3, #20]
  
  if(USBx == USB_OTG_FS)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056a4:	d109      	bne.n	80056ba <USB_HostInit+0xf6>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = (uint32_t )0x80; 
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2280      	movs	r2, #128	; 0x80
 80056aa:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60 << 16)& USB_OTG_NPTXFD) | 0x80);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a0d      	ldr	r2, [pc, #52]	; (80056e4 <USB_HostInit+0x120>)
 80056b0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40 << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a0c      	ldr	r2, [pc, #48]	; (80056e8 <USB_HostInit+0x124>)
 80056b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }
  
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	f043 0210 	orr.w	r2, r3, #16
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	619a      	str	r2, [r3, #24]
  
  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	4b08      	ldr	r3, [pc, #32]	; (80056ec <USB_HostInit+0x128>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             |USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);
  
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056de:	b004      	add	sp, #16
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	00600080 	.word	0x00600080
 80056e8:	004000e0 	.word	0x004000e0
 80056ec:	a3200008 	.word	0xa3200008

080056f0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock 
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock 
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005702:	461a      	mov	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f023 0303 	bic.w	r3, r3, #3
 8005710:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (freq & USB_OTG_HCFG_FSLSPCS);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005718:	4619      	mov	r1, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	78fb      	ldrb	r3, [r7, #3]
 8005724:	f003 0303 	and.w	r3, r3, #3
 8005728:	4313      	orrs	r3, r2
 800572a:	600b      	str	r3, [r1, #0]
  
  if (freq ==  HCFG_48_MHZ)
 800572c:	78fb      	ldrb	r3, [r7, #3]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d107      	bne.n	8005742 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = (uint32_t)48000;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005738:	461a      	mov	r2, r3
 800573a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800573e:	6053      	str	r3, [r2, #4]
 8005740:	e009      	b.n	8005756 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq ==  HCFG_6_MHZ)
 8005742:	78fb      	ldrb	r3, [r7, #3]
 8005744:	2b02      	cmp	r3, #2
 8005746:	d106      	bne.n	8005756 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = (uint32_t)6000;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800574e:	461a      	mov	r2, r3
 8005750:	f241 7370 	movw	r3, #6000	; 0x1770
 8005754:	6053      	str	r3, [r2, #4]
  }
  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	bc80      	pop	{r7}
 8005760:	4770      	bx	lr

08005762 <USB_ResetPort>:
  * @retval HAL status
  * @note : (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b084      	sub	sp, #16
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	60fb      	str	r3, [r7, #12]
  
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800577e:	60fb      	str	r3, [r7, #12]
    USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);  
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005786:	461a      	mov	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800578e:	6013      	str	r3, [r2, #0]
  HAL_Delay (10);                                /* See Note #1 */
 8005790:	200a      	movs	r0, #10
 8005792:	f7fa fdad 	bl	80002f0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0); 
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800579c:	461a      	mov	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057a4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <USB_DriveVbus>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t hprt0 = 0;
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60fb      	str	r3, [r7, #12]
  hprt0 &= ~(USB_OTG_HPRT_PENA    | USB_OTG_HPRT_PCDET |\
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80057d0:	60fb      	str	r3, [r7, #12]
          USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );
  
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0 ) && (state == 1 ))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <USB_DriveVbus+0x42>
 80057dc:	78fb      	ldrb	r3, [r7, #3]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d107      	bne.n	80057f2 <USB_DriveVbus+0x42>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80057e8:	461a      	mov	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057f0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0 ))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fc:	d10a      	bne.n	8005814 <USB_DriveVbus+0x64>
 80057fe:	78fb      	ldrb	r3, [r7, #3]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d107      	bne.n	8005814 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800580a:	461a      	mov	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005812:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr

08005820 <USB_GetHostSpeed>:
  *          This parameter can be one of the these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  __IO uint32_t hprt0 = 0;
 8005828:	2300      	movs	r3, #0
 800582a:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  hprt0 = USBx_HPRT0;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60fb      	str	r3, [r7, #12]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	0c5b      	lsrs	r3, r3, #17
 800583a:	f003 0303 	and.w	r3, r3, #3
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx : Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	b29b      	uxth	r3, r3
}
 800585a:	4618      	mov	r0, r3
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	bc80      	pop	{r7}
 8005862:	4770      	bx	lr

08005864 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	4608      	mov	r0, r1
 800586e:	4611      	mov	r1, r2
 8005870:	461a      	mov	r2, r3
 8005872:	4603      	mov	r3, r0
 8005874:	70fb      	strb	r3, [r7, #3]
 8005876:	460b      	mov	r3, r1
 8005878:	70bb      	strb	r3, [r7, #2]
 800587a:	4613      	mov	r3, r2
 800587c:	707b      	strb	r3, [r7, #1]
  /* Clear old interrupt conditions for this host channel. */
  USBx_HC(ch_num)->HCINT = 0xFFFFFFFF;
 800587e:	78fb      	ldrb	r3, [r7, #3]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4413      	add	r3, r2
 8005886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800588a:	461a      	mov	r2, r3
 800588c:	f04f 33ff 	mov.w	r3, #4294967295
 8005890:	6093      	str	r3, [r2, #8]
  
  /* Enable channel interrupts required for this transfer. */
  switch (ep_type) 
 8005892:	7d3b      	ldrb	r3, [r7, #20]
 8005894:	2b03      	cmp	r3, #3
 8005896:	d870      	bhi.n	800597a <USB_HC_Init+0x116>
 8005898:	a201      	add	r2, pc, #4	; (adr r2, 80058a0 <USB_HC_Init+0x3c>)
 800589a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589e:	bf00      	nop
 80058a0:	080058b1 	.word	0x080058b1
 80058a4:	08005931 	.word	0x08005931
 80058a8:	080058b1 	.word	0x080058b1
 80058ac:	080058f1 	.word	0x080058f1
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 80058b0:	78fb      	ldrb	r3, [r7, #3]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058bc:	461a      	mov	r2, r3
 80058be:	f240 439d 	movw	r3, #1181	; 0x49d
 80058c2:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |\
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_NAKM ;
  
    if (epnum & 0x80) 
 80058c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	da51      	bge.n	8005970 <USB_HC_Init+0x10c>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80058cc:	78fb      	ldrb	r3, [r7, #3]
 80058ce:	015a      	lsls	r2, r3, #5
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4413      	add	r3, r2
 80058d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d8:	4619      	mov	r1, r3
 80058da:	78fb      	ldrb	r3, [r7, #3]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058ec:	60cb      	str	r3, [r1, #12]
    }
    break;
 80058ee:	e03f      	b.n	8005970 <USB_HC_Init+0x10c>
  
  case EP_TYPE_INTR:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	015a      	lsls	r2, r3, #5
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4413      	add	r3, r2
 80058f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058fc:	461a      	mov	r2, r3
 80058fe:	f240 639d 	movw	r3, #1693	; 0x69d
 8005902:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |\
                                USB_OTG_HCINTMSK_NAKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;
    
    if (epnum & 0x80) 
 8005904:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005908:	2b00      	cmp	r3, #0
 800590a:	da33      	bge.n	8005974 <USB_HC_Init+0x110>
    {
      USBx_HC(ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800590c:	78fb      	ldrb	r3, [r7, #3]
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4413      	add	r3, r2
 8005914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005918:	4619      	mov	r1, r3
 800591a:	78fb      	ldrb	r3, [r7, #3]
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4413      	add	r3, r2
 8005922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800592c:	60cb      	str	r3, [r1, #12]
    }
    
    break;
 800592e:	e021      	b.n	8005974 <USB_HC_Init+0x110>
  
  case EP_TYPE_ISOC:
    USBx_HC(ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |\
 8005930:	78fb      	ldrb	r3, [r7, #3]
 8005932:	015a      	lsls	r2, r3, #5
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4413      	add	r3, r2
 8005938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800593c:	461a      	mov	r2, r3
 800593e:	f240 2325 	movw	r3, #549	; 0x225
 8005942:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |\
                                USB_OTG_HCINTMSK_AHBERR |\
                                USB_OTG_HCINTMSK_FRMORM ;
    
    if (epnum & 0x80) 
 8005944:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005948:	2b00      	cmp	r3, #0
 800594a:	da15      	bge.n	8005978 <USB_HC_Init+0x114>
    {
      USBx_HC(ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4413      	add	r3, r2
 8005954:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005958:	4619      	mov	r1, r3
 800595a:	78fb      	ldrb	r3, [r7, #3]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4413      	add	r3, r2
 8005962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800596c:	60cb      	str	r3, [r1, #12]
    }
    break;
 800596e:	e003      	b.n	8005978 <USB_HC_Init+0x114>
    break;
 8005970:	bf00      	nop
 8005972:	e002      	b.n	800597a <USB_HC_Init+0x116>
    break;
 8005974:	bf00      	nop
 8005976:	e000      	b.n	800597a <USB_HC_Init+0x116>
    break;
 8005978:	bf00      	nop
  }
  
  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= (1 << ch_num);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005980:	4618      	mov	r0, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	78fa      	ldrb	r2, [r7, #3]
 800598c:	2101      	movs	r1, #1
 800598e:	fa01 f202 	lsl.w	r2, r1, r2
 8005992:	4313      	orrs	r3, r2
 8005994:	6183      	str	r3, [r0, #24]
  
  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	619a      	str	r2, [r3, #24]
  
  /* Program the HCCHAR register */
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 80059a2:	78fb      	ldrb	r3, [r7, #3]
 80059a4:	015a      	lsls	r2, r3, #5
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4413      	add	r3, r2
 80059aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ae:	4619      	mov	r1, r3
 80059b0:	787b      	ldrb	r3, [r7, #1]
 80059b2:	059b      	lsls	r3, r3, #22
 80059b4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 80059b8:	78bb      	ldrb	r3, [r7, #2]
 80059ba:	02db      	lsls	r3, r3, #11
 80059bc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 80059c0:	431a      	orrs	r2, r3
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 80059c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	da02      	bge.n	80059d0 <USB_HC_Init+0x16c>
 80059ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ce:	e000      	b.n	80059d2 <USB_HC_Init+0x16e>
 80059d0:	2300      	movs	r3, #0
                             (((epnum & 0x7F)<< 11) & USB_OTG_HCCHAR_EPNUM)|\
 80059d2:	431a      	orrs	r2, r3
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 80059d4:	7c3b      	ldrb	r3, [r7, #16]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d102      	bne.n	80059e0 <USB_HC_Init+0x17c>
 80059da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059de:	e000      	b.n	80059e2 <USB_HC_Init+0x17e>
 80059e0:	2300      	movs	r3, #0
                             ((((epnum & 0x80) == 0x80)<< 15) & USB_OTG_HCCHAR_EPDIR)|\
 80059e2:	431a      	orrs	r2, r3
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 80059e4:	7d3b      	ldrb	r3, [r7, #20]
 80059e6:	049b      	lsls	r3, r3, #18
 80059e8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                             (((speed == HPRT0_PRTSPD_LOW_SPEED)<< 17) & USB_OTG_HCCHAR_LSDEV)|\
 80059ec:	431a      	orrs	r2, r3
                             (mps & USB_OTG_HCCHAR_MPSIZ));
 80059ee:	8b3b      	ldrh	r3, [r7, #24]
 80059f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                             ((ep_type << 18) & USB_OTG_HCCHAR_EPTYP)|\
 80059f4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCCHAR = (((dev_address << 22) & USB_OTG_HCCHAR_DAD)  |\
 80059f6:	600b      	str	r3, [r1, #0]
  
  if (ep_type == EP_TYPE_INTR)
 80059f8:	7d3b      	ldrb	r3, [r7, #20]
 80059fa:	2b03      	cmp	r3, #3
 80059fc:	d110      	bne.n	8005a20 <USB_HC_Init+0x1bc>
  {
    USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	015a      	lsls	r2, r3, #5
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4413      	add	r3, r2
 8005a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	78fb      	ldrb	r3, [r7, #3]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005a1e:	600b      	str	r3, [r1, #0]
  }
  
  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bc80      	pop	{r7}
 8005a2a:	4770      	bx	lr

08005a2c <USB_HC_StartXfer>:
#pragma O0
#elif defined (__GNUC__) /*!< GNU Compiler */
#pragma GCC optimize ("O0")
#endif /* __CC_ARM */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint8_t  is_oddframe = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	757b      	strb	r3, [r7, #21]
  uint16_t len_words = 0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	827b      	strh	r3, [r7, #18]
  uint16_t num_packets = 0;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	82fb      	strh	r3, [r7, #22]
  uint16_t max_hc_pkt_count = 256;
 8005a42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a46:	823b      	strh	r3, [r7, #16]
  uint32_t tmpreg = 0;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	60fb      	str	r3, [r7, #12]
  
  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0)
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d019      	beq.n	8005a88 <USB_HC_StartXfer+0x5c>
  {
    num_packets = (hc->xfer_len + hc->max_packet - 1) / hc->max_packet;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	8912      	ldrh	r2, [r2, #8]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	8912      	ldrh	r2, [r2, #8]
 8005a64:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a68:	82fb      	strh	r3, [r7, #22]
    
    if (num_packets > max_hc_pkt_count)
 8005a6a:	8afa      	ldrh	r2, [r7, #22]
 8005a6c:	8a3b      	ldrh	r3, [r7, #16]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d90c      	bls.n	8005a8c <USB_HC_StartXfer+0x60>
    {
      num_packets = max_hc_pkt_count;
 8005a72:	8a3b      	ldrh	r3, [r7, #16]
 8005a74:	82fb      	strh	r3, [r7, #22]
      hc->xfer_len = num_packets * hc->max_packet;
 8005a76:	8afb      	ldrh	r3, [r7, #22]
 8005a78:	683a      	ldr	r2, [r7, #0]
 8005a7a:	8912      	ldrh	r2, [r2, #8]
 8005a7c:	fb02 f303 	mul.w	r3, r2, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	611a      	str	r2, [r3, #16]
 8005a86:	e001      	b.n	8005a8c <USB_HC_StartXfer+0x60>
    }
  }
  else
  {
    num_packets = 1;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	82fb      	strh	r3, [r7, #22]
  }
  if (hc->ep_is_in)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	78db      	ldrb	r3, [r3, #3]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d007      	beq.n	8005aa4 <USB_HC_StartXfer+0x78>
  {
    hc->xfer_len = num_packets * hc->max_packet;
 8005a94:	8afb      	ldrh	r3, [r7, #22]
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	8912      	ldrh	r2, [r2, #8]
 8005a9a:	fb02 f303 	mul.w	r3, r2, r3
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	611a      	str	r2, [r3, #16]
  }
  
  /* Initialize the HCTSIZn register */
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	785b      	ldrb	r3, [r3, #1]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	f3c3 0212 	ubfx	r2, r3, #0, #19
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 8005abc:	8afb      	ldrh	r3, [r7, #22]
 8005abe:	04db      	lsls	r3, r3, #19
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	4b54      	ldr	r3, [pc, #336]	; (8005c14 <USB_HC_StartXfer+0x1e8>)
 8005ac4:	4003      	ands	r3, r0
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005ac6:	431a      	orrs	r2, r3
      (((hc->data_pid) << 29) & USB_OTG_HCTSIZ_DPID);
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	7a9b      	ldrb	r3, [r3, #10]
 8005acc:	075b      	lsls	r3, r3, #29
 8005ace:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
    ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |\
 8005ad2:	4313      	orrs	r3, r2
  USBx_HC(hc->ch_num)->HCTSIZ = (((hc->xfer_len) & USB_OTG_HCTSIZ_XFRSIZ)) |\
 8005ad4:	610b      	str	r3, [r1, #16]
  
  is_oddframe = (USBx_HOST->HFNUM & 0x01) ? 0 : 1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	bf0c      	ite	eq
 8005ae6:	2301      	moveq	r3, #1
 8005ae8:	2300      	movne	r3, #0
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	757b      	strb	r3, [r7, #21]
  USBx_HC(hc->ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	785b      	ldrb	r3, [r3, #1]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005afc:	4619      	mov	r1, r3
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	785b      	ldrb	r3, [r3, #1]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005b12:	600b      	str	r3, [r1, #0]
  USBx_HC(hc->ch_num)->HCCHAR |= (is_oddframe << 29);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	785b      	ldrb	r3, [r3, #1]
 8005b18:	015a      	lsls	r2, r3, #5
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b22:	4619      	mov	r1, r3
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	785b      	ldrb	r3, [r3, #1]
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	7d7a      	ldrb	r2, [r7, #21]
 8005b36:	0752      	lsls	r2, r2, #29
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	600b      	str	r3, [r1, #0]
  
  /* Set host channel enable */
  tmpreg = USBx_HC(hc->ch_num)->HCCHAR;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	785b      	ldrb	r3, [r3, #1]
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b54:	60fb      	str	r3, [r7, #12]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b5c:	60fb      	str	r3, [r7, #12]
  USBx_HC(hc->ch_num)->HCCHAR = tmpreg;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	785b      	ldrb	r3, [r3, #1]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6013      	str	r3, [r2, #0]
  
  if((hc->ep_is_in == 0) && (hc->xfer_len > 0))
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	78db      	ldrb	r3, [r3, #3]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d147      	bne.n	8005c0a <USB_HC_StartXfer+0x1de>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d043      	beq.n	8005c0a <USB_HC_StartXfer+0x1de>
  {
    switch(hc->ep_type) 
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	79db      	ldrb	r3, [r3, #7]
 8005b86:	2b03      	cmp	r3, #3
 8005b88:	d830      	bhi.n	8005bec <USB_HC_StartXfer+0x1c0>
 8005b8a:	a201      	add	r2, pc, #4	; (adr r2, 8005b90 <USB_HC_StartXfer+0x164>)
 8005b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b90:	08005ba1 	.word	0x08005ba1
 8005b94:	08005bc5 	.word	0x08005bc5
 8005b98:	08005ba1 	.word	0x08005ba1
 8005b9c:	08005bc5 	.word	0x08005bc5
    {
      /* Non periodic transfer */
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      len_words = (hc->xfer_len + 3) / 4;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	3303      	adds	r3, #3
 8005ba6:	089b      	lsrs	r3, r3, #2
 8005ba8:	827b      	strh	r3, [r7, #18]
      
      /* check if there is enough space in FIFO space */
      if(len_words > (USBx->HNPTXSTS & 0xFFFF))
 8005baa:	8a7a      	ldrh	r2, [r7, #18]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d91c      	bls.n	8005bf0 <USB_HC_StartXfer+0x1c4>
      {
        /* need to process data in nptxfempty interrupt */
        USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	f043 0220 	orr.w	r2, r3, #32
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	619a      	str	r2, [r3, #24]
      }
      break;
 8005bc2:	e015      	b.n	8005bf0 <USB_HC_StartXfer+0x1c4>
      
      /* Periodic transfer */
    case EP_TYPE_INTR:
    case EP_TYPE_ISOC:
      len_words = (hc->xfer_len + 3) / 4;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	3303      	adds	r3, #3
 8005bca:	089b      	lsrs	r3, r3, #2
 8005bcc:	827b      	strh	r3, [r7, #18]
      /* check if there is enough space in FIFO space */
      if(len_words > (USBx_HOST->HPTXSTS & 0xFFFF)) /* split the transfer */
 8005bce:	8a7a      	ldrh	r2, [r7, #18]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d90a      	bls.n	8005bf4 <USB_HC_StartXfer+0x1c8>
      {
        /* need to process data in ptxfempty interrupt */
        USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;          
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	619a      	str	r2, [r3, #24]
      }
      break;
 8005bea:	e003      	b.n	8005bf4 <USB_HC_StartXfer+0x1c8>
      
    default:
      break;
 8005bec:	bf00      	nop
 8005bee:	e002      	b.n	8005bf6 <USB_HC_StartXfer+0x1ca>
      break;
 8005bf0:	bf00      	nop
 8005bf2:	e000      	b.n	8005bf6 <USB_HC_StartXfer+0x1ca>
      break;
 8005bf4:	bf00      	nop
    }
    
    /* Write packet into the Tx FIFO. */
    USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, hc->xfer_len);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68d9      	ldr	r1, [r3, #12]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	785a      	ldrb	r2, [r3, #1]
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff fc5f 	bl	80054c8 <USB_WritePacket>
  }
  
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	1ff80000 	.word	0x1ff80000

08005c18 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx : Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  return ((USBx_HOST->HAINT) & 0xFFFF);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	b29b      	uxth	r3, r3
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bc80      	pop	{r7}
 8005c32:	4770      	bx	lr

08005c34 <USB_HC_Halt>:
  * @param  hc_num : Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	70fb      	strb	r3, [r7, #3]
  uint32_t count = 0;
 8005c40:	2300      	movs	r3, #0
 8005c42:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(USBx);

  /* Check for space in the request queue to issue the halt. */
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) ||
 8005c44:	78fb      	ldrb	r3, [r7, #3]
 8005c46:	015a      	lsls	r2, r3, #5
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	0c9b      	lsrs	r3, r3, #18
 8005c54:	f003 0303 	and.w	r3, r3, #3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00b      	beq.n	8005c74 <USB_HC_Halt+0x40>
     (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_BULK)))
 8005c5c:	78fb      	ldrb	r3, [r7, #3]
 8005c5e:	015a      	lsls	r2, r3, #5
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4413      	add	r3, r2
 8005c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	0c9b      	lsrs	r3, r3, #18
 8005c6c:	f003 0303 	and.w	r3, r3, #3
  if (((((USBx_HC(hc_num)->HCCHAR) & USB_OTG_HCCHAR_EPTYP) >> 18) == HCCHAR_CTRL) ||
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d170      	bne.n	8005d56 <USB_HC_Halt+0x122>
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005c74:	78fb      	ldrb	r3, [r7, #3]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c80:	4619      	mov	r1, r3
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	015a      	lsls	r2, r3, #5
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4413      	add	r3, r2
 8005c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c94:	600b      	str	r3, [r1, #0]
    
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d146      	bne.n	8005d2e <USB_HC_Halt+0xfa>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ca0:	78fb      	ldrb	r3, [r7, #3]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cac:	4619      	mov	r1, r3
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005cc0:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005cc2:	78fb      	ldrb	r3, [r7, #3]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cce:	4619      	mov	r1, r3
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	015a      	lsls	r2, r3, #5
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ce2:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005ce4:	78fb      	ldrb	r3, [r7, #3]
 8005ce6:	015a      	lsls	r2, r3, #5
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4413      	add	r3, r2
 8005cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	78fb      	ldrb	r3, [r7, #3]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d04:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	60fb      	str	r3, [r7, #12]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d12:	d81e      	bhi.n	8005d52 <USB_HC_Halt+0x11e>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005d14:	78fb      	ldrb	r3, [r7, #3]
 8005d16:	015a      	lsls	r2, r3, #5
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d2a:	d0ec      	beq.n	8005d06 <USB_HC_Halt+0xd2>
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8005d2c:	e085      	b.n	8005e3a <USB_HC_Halt+0x206>
    }
    else
    {
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	015a      	lsls	r2, r3, #5
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4413      	add	r3, r2
 8005d36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	78fb      	ldrb	r3, [r7, #3]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005d4e:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8005d50:	e073      	b.n	8005e3a <USB_HC_Halt+0x206>
          break;
 8005d52:	bf00      	nop
    if ((USBx->HNPTXSTS & 0xFFFF) == 0)
 8005d54:	e071      	b.n	8005e3a <USB_HC_Halt+0x206>
    }
  }
  else
  {
    USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005d56:	78fb      	ldrb	r3, [r7, #3]
 8005d58:	015a      	lsls	r2, r3, #5
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d62:	4619      	mov	r1, r3
 8005d64:	78fb      	ldrb	r3, [r7, #3]
 8005d66:	015a      	lsls	r2, r3, #5
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d76:	600b      	str	r3, [r1, #0]
    
    if ((USBx_HOST->HPTXSTS & 0xFFFF) == 0)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d146      	bne.n	8005e14 <USB_HC_Halt+0x1e0>
    {
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	4619      	mov	r1, r3
 8005d94:	78fb      	ldrb	r3, [r7, #3]
 8005d96:	015a      	lsls	r2, r3, #5
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005da6:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005da8:	78fb      	ldrb	r3, [r7, #3]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db4:	4619      	mov	r1, r3
 8005db6:	78fb      	ldrb	r3, [r7, #3]
 8005db8:	015a      	lsls	r2, r3, #5
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc8:	600b      	str	r3, [r1, #0]
      USBx_HC(hc_num)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005dca:	78fb      	ldrb	r3, [r7, #3]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	78fb      	ldrb	r3, [r7, #3]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005dea:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3301      	adds	r3, #1
 8005df0:	60fb      	str	r3, [r7, #12]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005df8:	d81e      	bhi.n	8005e38 <USB_HC_Halt+0x204>
        {
          break;
        }
      } 
      while ((USBx_HC(hc_num)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005dfa:	78fb      	ldrb	r3, [r7, #3]
 8005dfc:	015a      	lsls	r2, r3, #5
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4413      	add	r3, r2
 8005e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e10:	d0ec      	beq.n	8005dec <USB_HC_Halt+0x1b8>
 8005e12:	e012      	b.n	8005e3a <USB_HC_Halt+0x206>
    }
    else
    {
       USBx_HC(hc_num)->HCCHAR |= USB_OTG_HCCHAR_CHENA; 
 8005e14:	78fb      	ldrb	r3, [r7, #3]
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e20:	4619      	mov	r1, r3
 8005e22:	78fb      	ldrb	r3, [r7, #3]
 8005e24:	015a      	lsls	r2, r3, #5
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e34:	600b      	str	r3, [r1, #0]
 8005e36:	e000      	b.n	8005e3a <USB_HC_Halt+0x206>
          break;
 8005e38:	bf00      	nop
    }
  }
  
  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3714      	adds	r7, #20
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bc80      	pop	{r7}
 8005e44:	4770      	bx	lr

08005e46 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx : Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b086      	sub	sp, #24
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  uint8_t index;
  uint32_t count = 0;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	613b      	str	r3, [r7, #16]
  uint32_t value = 0;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
  
  USB_DisableGlobalInt(USBx);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7ff faba 	bl	80053d0 <USB_DisableGlobalInt>
  
    /* Flush FIFO */
  USB_FlushTxFifo(USBx, 0x10);
 8005e5c:	2110      	movs	r1, #16
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff faee 	bl	8005440 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7ff fb0f 	bl	8005488 <USB_FlushRxFifo>
  
  /* Flush out any leftover queued requests. */
  for (index = 0; index <= 15; index++)
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
 8005e6e:	e01f      	b.n	8005eb0 <USB_StopHost+0x6a>
  {
    value = USBx_HC(index)->HCCHAR;
 8005e70:	7dfb      	ldrb	r3, [r7, #23]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	60fb      	str	r3, [r7, #12]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e86:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e8e:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005e96:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 8005e98:	7dfb      	ldrb	r3, [r7, #23]
 8005e9a:	015a      	lsls	r2, r3, #5
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4413      	add	r3, r2
 8005ea0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6013      	str	r3, [r2, #0]
  for (index = 0; index <= 15; index++)
 8005eaa:	7dfb      	ldrb	r3, [r7, #23]
 8005eac:	3301      	adds	r3, #1
 8005eae:	75fb      	strb	r3, [r7, #23]
 8005eb0:	7dfb      	ldrb	r3, [r7, #23]
 8005eb2:	2b0f      	cmp	r3, #15
 8005eb4:	d9dc      	bls.n	8005e70 <USB_StopHost+0x2a>
  }
  
  /* Halt all channels to put them into a known state. */
  for (index = 0; index <= 15; index++)
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]
 8005eba:	e034      	b.n	8005f26 <USB_StopHost+0xe0>
  {
    value = USBx_HC(index)->HCCHAR ;
 8005ebc:	7dfb      	ldrb	r3, [r7, #23]
 8005ebe:	015a      	lsls	r2, r3, #5
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ed2:	60fb      	str	r3, [r7, #12]
    value |= USB_OTG_HCCHAR_CHENA;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005eda:	60fb      	str	r3, [r7, #12]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ee2:	60fb      	str	r3, [r7, #12]
    USBx_HC(index)->HCCHAR = value;
 8005ee4:	7dfb      	ldrb	r3, [r7, #23]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6013      	str	r3, [r2, #0]
    
    do
    {
      if (++count > 1000)
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	613b      	str	r3, [r7, #16]
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f02:	d80c      	bhi.n	8005f1e <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(index)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f04:	7dfb      	ldrb	r3, [r7, #23]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f1a:	d0ec      	beq.n	8005ef6 <USB_StopHost+0xb0>
 8005f1c:	e000      	b.n	8005f20 <USB_StopHost+0xda>
        break;
 8005f1e:	bf00      	nop
  for (index = 0; index <= 15; index++)
 8005f20:	7dfb      	ldrb	r3, [r7, #23]
 8005f22:	3301      	adds	r3, #1
 8005f24:	75fb      	strb	r3, [r7, #23]
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
 8005f28:	2b0f      	cmp	r3, #15
 8005f2a:	d9c7      	bls.n	8005ebc <USB_StopHost+0x76>
  }
  
  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFF;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f32:	461a      	mov	r2, r3
 8005f34:	f04f 33ff 	mov.w	r3, #4294967295
 8005f38:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFF;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f40:	615a      	str	r2, [r3, #20]
  USB_EnableGlobalInt(USBx);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7ff fa34 	bl	80053b0 <USB_EnableGlobalInt>
  
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	60fb      	str	r3, [r7, #12]
  
  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3301      	adds	r3, #1
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	4a12      	ldr	r2, [pc, #72]	; (8005fb4 <USB_CoreReset+0x60>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d901      	bls.n	8005f72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e01b      	b.n	8005faa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	daf2      	bge.n	8005f60 <USB_CoreReset+0xc>
  
  /* Core Soft Reset */
  count = 0;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	f043 0201 	orr.w	r2, r3, #1
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	611a      	str	r2, [r3, #16]
  
  do
  {
    if (++count > 200000)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	60fb      	str	r3, [r7, #12]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	4a08      	ldr	r2, [pc, #32]	; (8005fb4 <USB_CoreReset+0x60>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d901      	bls.n	8005f9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e006      	b.n	8005faa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	f003 0301 	and.w	r3, r3, #1
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d0f0      	beq.n	8005f8a <USB_CoreReset+0x36>
  
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bc80      	pop	{r7}
 8005fb2:	4770      	bx	lr
 8005fb4:	00030d40 	.word	0x00030d40

08005fb8 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{	 
 8005fb8:	b590      	push	{r4, r7, lr}
 8005fba:	b089      	sub	sp, #36	; 0x24
 8005fbc:	af04      	add	r7, sp, #16
 8005fbe:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0; 
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;
  
  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8005fce:	7919      	ldrb	r1, [r3, #4]
 8005fd0:	2350      	movs	r3, #80	; 0x50
 8005fd2:	2206      	movs	r2, #6
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f001 fe91 	bl	8007cfc <USBH_FindInterface>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	73bb      	strb	r3, [r7, #14]
  
  if(interface == 0xFF) /* Not Valid Interface */
 8005fde:	7bbb      	ldrb	r3, [r7, #14]
 8005fe0:	2bff      	cmp	r3, #255	; 0xff
 8005fe2:	d110      	bne.n	8006006 <USBH_MSC_InterfaceInit+0x4e>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 8005fe4:	4890      	ldr	r0, [pc, #576]	; (8006228 <USBH_MSC_InterfaceInit+0x270>)
 8005fe6:	f00d f9a9 	bl	801333c <iprintf>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	488d      	ldr	r0, [pc, #564]	; (800622c <USBH_MSC_InterfaceInit+0x274>)
 8005ff6:	f00d f9a1 	bl	801333c <iprintf>
 8005ffa:	200a      	movs	r0, #10
 8005ffc:	f00d f9b6 	bl	801336c <putchar>
    status = USBH_FAIL;      
 8006000:	2302      	movs	r3, #2
 8006002:	73fb      	strb	r3, [r7, #15]
 8006004:	e10b      	b.n	800621e <USBH_MSC_InterfaceInit+0x266>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8006006:	7bbb      	ldrb	r3, [r7, #14]
 8006008:	4619      	mov	r1, r3
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f001 fe0e 	bl	8007c2c <USBH_SelectInterface>
    
    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 4374 	ldr.w	r4, [r3, #884]	; 0x374
 8006016:	f44f 7080 	mov.w	r0, #256	; 0x100
 800601a:	f00d f8af 	bl	801317c <malloc>
 800601e:	4603      	mov	r3, r0
 8006020:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006028:	69db      	ldr	r3, [r3, #28]
 800602a:	60bb      	str	r3, [r7, #8]
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006032:	4619      	mov	r1, r3
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	231a      	movs	r3, #26
 8006038:	fb03 f301 	mul.w	r3, r3, r1
 800603c:	4413      	add	r3, r2
 800603e:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	b25b      	sxtb	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	da1c      	bge.n	8006084 <USBH_MSC_InterfaceInit+0xcc>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006050:	4619      	mov	r1, r3
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	231a      	movs	r3, #26
 8006056:	fb03 f301 	mul.w	r3, r3, r1
 800605a:	4413      	add	r3, r2
 800605c:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8006060:	781a      	ldrb	r2, [r3, #0]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800606c:	4619      	mov	r1, r3
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	231a      	movs	r3, #26
 8006072:	fb03 f301 	mul.w	r3, r3, r1
 8006076:	4413      	add	r3, r2
 8006078:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800607c:	881a      	ldrh	r2, [r3, #0]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	815a      	strh	r2, [r3, #10]
 8006082:	e01b      	b.n	80060bc <USBH_MSC_InterfaceInit+0x104>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800608a:	4619      	mov	r1, r3
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	231a      	movs	r3, #26
 8006090:	fb03 f301 	mul.w	r3, r3, r1
 8006094:	4413      	add	r3, r2
 8006096:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800609a:	781a      	ldrb	r2, [r3, #0]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;      
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80060a6:	4619      	mov	r1, r3
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	231a      	movs	r3, #26
 80060ac:	fb03 f301 	mul.w	r3, r3, r1
 80060b0:	4413      	add	r3, r2
 80060b2:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80060b6:	881a      	ldrh	r2, [r3, #0]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	811a      	strh	r2, [r3, #8]
    }
    
    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80060c2:	4619      	mov	r1, r3
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	231a      	movs	r3, #26
 80060c8:	fb03 f301 	mul.w	r3, r3, r1
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	b25b      	sxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	da1c      	bge.n	8006114 <USBH_MSC_InterfaceInit+0x15c>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80060e0:	4619      	mov	r1, r3
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	231a      	movs	r3, #26
 80060e6:	fb03 f301 	mul.w	r3, r3, r1
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80060f0:	781a      	ldrb	r2, [r3, #0]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80060fc:	4619      	mov	r1, r3
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	231a      	movs	r3, #26
 8006102:	fb03 f301 	mul.w	r3, r3, r1
 8006106:	4413      	add	r3, r2
 8006108:	f203 3352 	addw	r3, r3, #850	; 0x352
 800610c:	881a      	ldrh	r2, [r3, #0]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	815a      	strh	r2, [r3, #10]
 8006112:	e01b      	b.n	800614c <USBH_MSC_InterfaceInit+0x194>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800611a:	4619      	mov	r1, r3
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	231a      	movs	r3, #26
 8006120:	fb03 f301 	mul.w	r3, r3, r1
 8006124:	4413      	add	r3, r2
 8006126:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800612a:	781a      	ldrb	r2, [r3, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;      
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006136:	4619      	mov	r1, r3
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	231a      	movs	r3, #26
 800613c:	fb03 f301 	mul.w	r3, r3, r1
 8006140:	4413      	add	r3, r2
 8006142:	f203 3352 	addw	r3, r3, #850	; 0x352
 8006146:	881a      	ldrh	r2, [r3, #0]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	811a      	strh	r2, [r3, #8]
    }
    
    MSC_Handle->current_lun = 0;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2200      	movs	r2, #0
 8006150:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0;
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2200      	movs	r2, #0
 8006158:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	2200      	movs	r2, #0
 8006160:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	2200      	movs	r2, #0
 8006166:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	2200      	movs	r2, #0
 800616c:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	799b      	ldrb	r3, [r3, #6]
 8006172:	4619      	mov	r1, r3
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f003 f820 	bl	80091ba <USBH_AllocPipe>
 800617a:	4603      	mov	r3, r0
 800617c:	461a      	mov	r2, r3
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	79db      	ldrb	r3, [r3, #7]
 8006186:	4619      	mov	r1, r3
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f003 f816 	bl	80091ba <USBH_AllocPipe>
 800618e:	4603      	mov	r3, r0
 8006190:	461a      	mov	r2, r3
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 ff06 	bl	8006fa8 <USBH_MSC_BOT_Init>
    
    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	3390      	adds	r3, #144	; 0x90
 80061a0:	2268      	movs	r2, #104	; 0x68
 80061a2:	2100      	movs	r1, #0
 80061a4:	4618      	mov	r0, r3
 80061a6:	f00d f816 	bl	80131d6 <memset>
    
    /* Open the new channels */
    USBH_OpenPipe  (phost,
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	7959      	ldrb	r1, [r3, #5]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	7998      	ldrb	r0, [r3, #6]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	8912      	ldrh	r2, [r2, #8]
 80061c2:	9202      	str	r2, [sp, #8]
 80061c4:	2202      	movs	r2, #2
 80061c6:	9201      	str	r2, [sp, #4]
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	4623      	mov	r3, r4
 80061cc:	4602      	mov	r2, r0
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f002 ffc4 	bl	800915c <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);  
    
    USBH_OpenPipe  (phost,
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	7919      	ldrb	r1, [r3, #4]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	79d8      	ldrb	r0, [r3, #7]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	8952      	ldrh	r2, [r2, #10]
 80061ec:	9202      	str	r2, [sp, #8]
 80061ee:	2202      	movs	r2, #2
 80061f0:	9201      	str	r2, [sp, #4]
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	4623      	mov	r3, r4
 80061f6:	4602      	mov	r2, r0
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f002 ffaf 	bl	800915c <USBH_OpenPipe>
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);     
    
    
    USBH_LL_SetToggle  (phost, MSC_Handle->InPipe,0);
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	791b      	ldrb	r3, [r3, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	4619      	mov	r1, r3
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f00b fb4c 	bl	80118a4 <USBH_LL_SetToggle>
    USBH_LL_SetToggle  (phost, MSC_Handle->OutPipe,0);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	795b      	ldrb	r3, [r3, #5]
 8006210:	2200      	movs	r2, #0
 8006212:	4619      	mov	r1, r3
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f00b fb45 	bl	80118a4 <USBH_LL_SetToggle>
    status = USBH_OK; 
 800621a:	2300      	movs	r3, #0
 800621c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800621e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3714      	adds	r7, #20
 8006224:	46bd      	mov	sp, r7
 8006226:	bd90      	pop	{r4, r7, pc}
 8006228:	08015500 	.word	0x08015500
 800622c:	0801550c 	.word	0x0801550c

08006230 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800623e:	69db      	ldr	r3, [r3, #28]
 8006240:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	795b      	ldrb	r3, [r3, #5]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00e      	beq.n	8006268 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	795b      	ldrb	r3, [r3, #5]
 800624e:	4619      	mov	r1, r3
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f002 ffa2 	bl	800919a <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	795b      	ldrb	r3, [r3, #5]
 800625a:	4619      	mov	r1, r3
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f002 ffcc 	bl	80091fa <USBH_FreePipe>
    MSC_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	715a      	strb	r2, [r3, #5]
  }
  
  if ( MSC_Handle->InPipe)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	791b      	ldrb	r3, [r3, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00e      	beq.n	800628e <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	791b      	ldrb	r3, [r3, #4]
 8006274:	4619      	mov	r1, r3
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f002 ff8f 	bl	800919a <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	791b      	ldrb	r3, [r3, #4]
 8006280:	4619      	mov	r1, r3
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f002 ffb9 	bl	80091fa <USBH_FreePipe>
    MSC_Handle->InPipe = 0;     /* Reset the Channel as Free */
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	711a      	strb	r2, [r3, #4]
  } 

  if(phost->pActiveClass->pData)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006294:	69db      	ldr	r3, [r3, #28]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00b      	beq.n	80062b2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f00c ff72 	bl	801318c <free>
    phost->pActiveClass->pData = 0;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80062ae:	2200      	movs	r2, #0
 80062b0:	61da      	str	r2, [r3, #28]
  }
  
  return USBH_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	3710      	adds	r7, #16
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{   
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 80062ce:	2301      	movs	r3, #1
 80062d0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	7b9b      	ldrb	r3, [r3, #14]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d004      	beq.n	80062e4 <USBH_MSC_ClassRequest+0x28>
 80062da:	2b03      	cmp	r3, #3
 80062dc:	d042      	beq.n	8006364 <USBH_MSC_ClassRequest+0xa8>
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d000      	beq.n	80062e4 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
    }    
    break;
    
  default:
    break;
 80062e2:	e04e      	b.n	8006382 <USBH_MSC_ClassRequest+0xc6>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)&MSC_Handle->max_lun);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fe3e 	bl	8006f6a <USBH_MSC_BOT_REQ_GetMaxLUN>
 80062ee:	4603      	mov	r3, r0
 80062f0:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 80062f2:	7bfb      	ldrb	r3, [r7, #15]
 80062f4:	2b03      	cmp	r3, #3
 80062f6:	d104      	bne.n	8006302 <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 80062fe:	2300      	movs	r3, #0
 8006300:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 8006302:	7bfb      	ldrb	r3, [r7, #15]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d139      	bne.n	800637c <USBH_MSC_ClassRequest+0xc0>
      MSC_Handle->max_lun = (uint8_t )(MSC_Handle->max_lun) + 1;
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	3301      	adds	r3, #1
 8006310:	461a      	mov	r2, r3
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	601a      	str	r2, [r3, #0]
      USBH_UsrLog ("Number of supported LUN: %lu", (int32_t)(MSC_Handle->max_lun));
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4619      	mov	r1, r3
 800631c:	481b      	ldr	r0, [pc, #108]	; (800638c <USBH_MSC_ClassRequest+0xd0>)
 800631e:	f00d f80d 	bl	801333c <iprintf>
 8006322:	200a      	movs	r0, #10
 8006324:	f00d f822 	bl	801336c <putchar>
      for(i = 0; i < MSC_Handle->max_lun; i++)
 8006328:	2300      	movs	r3, #0
 800632a:	73bb      	strb	r3, [r7, #14]
 800632c:	e014      	b.n	8006358 <USBH_MSC_ClassRequest+0x9c>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800632e:	7bbb      	ldrb	r3, [r7, #14]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	2134      	movs	r1, #52	; 0x34
 8006334:	fb01 f303 	mul.w	r3, r1, r3
 8006338:	4413      	add	r3, r2
 800633a:	3392      	adds	r3, #146	; 0x92
 800633c:	2202      	movs	r2, #2
 800633e:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0;
 8006340:	7bbb      	ldrb	r3, [r7, #14]
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	2134      	movs	r1, #52	; 0x34
 8006346:	fb01 f303 	mul.w	r3, r1, r3
 800634a:	4413      	add	r3, r2
 800634c:	33c1      	adds	r3, #193	; 0xc1
 800634e:	2200      	movs	r2, #0
 8006350:	701a      	strb	r2, [r3, #0]
      for(i = 0; i < MSC_Handle->max_lun; i++)
 8006352:	7bbb      	ldrb	r3, [r7, #14]
 8006354:	3301      	adds	r3, #1
 8006356:	73bb      	strb	r3, [r7, #14]
 8006358:	7bba      	ldrb	r2, [r7, #14]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d3e5      	bcc.n	800632e <USBH_MSC_ClassRequest+0x72>
    break;
 8006362:	e00b      	b.n	800637c <USBH_MSC_ClassRequest+0xc0>
    if(USBH_ClrFeature(phost, 0x00) == USBH_OK)
 8006364:	2100      	movs	r1, #0
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f002 fa45 	bl	80087f6 <USBH_ClrFeature>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d106      	bne.n	8006380 <USBH_MSC_ClassRequest+0xc4>
      MSC_Handle->req_state = MSC_Handle->prev_req_state; 
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	7bda      	ldrb	r2, [r3, #15]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	739a      	strb	r2, [r3, #14]
    break;
 800637a:	e001      	b.n	8006380 <USBH_MSC_ClassRequest+0xc4>
    break;
 800637c:	bf00      	nop
 800637e:	e000      	b.n	8006382 <USBH_MSC_ClassRequest+0xc6>
    break;
 8006380:	bf00      	nop
  }
  
  return status; 
 8006382:	7bfb      	ldrb	r3, [r7, #15]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	08015534 	.word	0x08015534

08006390 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 80063a2:	2301      	movs	r3, #1
 80063a4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 80063a6:	2301      	movs	r3, #1
 80063a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 80063aa:	2301      	movs	r3, #1
 80063ac:	73bb      	strb	r3, [r7, #14]
  
  switch (MSC_Handle->state)
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	7b1b      	ldrb	r3, [r3, #12]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <USBH_MSC_Process+0x2e>
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	f000 8365 	beq.w	8006a86 <USBH_MSC_Process+0x6f6>
  case MSC_IDLE:
    error = USBH_OK;  
    break;
    
  default:
    break; 
 80063bc:	e366      	b.n	8006a8c <USBH_MSC_Process+0x6fc>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80063c4:	461a      	mov	r2, r3
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	f080 8345 	bcs.w	8006a5a <USBH_MSC_Process+0x6ca>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80063d6:	4619      	mov	r1, r3
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	2334      	movs	r3, #52	; 0x34
 80063dc:	fb03 f301 	mul.w	r3, r3, r1
 80063e0:	4413      	add	r3, r2
 80063e2:	3391      	adds	r3, #145	; 0x91
 80063e4:	2201      	movs	r2, #1
 80063e6:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80063ee:	4619      	mov	r1, r3
 80063f0:	693a      	ldr	r2, [r7, #16]
 80063f2:	2334      	movs	r3, #52	; 0x34
 80063f4:	fb03 f301 	mul.w	r3, r3, r1
 80063f8:	4413      	add	r3, r2
 80063fa:	3390      	adds	r3, #144	; 0x90
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	2b08      	cmp	r3, #8
 8006400:	f200 8319 	bhi.w	8006a36 <USBH_MSC_Process+0x6a6>
 8006404:	a201      	add	r2, pc, #4	; (adr r2, 800640c <USBH_MSC_Process+0x7c>)
 8006406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640a:	bf00      	nop
 800640c:	08006431 	.word	0x08006431
 8006410:	08006a37 	.word	0x08006a37
 8006414:	08006577 	.word	0x08006577
 8006418:	0800672d 	.word	0x0800672d
 800641c:	08006469 	.word	0x08006469
 8006420:	08006899 	.word	0x08006899
 8006424:	08006a37 	.word	0x08006a37
 8006428:	08006a37 	.word	0x08006a37
 800642c:	08006a25 	.word	0x08006a25
        USBH_UsrLog ("LUN #%d: ", MSC_Handle->current_lun);
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006436:	4619      	mov	r1, r3
 8006438:	48b6      	ldr	r0, [pc, #728]	; (8006714 <USBH_MSC_Process+0x384>)
 800643a:	f00c ff7f 	bl	801333c <iprintf>
 800643e:	200a      	movs	r0, #10
 8006440:	f00c ff94 	bl	801336c <putchar>
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800644a:	4619      	mov	r1, r3
 800644c:	693a      	ldr	r2, [r7, #16]
 800644e:	2334      	movs	r3, #52	; 0x34
 8006450:	fb03 f301 	mul.w	r3, r3, r1
 8006454:	4413      	add	r3, r2
 8006456:	3390      	adds	r3, #144	; 0x90
 8006458:	2204      	movs	r2, #4
 800645a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800646e:	b2d9      	uxtb	r1, r3
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006476:	461a      	mov	r2, r3
 8006478:	2334      	movs	r3, #52	; 0x34
 800647a:	fb03 f302 	mul.w	r3, r3, r2
 800647e:	3398      	adds	r3, #152	; 0x98
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4413      	add	r3, r2
 8006484:	3307      	adds	r3, #7
 8006486:	461a      	mov	r2, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f001 f900 	bl	800768e <USBH_MSC_SCSI_Inquiry>
 800648e:	4603      	mov	r3, r0
 8006490:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 8006492:	7bfb      	ldrb	r3, [r7, #15]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d141      	bne.n	800651c <USBH_MSC_Process+0x18c>
          USBH_UsrLog ("Inquiry Vendor  : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.vendor_id);
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800649e:	461a      	mov	r2, r3
 80064a0:	2334      	movs	r3, #52	; 0x34
 80064a2:	fb03 f302 	mul.w	r3, r3, r2
 80064a6:	3398      	adds	r3, #152	; 0x98
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	4413      	add	r3, r2
 80064ac:	330a      	adds	r3, #10
 80064ae:	4619      	mov	r1, r3
 80064b0:	4899      	ldr	r0, [pc, #612]	; (8006718 <USBH_MSC_Process+0x388>)
 80064b2:	f00c ff43 	bl	801333c <iprintf>
 80064b6:	200a      	movs	r0, #10
 80064b8:	f00c ff58 	bl	801336c <putchar>
          USBH_UsrLog ("Inquiry Product : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.product_id);
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80064c2:	461a      	mov	r2, r3
 80064c4:	2334      	movs	r3, #52	; 0x34
 80064c6:	fb03 f302 	mul.w	r3, r3, r2
 80064ca:	33a0      	adds	r3, #160	; 0xa0
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	4413      	add	r3, r2
 80064d0:	330b      	adds	r3, #11
 80064d2:	4619      	mov	r1, r3
 80064d4:	4891      	ldr	r0, [pc, #580]	; (800671c <USBH_MSC_Process+0x38c>)
 80064d6:	f00c ff31 	bl	801333c <iprintf>
 80064da:	200a      	movs	r0, #10
 80064dc:	f00c ff46 	bl	801336c <putchar>
          USBH_UsrLog ("Inquiry Version : %s", MSC_Handle->unit[MSC_Handle->current_lun].inquiry.revision_id);
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80064e6:	461a      	mov	r2, r3
 80064e8:	2334      	movs	r3, #52	; 0x34
 80064ea:	fb03 f302 	mul.w	r3, r3, r2
 80064ee:	33b0      	adds	r3, #176	; 0xb0
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	4413      	add	r3, r2
 80064f4:	330c      	adds	r3, #12
 80064f6:	4619      	mov	r1, r3
 80064f8:	4889      	ldr	r0, [pc, #548]	; (8006720 <USBH_MSC_Process+0x390>)
 80064fa:	f00c ff1f 	bl	801333c <iprintf>
 80064fe:	200a      	movs	r0, #10
 8006500:	f00c ff34 	bl	801336c <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;        
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800650a:	4619      	mov	r1, r3
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	2334      	movs	r3, #52	; 0x34
 8006510:	fb03 f301 	mul.w	r3, r3, r1
 8006514:	4413      	add	r3, r2
 8006516:	3390      	adds	r3, #144	; 0x90
 8006518:	2202      	movs	r2, #2
 800651a:	701a      	strb	r2, [r3, #0]
        if( scsi_status == USBH_FAIL)
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	2b02      	cmp	r3, #2
 8006520:	d10c      	bne.n	800653c <USBH_MSC_Process+0x1ac>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;         
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006528:	4619      	mov	r1, r3
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	2334      	movs	r3, #52	; 0x34
 800652e:	fb03 f301 	mul.w	r3, r3, r1
 8006532:	4413      	add	r3, r2
 8006534:	3390      	adds	r3, #144	; 0x90
 8006536:	2205      	movs	r2, #5
 8006538:	701a      	strb	r2, [r3, #0]
        break;    
 800653a:	e27e      	b.n	8006a3a <USBH_MSC_Process+0x6aa>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 800653c:	7bfb      	ldrb	r3, [r7, #15]
 800653e:	2b04      	cmp	r3, #4
 8006540:	f040 827b 	bne.w	8006a3a <USBH_MSC_Process+0x6aa>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800654a:	4619      	mov	r1, r3
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	2334      	movs	r3, #52	; 0x34
 8006550:	fb03 f301 	mul.w	r3, r3, r1
 8006554:	4413      	add	r3, r2
 8006556:	3390      	adds	r3, #144	; 0x90
 8006558:	2201      	movs	r2, #1
 800655a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006562:	4619      	mov	r1, r3
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	2334      	movs	r3, #52	; 0x34
 8006568:	fb03 f301 	mul.w	r3, r3, r1
 800656c:	4413      	add	r3, r2
 800656e:	3391      	adds	r3, #145	; 0x91
 8006570:	2202      	movs	r2, #2
 8006572:	701a      	strb	r2, [r3, #0]
        break;    
 8006574:	e261      	b.n	8006a3a <USBH_MSC_Process+0x6aa>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, MSC_Handle->current_lun);
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800657c:	b2db      	uxtb	r3, r3
 800657e:	4619      	mov	r1, r3
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 ffc5 	bl	8007510 <USBH_MSC_SCSI_TestUnitReady>
 8006586:	4603      	mov	r3, r0
 8006588:	73bb      	strb	r3, [r7, #14]
        if( ready_status == USBH_OK)
 800658a:	7bbb      	ldrb	r3, [r7, #14]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d14f      	bne.n	8006630 <USBH_MSC_Process+0x2a0>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006596:	4619      	mov	r1, r3
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	2334      	movs	r3, #52	; 0x34
 800659c:	fb03 f301 	mul.w	r3, r3, r1
 80065a0:	4413      	add	r3, r2
 80065a2:	3392      	adds	r3, #146	; 0x92
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d012      	beq.n	80065d0 <USBH_MSC_Process+0x240>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80065b0:	4619      	mov	r1, r3
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	2334      	movs	r3, #52	; 0x34
 80065b6:	fb03 f301 	mul.w	r3, r3, r1
 80065ba:	4413      	add	r3, r2
 80065bc:	33c1      	adds	r3, #193	; 0xc1
 80065be:	2201      	movs	r2, #1
 80065c0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog ("MSC Device ready");
 80065c2:	4858      	ldr	r0, [pc, #352]	; (8006724 <USBH_MSC_Process+0x394>)
 80065c4:	f00c feba 	bl	801333c <iprintf>
 80065c8:	200a      	movs	r0, #10
 80065ca:	f00c fecf 	bl	801336c <putchar>
 80065ce:	e00b      	b.n	80065e8 <USBH_MSC_Process+0x258>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80065d6:	4619      	mov	r1, r3
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	2334      	movs	r3, #52	; 0x34
 80065dc:	fb03 f301 	mul.w	r3, r3, r1
 80065e0:	4413      	add	r3, r2
 80065e2:	33c1      	adds	r3, #193	; 0xc1
 80065e4:	2200      	movs	r2, #0
 80065e6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80065ee:	4619      	mov	r1, r3
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	2334      	movs	r3, #52	; 0x34
 80065f4:	fb03 f301 	mul.w	r3, r3, r1
 80065f8:	4413      	add	r3, r2
 80065fa:	3390      	adds	r3, #144	; 0x90
 80065fc:	2203      	movs	r2, #3
 80065fe:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006606:	4619      	mov	r1, r3
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	2334      	movs	r3, #52	; 0x34
 800660c:	fb03 f301 	mul.w	r3, r3, r1
 8006610:	4413      	add	r3, r2
 8006612:	3391      	adds	r3, #145	; 0x91
 8006614:	2200      	movs	r2, #0
 8006616:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800661e:	4619      	mov	r1, r3
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	2334      	movs	r3, #52	; 0x34
 8006624:	fb03 f301 	mul.w	r3, r3, r1
 8006628:	4413      	add	r3, r2
 800662a:	3392      	adds	r3, #146	; 0x92
 800662c:	2200      	movs	r2, #0
 800662e:	701a      	strb	r2, [r3, #0]
        if( ready_status == USBH_FAIL)
 8006630:	7bbb      	ldrb	r3, [r7, #14]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d150      	bne.n	80066d8 <USBH_MSC_Process+0x348>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800663c:	4619      	mov	r1, r3
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	2334      	movs	r3, #52	; 0x34
 8006642:	fb03 f301 	mul.w	r3, r3, r1
 8006646:	4413      	add	r3, r2
 8006648:	3392      	adds	r3, #146	; 0x92
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	2b02      	cmp	r3, #2
 800664e:	d012      	beq.n	8006676 <USBH_MSC_Process+0x2e6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006656:	4619      	mov	r1, r3
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	2334      	movs	r3, #52	; 0x34
 800665c:	fb03 f301 	mul.w	r3, r3, r1
 8006660:	4413      	add	r3, r2
 8006662:	33c1      	adds	r3, #193	; 0xc1
 8006664:	2201      	movs	r2, #1
 8006666:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog ("MSC Device NOT ready");
 8006668:	482f      	ldr	r0, [pc, #188]	; (8006728 <USBH_MSC_Process+0x398>)
 800666a:	f00c fe67 	bl	801333c <iprintf>
 800666e:	200a      	movs	r0, #10
 8006670:	f00c fe7c 	bl	801336c <putchar>
 8006674:	e00b      	b.n	800668e <USBH_MSC_Process+0x2fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0;
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800667c:	4619      	mov	r1, r3
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	2334      	movs	r3, #52	; 0x34
 8006682:	fb03 f301 	mul.w	r3, r3, r1
 8006686:	4413      	add	r3, r2
 8006688:	33c1      	adds	r3, #193	; 0xc1
 800668a:	2200      	movs	r2, #0
 800668c:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE; 
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006694:	4619      	mov	r1, r3
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	2334      	movs	r3, #52	; 0x34
 800669a:	fb03 f301 	mul.w	r3, r3, r1
 800669e:	4413      	add	r3, r2
 80066a0:	3390      	adds	r3, #144	; 0x90
 80066a2:	2205      	movs	r2, #5
 80066a4:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80066ac:	4619      	mov	r1, r3
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	2334      	movs	r3, #52	; 0x34
 80066b2:	fb03 f301 	mul.w	r3, r3, r1
 80066b6:	4413      	add	r3, r2
 80066b8:	3391      	adds	r3, #145	; 0x91
 80066ba:	2201      	movs	r2, #1
 80066bc:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80066c4:	4619      	mov	r1, r3
 80066c6:	693a      	ldr	r2, [r7, #16]
 80066c8:	2334      	movs	r3, #52	; 0x34
 80066ca:	fb03 f301 	mul.w	r3, r3, r1
 80066ce:	4413      	add	r3, r2
 80066d0:	3392      	adds	r3, #146	; 0x92
 80066d2:	2202      	movs	r2, #2
 80066d4:	701a      	strb	r2, [r3, #0]
        break;
 80066d6:	e1b2      	b.n	8006a3e <USBH_MSC_Process+0x6ae>
        else if(ready_status == USBH_UNRECOVERED_ERROR)
 80066d8:	7bbb      	ldrb	r3, [r7, #14]
 80066da:	2b04      	cmp	r3, #4
 80066dc:	f040 81af 	bne.w	8006a3e <USBH_MSC_Process+0x6ae>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80066e6:	4619      	mov	r1, r3
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	2334      	movs	r3, #52	; 0x34
 80066ec:	fb03 f301 	mul.w	r3, r3, r1
 80066f0:	4413      	add	r3, r2
 80066f2:	3390      	adds	r3, #144	; 0x90
 80066f4:	2201      	movs	r2, #1
 80066f6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80066fe:	4619      	mov	r1, r3
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	2334      	movs	r3, #52	; 0x34
 8006704:	fb03 f301 	mul.w	r3, r3, r1
 8006708:	4413      	add	r3, r2
 800670a:	3391      	adds	r3, #145	; 0x91
 800670c:	2202      	movs	r2, #2
 800670e:	701a      	strb	r2, [r3, #0]
        break;
 8006710:	e195      	b.n	8006a3e <USBH_MSC_Process+0x6ae>
 8006712:	bf00      	nop
 8006714:	08015554 	.word	0x08015554
 8006718:	08015560 	.word	0x08015560
 800671c:	08015578 	.word	0x08015578
 8006720:	08015590 	.word	0x08015590
 8006724:	080155a8 	.word	0x080155a8
 8006728:	080155bc 	.word	0x080155bc
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost,MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006732:	b2d9      	uxtb	r1, r3
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800673a:	461a      	mov	r2, r3
 800673c:	2334      	movs	r3, #52	; 0x34
 800673e:	fb03 f302 	mul.w	r3, r3, r2
 8006742:	3390      	adds	r3, #144	; 0x90
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4413      	add	r3, r2
 8006748:	3304      	adds	r3, #4
 800674a:	461a      	mov	r2, r3
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 ff22 	bl	8007596 <USBH_MSC_SCSI_ReadCapacity>
 8006752:	4603      	mov	r3, r0
 8006754:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 8006756:	7bfb      	ldrb	r3, [r7, #15]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d170      	bne.n	800683e <USBH_MSC_Process+0x4ae>
          if(MSC_Handle->unit[MSC_Handle->current_lun].state_changed == 1)
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006762:	4619      	mov	r1, r3
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	2334      	movs	r3, #52	; 0x34
 8006768:	fb03 f301 	mul.w	r3, r3, r1
 800676c:	4413      	add	r3, r2
 800676e:	33c1      	adds	r3, #193	; 0xc1
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	2b01      	cmp	r3, #1
 8006774:	d142      	bne.n	80067fc <USBH_MSC_Process+0x46c>
            USBH_UsrLog ("MSC Device capacity : %lu Bytes", \
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800677c:	4619      	mov	r1, r3
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	2334      	movs	r3, #52	; 0x34
 8006782:	fb03 f301 	mul.w	r3, r3, r1
 8006786:	4413      	add	r3, r2
 8006788:	3394      	adds	r3, #148	; 0x94
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	f8b2 20f8 	ldrh.w	r2, [r2, #248]	; 0xf8
 8006792:	4610      	mov	r0, r2
 8006794:	6939      	ldr	r1, [r7, #16]
 8006796:	2234      	movs	r2, #52	; 0x34
 8006798:	fb02 f200 	mul.w	r2, r2, r0
 800679c:	440a      	add	r2, r1
 800679e:	3298      	adds	r2, #152	; 0x98
 80067a0:	8812      	ldrh	r2, [r2, #0]
 80067a2:	fb02 f303 	mul.w	r3, r2, r3
 80067a6:	4619      	mov	r1, r3
 80067a8:	48bb      	ldr	r0, [pc, #748]	; (8006a98 <USBH_MSC_Process+0x708>)
 80067aa:	f00c fdc7 	bl	801333c <iprintf>
 80067ae:	200a      	movs	r0, #10
 80067b0:	f00c fddc 	bl	801336c <putchar>
            USBH_UsrLog ("Block number : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_nbr));
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80067ba:	4619      	mov	r1, r3
 80067bc:	693a      	ldr	r2, [r7, #16]
 80067be:	2334      	movs	r3, #52	; 0x34
 80067c0:	fb03 f301 	mul.w	r3, r3, r1
 80067c4:	4413      	add	r3, r2
 80067c6:	3394      	adds	r3, #148	; 0x94
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4619      	mov	r1, r3
 80067cc:	48b3      	ldr	r0, [pc, #716]	; (8006a9c <USBH_MSC_Process+0x70c>)
 80067ce:	f00c fdb5 	bl	801333c <iprintf>
 80067d2:	200a      	movs	r0, #10
 80067d4:	f00c fdca 	bl	801336c <putchar>
            USBH_UsrLog ("Block Size   : %lu", (int32_t)(MSC_Handle->unit[MSC_Handle->current_lun].capacity.block_size));
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80067de:	4619      	mov	r1, r3
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	2334      	movs	r3, #52	; 0x34
 80067e4:	fb03 f301 	mul.w	r3, r3, r1
 80067e8:	4413      	add	r3, r2
 80067ea:	3398      	adds	r3, #152	; 0x98
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	4619      	mov	r1, r3
 80067f0:	48ab      	ldr	r0, [pc, #684]	; (8006aa0 <USBH_MSC_Process+0x710>)
 80067f2:	f00c fda3 	bl	801333c <iprintf>
 80067f6:	200a      	movs	r0, #10
 80067f8:	f00c fdb8 	bl	801336c <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006802:	4619      	mov	r1, r3
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	2334      	movs	r3, #52	; 0x34
 8006808:	fb03 f301 	mul.w	r3, r3, r1
 800680c:	4413      	add	r3, r2
 800680e:	3390      	adds	r3, #144	; 0x90
 8006810:	2201      	movs	r2, #1
 8006812:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800681a:	4619      	mov	r1, r3
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	2334      	movs	r3, #52	; 0x34
 8006820:	fb03 f301 	mul.w	r3, r3, r1
 8006824:	4413      	add	r3, r2
 8006826:	3391      	adds	r3, #145	; 0x91
 8006828:	2200      	movs	r2, #0
 800682a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006832:	3301      	adds	r3, #1
 8006834:	b29a      	uxth	r2, r3
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800683c:	e101      	b.n	8006a42 <USBH_MSC_Process+0x6b2>
        else if( scsi_status == USBH_FAIL)
 800683e:	7bfb      	ldrb	r3, [r7, #15]
 8006840:	2b02      	cmp	r3, #2
 8006842:	d10c      	bne.n	800685e <USBH_MSC_Process+0x4ce>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800684a:	4619      	mov	r1, r3
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	2334      	movs	r3, #52	; 0x34
 8006850:	fb03 f301 	mul.w	r3, r3, r1
 8006854:	4413      	add	r3, r2
 8006856:	3390      	adds	r3, #144	; 0x90
 8006858:	2205      	movs	r2, #5
 800685a:	701a      	strb	r2, [r3, #0]
        break;
 800685c:	e0f1      	b.n	8006a42 <USBH_MSC_Process+0x6b2>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	2b04      	cmp	r3, #4
 8006862:	f040 80ee 	bne.w	8006a42 <USBH_MSC_Process+0x6b2>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800686c:	4619      	mov	r1, r3
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	2334      	movs	r3, #52	; 0x34
 8006872:	fb03 f301 	mul.w	r3, r3, r1
 8006876:	4413      	add	r3, r2
 8006878:	3390      	adds	r3, #144	; 0x90
 800687a:	2201      	movs	r2, #1
 800687c:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006884:	4619      	mov	r1, r3
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	2334      	movs	r3, #52	; 0x34
 800688a:	fb03 f301 	mul.w	r3, r3, r1
 800688e:	4413      	add	r3, r2
 8006890:	3391      	adds	r3, #145	; 0x91
 8006892:	2202      	movs	r2, #2
 8006894:	701a      	strb	r2, [r3, #0]
        break;
 8006896:	e0d4      	b.n	8006a42 <USBH_MSC_Process+0x6b2>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost,  MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800689e:	b2d9      	uxtb	r1, r3
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068a6:	461a      	mov	r2, r3
 80068a8:	2334      	movs	r3, #52	; 0x34
 80068aa:	fb03 f302 	mul.w	r3, r3, r2
 80068ae:	3398      	adds	r3, #152	; 0x98
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4413      	add	r3, r2
 80068b4:	3304      	adds	r3, #4
 80068b6:	461a      	mov	r2, r3
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 ff8a 	bl	80077d2 <USBH_MSC_SCSI_RequestSense>
 80068be:	4603      	mov	r3, r0
 80068c0:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 80068c2:	7bfb      	ldrb	r3, [r7, #15]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d17b      	bne.n	80069c0 <USBH_MSC_Process+0x630>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068ce:	4619      	mov	r1, r3
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	2334      	movs	r3, #52	; 0x34
 80068d4:	fb03 f301 	mul.w	r3, r3, r1
 80068d8:	4413      	add	r3, r2
 80068da:	339c      	adds	r3, #156	; 0x9c
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b06      	cmp	r3, #6
 80068e0:	d00c      	beq.n	80068fc <USBH_MSC_Process+0x56c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )   
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80068e8:	4619      	mov	r1, r3
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	2334      	movs	r3, #52	; 0x34
 80068ee:	fb03 f301 	mul.w	r3, r3, r1
 80068f2:	4413      	add	r3, r2
 80068f4:	339c      	adds	r3, #156	; 0x9c
 80068f6:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d117      	bne.n	800692c <USBH_MSC_Process+0x59c>
            if((phost->Timer - MSC_Handle->timer) < 10000)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	f242 720f 	movw	r2, #9999	; 0x270f
 800690e:	4293      	cmp	r3, r2
 8006910:	d80c      	bhi.n	800692c <USBH_MSC_Process+0x59c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006918:	4619      	mov	r1, r3
 800691a:	693a      	ldr	r2, [r7, #16]
 800691c:	2334      	movs	r3, #52	; 0x34
 800691e:	fb03 f301 	mul.w	r3, r3, r1
 8006922:	4413      	add	r3, r2
 8006924:	3390      	adds	r3, #144	; 0x90
 8006926:	2202      	movs	r2, #2
 8006928:	701a      	strb	r2, [r3, #0]
              break;
 800692a:	e08d      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
          USBH_UsrLog ("Sense Key  : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.key);
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006932:	4619      	mov	r1, r3
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	2334      	movs	r3, #52	; 0x34
 8006938:	fb03 f301 	mul.w	r3, r3, r1
 800693c:	4413      	add	r3, r2
 800693e:	339c      	adds	r3, #156	; 0x9c
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	4619      	mov	r1, r3
 8006944:	4857      	ldr	r0, [pc, #348]	; (8006aa4 <USBH_MSC_Process+0x714>)
 8006946:	f00c fcf9 	bl	801333c <iprintf>
 800694a:	200a      	movs	r0, #10
 800694c:	f00c fd0e 	bl	801336c <putchar>
          USBH_UsrLog ("Additional Sense Code : %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.asc);
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006956:	4619      	mov	r1, r3
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	2334      	movs	r3, #52	; 0x34
 800695c:	fb03 f301 	mul.w	r3, r3, r1
 8006960:	4413      	add	r3, r2
 8006962:	339d      	adds	r3, #157	; 0x9d
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	4619      	mov	r1, r3
 8006968:	484f      	ldr	r0, [pc, #316]	; (8006aa8 <USBH_MSC_Process+0x718>)
 800696a:	f00c fce7 	bl	801333c <iprintf>
 800696e:	200a      	movs	r0, #10
 8006970:	f00c fcfc 	bl	801336c <putchar>
          USBH_UsrLog ("Additional Sense Code Qualifier: %x", MSC_Handle->unit[MSC_Handle->current_lun].sense.ascq);
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800697a:	4619      	mov	r1, r3
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	2334      	movs	r3, #52	; 0x34
 8006980:	fb03 f301 	mul.w	r3, r3, r1
 8006984:	4413      	add	r3, r2
 8006986:	339e      	adds	r3, #158	; 0x9e
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	4619      	mov	r1, r3
 800698c:	4847      	ldr	r0, [pc, #284]	; (8006aac <USBH_MSC_Process+0x71c>)
 800698e:	f00c fcd5 	bl	801333c <iprintf>
 8006992:	200a      	movs	r0, #10
 8006994:	f00c fcea 	bl	801336c <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800699e:	4619      	mov	r1, r3
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	2334      	movs	r3, #52	; 0x34
 80069a4:	fb03 f301 	mul.w	r3, r3, r1
 80069a8:	4413      	add	r3, r2
 80069aa:	3390      	adds	r3, #144	; 0x90
 80069ac:	2201      	movs	r2, #1
 80069ae:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069b6:	3301      	adds	r3, #1
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if( scsi_status == USBH_FAIL)
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d112      	bne.n	80069ec <USBH_MSC_Process+0x65c>
          USBH_UsrLog ("MSC Device NOT ready");
 80069c6:	483a      	ldr	r0, [pc, #232]	; (8006ab0 <USBH_MSC_Process+0x720>)
 80069c8:	f00c fcb8 	bl	801333c <iprintf>
 80069cc:	200a      	movs	r0, #10
 80069ce:	f00c fccd 	bl	801336c <putchar>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR; 
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069d8:	4619      	mov	r1, r3
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	2334      	movs	r3, #52	; 0x34
 80069de:	fb03 f301 	mul.w	r3, r3, r1
 80069e2:	4413      	add	r3, r2
 80069e4:	3390      	adds	r3, #144	; 0x90
 80069e6:	2208      	movs	r2, #8
 80069e8:	701a      	strb	r2, [r3, #0]
        break;  
 80069ea:	e02c      	b.n	8006a46 <USBH_MSC_Process+0x6b6>
        else if(scsi_status == USBH_UNRECOVERED_ERROR)
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	d129      	bne.n	8006a46 <USBH_MSC_Process+0x6b6>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80069f8:	4619      	mov	r1, r3
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	2334      	movs	r3, #52	; 0x34
 80069fe:	fb03 f301 	mul.w	r3, r3, r1
 8006a02:	4413      	add	r3, r2
 8006a04:	3390      	adds	r3, #144	; 0x90
 8006a06:	2201      	movs	r2, #1
 8006a08:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;   
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a10:	4619      	mov	r1, r3
 8006a12:	693a      	ldr	r2, [r7, #16]
 8006a14:	2334      	movs	r3, #52	; 0x34
 8006a16:	fb03 f301 	mul.w	r3, r3, r1
 8006a1a:	4413      	add	r3, r2
 8006a1c:	3391      	adds	r3, #145	; 0x91
 8006a1e:	2202      	movs	r2, #2
 8006a20:	701a      	strb	r2, [r3, #0]
        break;  
 8006a22:	e010      	b.n	8006a46 <USBH_MSC_Process+0x6b6>
        MSC_Handle->current_lun++;
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;  
 8006a34:	e008      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
        break;
 8006a36:	bf00      	nop
 8006a38:	e006      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
        break;    
 8006a3a:	bf00      	nop
 8006a3c:	e004      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
        break;
 8006a3e:	bf00      	nop
 8006a40:	e002      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
        break;
 8006a42:	bf00      	nop
 8006a44:	e000      	b.n	8006a48 <USBH_MSC_Process+0x6b8>
        break;  
 8006a46:	bf00      	nop
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2104      	movs	r1, #4
 8006a52:	4618      	mov	r0, r3
 8006a54:	f005 fb56 	bl	800c104 <osMessagePut>
    break;
 8006a58:	e018      	b.n	8006a8c <USBH_MSC_Process+0x6fc>
      MSC_Handle->current_lun = 0;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	2201      	movs	r2, #1
 8006a66:	731a      	strb	r2, [r3, #12]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006a6e:	2200      	movs	r2, #0
 8006a70:	2104      	movs	r1, #4
 8006a72:	4618      	mov	r0, r3
 8006a74:	f005 fb46 	bl	800c104 <osMessagePut>
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);     
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006a7e:	2102      	movs	r1, #2
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	4798      	blx	r3
    break;
 8006a84:	e002      	b.n	8006a8c <USBH_MSC_Process+0x6fc>
    error = USBH_OK;  
 8006a86:	2300      	movs	r3, #0
 8006a88:	75fb      	strb	r3, [r7, #23]
    break;
 8006a8a:	bf00      	nop
  }
  return error;
 8006a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3718      	adds	r7, #24
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop
 8006a98:	080155d4 	.word	0x080155d4
 8006a9c:	080155f4 	.word	0x080155f4
 8006aa0:	08015608 	.word	0x08015608
 8006aa4:	0801561c 	.word	0x0801561c
 8006aa8:	0801562c 	.word	0x0801562c
 8006aac:	08015648 	.word	0x08015648
 8006ab0:	080155bc 	.word	0x080155bc

08006ab4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af02      	add	r7, sp, #8
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;  
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	73fb      	strb	r3, [r7, #15]
  
  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8006ae6:	78fb      	ldrb	r3, [r7, #3]
 8006ae8:	693a      	ldr	r2, [r7, #16]
 8006aea:	2134      	movs	r1, #52	; 0x34
 8006aec:	fb01 f303 	mul.w	r3, r1, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	3390      	adds	r3, #144	; 0x90
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	2b06      	cmp	r3, #6
 8006af8:	d004      	beq.n	8006b04 <USBH_MSC_RdWrProcess+0x3c>
 8006afa:	2b07      	cmp	r3, #7
 8006afc:	d03f      	beq.n	8006b7e <USBH_MSC_RdWrProcess+0xb6>
 8006afe:	2b05      	cmp	r3, #5
 8006b00:	d07a      	beq.n	8006bf8 <USBH_MSC_RdWrProcess+0x130>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif       
    break;  
    
  default:
    break;  
 8006b02:	e0ed      	b.n	8006ce0 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0, NULL, 0) ;
 8006b04:	78f9      	ldrb	r1, [r7, #3]
 8006b06:	2300      	movs	r3, #0
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 ff3e 	bl	8007990 <USBH_MSC_SCSI_Read>
 8006b14:	4603      	mov	r3, r0
 8006b16:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10b      	bne.n	8006b36 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8006b1e:	78fb      	ldrb	r3, [r7, #3]
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	2134      	movs	r1, #52	; 0x34
 8006b24:	fb01 f303 	mul.w	r3, r1, r3
 8006b28:	4413      	add	r3, r2
 8006b2a:	3390      	adds	r3, #144	; 0x90
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;     
 8006b30:	2300      	movs	r3, #0
 8006b32:	75fb      	strb	r3, [r7, #23]
 8006b34:	e01a      	b.n	8006b6c <USBH_MSC_RdWrProcess+0xa4>
    else if( scsi_status == USBH_FAIL)
 8006b36:	7bfb      	ldrb	r3, [r7, #15]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d109      	bne.n	8006b50 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8006b3c:	78fb      	ldrb	r3, [r7, #3]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	2134      	movs	r1, #52	; 0x34
 8006b42:	fb01 f303 	mul.w	r3, r1, r3
 8006b46:	4413      	add	r3, r2
 8006b48:	3390      	adds	r3, #144	; 0x90
 8006b4a:	2205      	movs	r2, #5
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	e00d      	b.n	8006b6c <USBH_MSC_RdWrProcess+0xa4>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006b50:	7bfb      	ldrb	r3, [r7, #15]
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d10a      	bne.n	8006b6c <USBH_MSC_RdWrProcess+0xa4>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	2134      	movs	r1, #52	; 0x34
 8006b5c:	fb01 f303 	mul.w	r3, r1, r3
 8006b60:	4413      	add	r3, r2
 8006b62:	3390      	adds	r3, #144	; 0x90
 8006b64:	2208      	movs	r2, #8
 8006b66:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b72:	2200      	movs	r2, #0
 8006b74:	2104      	movs	r1, #4
 8006b76:	4618      	mov	r0, r3
 8006b78:	f005 fac4 	bl	800c104 <osMessagePut>
    break;     
 8006b7c:	e0b0      	b.n	8006ce0 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0, NULL, 0) ;
 8006b7e:	78f9      	ldrb	r1, [r7, #3]
 8006b80:	2300      	movs	r3, #0
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	2300      	movs	r3, #0
 8006b86:	2200      	movs	r2, #0
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fe9b 	bl	80078c4 <USBH_MSC_SCSI_Write>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d10b      	bne.n	8006bb0 <USBH_MSC_RdWrProcess+0xe8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8006b98:	78fb      	ldrb	r3, [r7, #3]
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	2134      	movs	r1, #52	; 0x34
 8006b9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	3390      	adds	r3, #144	; 0x90
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;             
 8006baa:	2300      	movs	r3, #0
 8006bac:	75fb      	strb	r3, [r7, #23]
 8006bae:	e01a      	b.n	8006be6 <USBH_MSC_RdWrProcess+0x11e>
    else if( scsi_status == USBH_FAIL)
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d109      	bne.n	8006bca <USBH_MSC_RdWrProcess+0x102>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;  
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	2134      	movs	r1, #52	; 0x34
 8006bbc:	fb01 f303 	mul.w	r3, r1, r3
 8006bc0:	4413      	add	r3, r2
 8006bc2:	3390      	adds	r3, #144	; 0x90
 8006bc4:	2205      	movs	r2, #5
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e00d      	b.n	8006be6 <USBH_MSC_RdWrProcess+0x11e>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006bca:	7bfb      	ldrb	r3, [r7, #15]
 8006bcc:	2b04      	cmp	r3, #4
 8006bce:	d10a      	bne.n	8006be6 <USBH_MSC_RdWrProcess+0x11e>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8006bd0:	78fb      	ldrb	r3, [r7, #3]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	2134      	movs	r1, #52	; 0x34
 8006bd6:	fb01 f303 	mul.w	r3, r1, r3
 8006bda:	4413      	add	r3, r2
 8006bdc:	3390      	adds	r3, #144	; 0x90
 8006bde:	2208      	movs	r2, #8
 8006be0:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006be2:	2302      	movs	r3, #2
 8006be4:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006bec:	2200      	movs	r2, #0
 8006bee:	2104      	movs	r1, #4
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f005 fa87 	bl	800c104 <osMessagePut>
    break; 
 8006bf6:	e073      	b.n	8006ce0 <USBH_MSC_RdWrProcess+0x218>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	2234      	movs	r2, #52	; 0x34
 8006bfc:	fb02 f303 	mul.w	r3, r2, r3
 8006c00:	3398      	adds	r3, #152	; 0x98
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4413      	add	r3, r2
 8006c06:	1d1a      	adds	r2, r3, #4
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fde0 	bl	80077d2 <USBH_MSC_SCSI_RequestSense>
 8006c12:	4603      	mov	r3, r0
 8006c14:	73fb      	strb	r3, [r7, #15]
    if( scsi_status == USBH_OK)
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d140      	bne.n	8006c9e <USBH_MSC_RdWrProcess+0x1d6>
      USBH_UsrLog ("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	2134      	movs	r1, #52	; 0x34
 8006c22:	fb01 f303 	mul.w	r3, r1, r3
 8006c26:	4413      	add	r3, r2
 8006c28:	339c      	adds	r3, #156	; 0x9c
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	482f      	ldr	r0, [pc, #188]	; (8006cec <USBH_MSC_RdWrProcess+0x224>)
 8006c30:	f00c fb84 	bl	801333c <iprintf>
 8006c34:	200a      	movs	r0, #10
 8006c36:	f00c fb99 	bl	801336c <putchar>
      USBH_UsrLog ("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
 8006c3a:	78fb      	ldrb	r3, [r7, #3]
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	2134      	movs	r1, #52	; 0x34
 8006c40:	fb01 f303 	mul.w	r3, r1, r3
 8006c44:	4413      	add	r3, r2
 8006c46:	339d      	adds	r3, #157	; 0x9d
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	4828      	ldr	r0, [pc, #160]	; (8006cf0 <USBH_MSC_RdWrProcess+0x228>)
 8006c4e:	f00c fb75 	bl	801333c <iprintf>
 8006c52:	200a      	movs	r0, #10
 8006c54:	f00c fb8a 	bl	801336c <putchar>
      USBH_UsrLog ("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	2134      	movs	r1, #52	; 0x34
 8006c5e:	fb01 f303 	mul.w	r3, r1, r3
 8006c62:	4413      	add	r3, r2
 8006c64:	339e      	adds	r3, #158	; 0x9e
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	4619      	mov	r1, r3
 8006c6a:	4822      	ldr	r0, [pc, #136]	; (8006cf4 <USBH_MSC_RdWrProcess+0x22c>)
 8006c6c:	f00c fb66 	bl	801333c <iprintf>
 8006c70:	200a      	movs	r0, #10
 8006c72:	f00c fb7b 	bl	801336c <putchar>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 8006c76:	78fb      	ldrb	r3, [r7, #3]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	2134      	movs	r1, #52	; 0x34
 8006c7c:	fb01 f303 	mul.w	r3, r1, r3
 8006c80:	4413      	add	r3, r2
 8006c82:	3390      	adds	r3, #144	; 0x90
 8006c84:	2201      	movs	r2, #1
 8006c86:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	693a      	ldr	r2, [r7, #16]
 8006c8c:	2134      	movs	r1, #52	; 0x34
 8006c8e:	fb01 f303 	mul.w	r3, r1, r3
 8006c92:	4413      	add	r3, r2
 8006c94:	3391      	adds	r3, #145	; 0x91
 8006c96:	2202      	movs	r2, #2
 8006c98:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	75fb      	strb	r3, [r7, #23]
    if( scsi_status == USBH_FAIL)
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	d106      	bne.n	8006cb2 <USBH_MSC_RdWrProcess+0x1ea>
      USBH_UsrLog ("MSC Device NOT ready");
 8006ca4:	4814      	ldr	r0, [pc, #80]	; (8006cf8 <USBH_MSC_RdWrProcess+0x230>)
 8006ca6:	f00c fb49 	bl	801333c <iprintf>
 8006caa:	200a      	movs	r0, #10
 8006cac:	f00c fb5e 	bl	801336c <putchar>
 8006cb0:	e00d      	b.n	8006cce <USBH_MSC_RdWrProcess+0x206>
    else if(scsi_status == USBH_UNRECOVERED_ERROR)
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
 8006cb4:	2b04      	cmp	r3, #4
 8006cb6:	d10a      	bne.n	8006cce <USBH_MSC_RdWrProcess+0x206>
      MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;  
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	2134      	movs	r1, #52	; 0x34
 8006cbe:	fb01 f303 	mul.w	r3, r1, r3
 8006cc2:	4413      	add	r3, r2
 8006cc4:	3390      	adds	r3, #144	; 0x90
 8006cc6:	2208      	movs	r2, #8
 8006cc8:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8006cca:	2302      	movs	r3, #2
 8006ccc:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	2104      	movs	r1, #4
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f005 fa13 	bl	800c104 <osMessagePut>
    break;  
 8006cde:	bf00      	nop
    
  }
  return error;
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3718      	adds	r7, #24
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	0801561c 	.word	0x0801561c
 8006cf0:	0801562c 	.word	0x0801562c
 8006cf4:	08015648 	.word	0x08015648
 8006cf8:	080155bc 	.word	0x080155bc

08006cfc <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;  
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	60fb      	str	r3, [r7, #12]
  
  if(phost->gState == HOST_CLASS)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b0a      	cmp	r3, #10
 8006d1a:	d10d      	bne.n	8006d38 <USBH_MSC_UnitIsReady+0x3c>
  {
    return (MSC_Handle->unit[lun].error == MSC_OK);
 8006d1c:	78fb      	ldrb	r3, [r7, #3]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	2134      	movs	r1, #52	; 0x34
 8006d22:	fb01 f303 	mul.w	r3, r1, r3
 8006d26:	4413      	add	r3, r2
 8006d28:	3391      	adds	r3, #145	; 0x91
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	bf0c      	ite	eq
 8006d30:	2301      	moveq	r3, #1
 8006d32:	2300      	movne	r3, #0
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	e000      	b.n	8006d3a <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    return 0;
 8006d38:	2300      	movs	r3, #0
  }
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3714      	adds	r7, #20
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bc80      	pop	{r7}
 8006d42:	4770      	bx	lr

08006d44 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;    
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	2b0a      	cmp	r3, #10
 8006d64:	d10d      	bne.n	8006d82 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8006d66:	7afb      	ldrb	r3, [r7, #11]
 8006d68:	2234      	movs	r2, #52	; 0x34
 8006d6a:	fb02 f303 	mul.w	r3, r2, r3
 8006d6e:	3390      	adds	r3, #144	; 0x90
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4413      	add	r3, r2
 8006d74:	2234      	movs	r2, #52	; 0x34
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f00c fa21 	bl	80131c0 <memcpy>
    return USBH_OK;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	e000      	b.n	8006d84 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8006d82:	2302      	movs	r3, #2
  }
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b088      	sub	sp, #32
 8006d90:	af02      	add	r7, sp, #8
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	607a      	str	r2, [r7, #4]
 8006d96:	603b      	str	r3, [r7, #0]
 8006d98:	460b      	mov	r3, r1
 8006d9a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00e      	beq.n	8006dd0 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) || 
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8006db8:	2b0a      	cmp	r3, #10
 8006dba:	d109      	bne.n	8006dd0 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006dbc:	7afb      	ldrb	r3, [r7, #11]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	2134      	movs	r1, #52	; 0x34
 8006dc2:	fb01 f303 	mul.w	r3, r1, r3
 8006dc6:	4413      	add	r3, r2
 8006dc8:	3390      	adds	r3, #144	; 0x90
 8006dca:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d001      	beq.n	8006dd4 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	e040      	b.n	8006e56 <USBH_MSC_Read+0xca>
  }
  MSC_Handle->state = MSC_READ;
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2206      	movs	r2, #6
 8006dd8:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8006dda:	7afb      	ldrb	r3, [r7, #11]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	2134      	movs	r1, #52	; 0x34
 8006de0:	fb01 f303 	mul.w	r3, r1, r3
 8006de4:	4413      	add	r3, r2
 8006de6:	3390      	adds	r3, #144	; 0x90
 8006de8:	2206      	movs	r2, #6
 8006dea:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8006dec:	7afb      	ldrb	r3, [r7, #11]
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Read(phost,
 8006df6:	7af9      	ldrb	r1, [r7, #11]
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	9300      	str	r3, [sp, #0]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 fdc5 	bl	8007990 <USBH_MSC_SCSI_Read>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8006e0c:	613b      	str	r3, [r7, #16]
  
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006e0e:	e016      	b.n	8006e3e <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000 * length)) || (phost->device.is_connected == 0))
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	1ad2      	subs	r2, r2, r3
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	f242 7110 	movw	r1, #10000	; 0x2710
 8006e20:	fb01 f303 	mul.w	r3, r1, r3
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d805      	bhi.n	8006e34 <USBH_MSC_Read+0xa8>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d104      	bne.n	8006e3e <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	2201      	movs	r2, #1
 8006e38:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e00b      	b.n	8006e56 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006e3e:	7afb      	ldrb	r3, [r7, #11]
 8006e40:	4619      	mov	r1, r3
 8006e42:	68f8      	ldr	r0, [r7, #12]
 8006e44:	f7ff fe40 	bl	8006ac8 <USBH_MSC_RdWrProcess>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d0e0      	beq.n	8006e10 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	2201      	movs	r2, #1
 8006e52:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3718      	adds	r7, #24
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b088      	sub	sp, #32
 8006e62:	af02      	add	r7, sp, #8
 8006e64:	60f8      	str	r0, [r7, #12]
 8006e66:	607a      	str	r2, [r7, #4]
 8006e68:	603b      	str	r3, [r7, #0]
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;   
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	617b      	str	r3, [r7, #20]
  
  if ((phost->device.is_connected == 0) || 
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00e      	beq.n	8006ea2 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) || 
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0) || 
 8006e8a:	2b0a      	cmp	r3, #10
 8006e8c:	d109      	bne.n	8006ea2 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8006e8e:	7afb      	ldrb	r3, [r7, #11]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	2134      	movs	r1, #52	; 0x34
 8006e94:	fb01 f303 	mul.w	r3, r1, r3
 8006e98:	4413      	add	r3, r2
 8006e9a:	3390      	adds	r3, #144	; 0x90
 8006e9c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) || 
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d001      	beq.n	8006ea6 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e040      	b.n	8006f28 <USBH_MSC_Write+0xca>
  }
  MSC_Handle->state = MSC_WRITE;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	2207      	movs	r2, #7
 8006eaa:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8006eac:	7afb      	ldrb	r3, [r7, #11]
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	2134      	movs	r1, #52	; 0x34
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	4413      	add	r3, r2
 8006eb8:	3390      	adds	r3, #144	; 0x90
 8006eba:	2207      	movs	r2, #7
 8006ebc:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8006ebe:	7afb      	ldrb	r3, [r7, #11]
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
  USBH_MSC_SCSI_Write(phost,
 8006ec8:	7af9      	ldrb	r1, [r7, #11]
 8006eca:	6a3b      	ldr	r3, [r7, #32]
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fcf6 	bl	80078c4 <USBH_MSC_SCSI_Write>
                     lun,
                     address,
                     pbuf,
                     length);
  
  timeout = phost->Timer;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8006ede:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006ee0:	e016      	b.n	8006f10 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000 * length)) || (phost->device.is_connected == 0))
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f8d3 23b8 	ldr.w	r2, [r3, #952]	; 0x3b8
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	1ad2      	subs	r2, r2, r3
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	f242 7110 	movw	r1, #10000	; 0x2710
 8006ef2:	fb01 f303 	mul.w	r3, r1, r3
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d805      	bhi.n	8006f06 <USBH_MSC_Write+0xa8>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d104      	bne.n	8006f10 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	e00b      	b.n	8006f28 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8006f10:	7afb      	ldrb	r3, [r7, #11]
 8006f12:	4619      	mov	r1, r3
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7ff fdd7 	bl	8006ac8 <USBH_MSC_RdWrProcess>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d0e0      	beq.n	8006ee2 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2201      	movs	r2, #1
 8006f24:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS | \
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2221      	movs	r2, #33	; 0x21
 8006f3c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	22ff      	movs	r2, #255	; 0xff
 8006f42:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0;           
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, 0 , 0 );  
 8006f56:	2200      	movs	r2, #0
 8006f58:	2100      	movs	r1, #0
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 fe2a 	bl	8008bb4 <USBH_CtlReq>
 8006f60:	4603      	mov	r3, r0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3708      	adds	r7, #8
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b082      	sub	sp, #8
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	22a1      	movs	r2, #161	; 0xa1
 8006f78:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;
  
  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	22fe      	movs	r2, #254	; 0xfe
 8006f7e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1;           
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	82da      	strh	r2, [r3, #22]
  
  return USBH_CtlReq(phost, Maxlun , 1 ); 
 8006f92:	2201      	movs	r2, #1
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 fe0c 	bl	8008bb4 <USBH_CtlReq>
 8006f9c:	4603      	mov	r3, r0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8006fb6:	69db      	ldr	r3, [r3, #28]
 8006fb8:	60fb      	str	r3, [r7, #12]
  
  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	4a09      	ldr	r2, [pc, #36]	; (8006fe4 <USBH_MSC_BOT_Init+0x3c>)
 8006fbe:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4a09      	ldr	r2, [pc, #36]	; (8006fe8 <USBH_MSC_BOT_Init+0x40>)
 8006fc4:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;    
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;   
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
  
  return USBH_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3714      	adds	r7, #20
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bc80      	pop	{r7}
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	43425355 	.word	0x43425355
 8006fe8:	20304050 	.word	0x20304050

08006fec <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b088      	sub	sp, #32
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;  
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8007000:	2301      	movs	r3, #1
 8007002:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007004:	2300      	movs	r3, #0
 8007006:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800700e:	69db      	ldr	r3, [r3, #28]
 8007010:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0;
 8007012:	2300      	movs	r3, #0
 8007014:	73fb      	strb	r3, [r7, #15]
  
  switch (MSC_Handle->hbot.state)
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800701c:	3b01      	subs	r3, #1
 800701e:	2b0a      	cmp	r3, #10
 8007020:	f200 81f1 	bhi.w	8007406 <USBH_MSC_BOT_Process+0x41a>
 8007024:	a201      	add	r2, pc, #4	; (adr r2, 800702c <USBH_MSC_BOT_Process+0x40>)
 8007026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702a:	bf00      	nop
 800702c:	08007059 	.word	0x08007059
 8007030:	08007083 	.word	0x08007083
 8007034:	0800711d 	.word	0x0800711d
 8007038:	0800713b 	.word	0x0800713b
 800703c:	080071df 	.word	0x080071df
 8007040:	08007203 	.word	0x08007203
 8007044:	080072cd 	.word	0x080072cd
 8007048:	080072e9 	.word	0x080072e9
 800704c:	0800735b 	.word	0x0800735b
 8007050:	0800738b 	.word	0x0800738b
 8007054:	080073ed 	.word	0x080073ed
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	78fa      	ldrb	r2, [r7, #3]
 800705c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;    
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost,
                       MSC_Handle->hbot.cbw.data, 
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f103 0154 	add.w	r1, r3, #84	; 0x54
    USBH_BulkSendData (phost,
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	795a      	ldrb	r2, [r3, #5]
 8007072:	2301      	movs	r3, #1
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	4613      	mov	r3, r2
 8007078:	221f      	movs	r2, #31
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f002 f82b 	bl	80090d6 <USBH_BulkSendData>
                       BOT_CBW_LENGTH, 
                       MSC_Handle->OutPipe,
                       1);
    
    break;
 8007080:	e1d0      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    
  case BOT_SEND_CBW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe); 
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	795b      	ldrb	r3, [r3, #5]
 8007086:	4619      	mov	r1, r3
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f00a fbe1 	bl	8011850 <USBH_LL_GetURBState>
 800708e:	4603      	mov	r3, r0
 8007090:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 8007092:	7d3b      	ldrb	r3, [r7, #20]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d120      	bne.n	80070da <USBH_MSC_BOT_Process+0xee>
    { 
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0 )
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00f      	beq.n	80070c0 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80070a6:	b25b      	sxtb	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	da04      	bge.n	80070b6 <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	2203      	movs	r2, #3
 80070b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80070b4:	e008      	b.n	80070c8 <USBH_MSC_BOT_Process+0xdc>
        }
        else
        {
          /* Data Direction is OUT */
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	2205      	movs	r2, #5
 80070ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80070be:	e003      	b.n	80070c8 <USBH_MSC_BOT_Process+0xdc>
        } 
      }
      
      else
      {/* If there is NO Data Transfer Stage */
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	2207      	movs	r2, #7
 80070c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80070ce:	2200      	movs	r2, #0
 80070d0:	2102      	movs	r1, #2
 80070d2:	4618      	mov	r0, r3
 80070d4:	f005 f816 	bl	800c104 <osMessagePut>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 80070d8:	e197      	b.n	800740a <USBH_MSC_BOT_Process+0x41e>
    else if(URB_Status == USBH_URB_NOTREADY)
 80070da:	7d3b      	ldrb	r3, [r7, #20]
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d10c      	bne.n	80070fa <USBH_MSC_BOT_Process+0x10e>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80070ee:	2200      	movs	r2, #0
 80070f0:	2102      	movs	r1, #2
 80070f2:	4618      	mov	r0, r3
 80070f4:	f005 f806 	bl	800c104 <osMessagePut>
    break;
 80070f8:	e187      	b.n	800740a <USBH_MSC_BOT_Process+0x41e>
    else if(URB_Status == USBH_URB_STALL)
 80070fa:	7d3b      	ldrb	r3, [r7, #20]
 80070fc:	2b05      	cmp	r3, #5
 80070fe:	f040 8184 	bne.w	800740a <USBH_MSC_BOT_Process+0x41e>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	220a      	movs	r2, #10
 8007106:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007110:	2200      	movs	r2, #0
 8007112:	2102      	movs	r1, #2
 8007114:	4618      	mov	r0, r3
 8007116:	f004 fff5 	bl	800c104 <osMessagePut>
    break;
 800711a:	e176      	b.n	800740a <USBH_MSC_BOT_Process+0x41e>
    
  case BOT_DATA_IN:   
    /* Send first packet */        
    USBH_BulkReceiveData (phost,
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	895a      	ldrh	r2, [r3, #10]
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	791b      	ldrb	r3, [r3, #4]
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f001 fff8 	bl	8009120 <USBH_BulkReceiveData>
                          MSC_Handle->hbot.pbuf, 
                          MSC_Handle->InEpSize , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_DATA_IN_WAIT;
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	2204      	movs	r2, #4
 8007134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    
    break;   
 8007138:	e174      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    
  case BOT_DATA_IN_WAIT:  
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	791b      	ldrb	r3, [r3, #4]
 800713e:	4619      	mov	r1, r3
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f00a fb85 	bl	8011850 <USBH_LL_GetURBState>
 8007146:	4603      	mov	r3, r0
 8007148:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE) 
 800714a:	7d3b      	ldrb	r3, [r7, #20]
 800714c:	2b01      	cmp	r3, #1
 800714e:	d135      	bne.n	80071bc <USBH_MSC_BOT_Process+0x1d0>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	8952      	ldrh	r2, [r2, #10]
 8007158:	4293      	cmp	r3, r2
 800715a:	d910      	bls.n	800717e <USBH_MSC_BOT_Process+0x192>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	8952      	ldrh	r2, [r2, #10]
 8007166:	441a      	add	r2, r3
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;  
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	8952      	ldrh	r2, [r2, #10]
 8007176:	1a9a      	subs	r2, r3, r2
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	65da      	str	r2, [r3, #92]	; 0x5c
 800717c:	e002      	b.n	8007184 <USBH_MSC_BOT_Process+0x198>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	2200      	movs	r2, #0
 8007182:	65da      	str	r2, [r3, #92]	; 0x5c
      }
        
      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <USBH_MSC_BOT_Process+0x1b6>
      {
        /* Send next packet */        
        USBH_BulkReceiveData (phost,
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	895a      	ldrh	r2, [r3, #10]
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	791b      	ldrb	r3, [r3, #4]
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f001 ffc0 	bl	8009120 <USBH_BulkReceiveData>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }     
    break;  
 80071a0:	e135      	b.n	800740e <USBH_MSC_BOT_Process+0x422>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	2207      	movs	r2, #7
 80071a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80071b0:	2200      	movs	r2, #0
 80071b2:	2102      	movs	r1, #2
 80071b4:	4618      	mov	r0, r3
 80071b6:	f004 ffa5 	bl	800c104 <osMessagePut>
    break;  
 80071ba:	e128      	b.n	800740e <USBH_MSC_BOT_Process+0x422>
    else if(URB_Status == USBH_URB_STALL)
 80071bc:	7d3b      	ldrb	r3, [r7, #20]
 80071be:	2b05      	cmp	r3, #5
 80071c0:	f040 8125 	bne.w	800740e <USBH_MSC_BOT_Process+0x422>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	2209      	movs	r2, #9
 80071c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80071d2:	2200      	movs	r2, #0
 80071d4:	2102      	movs	r1, #2
 80071d6:	4618      	mov	r0, r3
 80071d8:	f004 ff94 	bl	800c104 <osMessagePut>
    break;  
 80071dc:	e117      	b.n	800740e <USBH_MSC_BOT_Process+0x422>
    
  case BOT_DATA_OUT:
    
    USBH_BulkSendData (phost,
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	891a      	ldrh	r2, [r3, #8]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	7958      	ldrb	r0, [r3, #5]
 80071ec:	2301      	movs	r3, #1
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	4603      	mov	r3, r0
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 ff6f 	bl	80090d6 <USBH_BulkSendData>
                       MSC_Handle->OutEpSize , 
                       MSC_Handle->OutPipe,
                       1);
    
    
    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	2206      	movs	r2, #6
 80071fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8007200:	e110      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    
  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);     
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	795b      	ldrb	r3, [r3, #5]
 8007206:	4619      	mov	r1, r3
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f00a fb21 	bl	8011850 <USBH_LL_GetURBState>
 800720e:	4603      	mov	r3, r0
 8007210:	753b      	strb	r3, [r7, #20]
    
    if(URB_Status == USBH_URB_DONE)
 8007212:	7d3b      	ldrb	r3, [r7, #20]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d138      	bne.n	800728a <USBH_MSC_BOT_Process+0x29e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	8912      	ldrh	r2, [r2, #8]
 8007220:	4293      	cmp	r3, r2
 8007222:	d910      	bls.n	8007246 <USBH_MSC_BOT_Process+0x25a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	8912      	ldrh	r2, [r2, #8]
 800722e:	441a      	add	r2, r3
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize; 
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	8912      	ldrh	r2, [r2, #8]
 800723e:	1a9a      	subs	r2, r3, r2
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	65da      	str	r2, [r3, #92]	; 0x5c
 8007244:	e002      	b.n	800724c <USBH_MSC_BOT_Process+0x260>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0;
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	2200      	movs	r2, #0
 800724a:	65da      	str	r2, [r3, #92]	; 0x5c
      } 
      
      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0)
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00d      	beq.n	8007270 <USBH_MSC_BOT_Process+0x284>
      {
        USBH_BulkSendData (phost,
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	891a      	ldrh	r2, [r3, #8]
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	7958      	ldrb	r0, [r3, #5]
 8007262:	2301      	movs	r3, #1
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	4603      	mov	r3, r0
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f001 ff34 	bl	80090d6 <USBH_BulkSendData>
 800726e:	e003      	b.n	8007278 <USBH_MSC_BOT_Process+0x28c>
                           1);
      }
      else
      {
        /* If value was 0, and successful transfer, then change the state */
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	2207      	movs	r2, #7
 8007274:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800727e:	2200      	movs	r2, #0
 8007280:	2102      	movs	r1, #2
 8007282:	4618      	mov	r0, r3
 8007284:	f004 ff3e 	bl	800c104 <osMessagePut>
      */      
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8007288:	e0c3      	b.n	8007412 <USBH_MSC_BOT_Process+0x426>
    else if(URB_Status == USBH_URB_NOTREADY)
 800728a:	7d3b      	ldrb	r3, [r7, #20]
 800728c:	2b02      	cmp	r3, #2
 800728e:	d10c      	bne.n	80072aa <USBH_MSC_BOT_Process+0x2be>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	2205      	movs	r2, #5
 8007294:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800729e:	2200      	movs	r2, #0
 80072a0:	2102      	movs	r1, #2
 80072a2:	4618      	mov	r0, r3
 80072a4:	f004 ff2e 	bl	800c104 <osMessagePut>
    break;
 80072a8:	e0b3      	b.n	8007412 <USBH_MSC_BOT_Process+0x426>
    else if(URB_Status == USBH_URB_STALL)
 80072aa:	7d3b      	ldrb	r3, [r7, #20]
 80072ac:	2b05      	cmp	r3, #5
 80072ae:	f040 80b0 	bne.w	8007412 <USBH_MSC_BOT_Process+0x426>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	220a      	movs	r2, #10
 80072b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80072c0:	2200      	movs	r2, #0
 80072c2:	2102      	movs	r1, #2
 80072c4:	4618      	mov	r0, r3
 80072c6:	f004 ff1d 	bl	800c104 <osMessagePut>
    break;
 80072ca:	e0a2      	b.n	8007412 <USBH_MSC_BOT_Process+0x426>
    
  case BOT_RECEIVE_CSW:
    
    USBH_BulkReceiveData (phost,
                          MSC_Handle->hbot.csw.data, 
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	f103 0178 	add.w	r1, r3, #120	; 0x78
    USBH_BulkReceiveData (phost,
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	791b      	ldrb	r3, [r3, #4]
 80072d6:	220d      	movs	r2, #13
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f001 ff21 	bl	8009120 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH , 
                          MSC_Handle->InPipe);
    
    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	2208      	movs	r2, #8
 80072e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80072e6:	e09d      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    
  case BOT_RECEIVE_CSW_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe); 
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	791b      	ldrb	r3, [r3, #4]
 80072ec:	4619      	mov	r1, r3
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f00a faae 	bl	8011850 <USBH_LL_GetURBState>
 80072f4:	4603      	mov	r3, r0
 80072f6:	753b      	strb	r3, [r7, #20]
    
    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 80072f8:	7d3b      	ldrb	r3, [r7, #20]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d11d      	bne.n	800733a <USBH_MSC_BOT_Process+0x34e>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;    
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;        
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f8ba 	bl	8007488 <USBH_MSC_DecodeCSW>
 8007314:	4603      	mov	r3, r0
 8007316:	757b      	strb	r3, [r7, #21]
      
      if(CSW_Status == BOT_CSW_CMD_PASSED)
 8007318:	7d7b      	ldrb	r3, [r7, #21]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d102      	bne.n	8007324 <USBH_MSC_BOT_Process+0x338>
      {
        status = USBH_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	75fb      	strb	r3, [r7, #23]
 8007322:	e001      	b.n	8007328 <USBH_MSC_BOT_Process+0x33c>
      }
      else
      {
        status = USBH_FAIL;
 8007324:	2302      	movs	r3, #2
 8007326:	75fb      	strb	r3, [r7, #23]
      }
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800732e:	2200      	movs	r2, #0
 8007330:	2102      	movs	r1, #2
 8007332:	4618      	mov	r0, r3
 8007334:	f004 fee6 	bl	800c104 <osMessagePut>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
#endif       
    }
    break;
 8007338:	e06d      	b.n	8007416 <USBH_MSC_BOT_Process+0x42a>
    else if(URB_Status == USBH_URB_STALL)     
 800733a:	7d3b      	ldrb	r3, [r7, #20]
 800733c:	2b05      	cmp	r3, #5
 800733e:	d16a      	bne.n	8007416 <USBH_MSC_BOT_Process+0x42a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2209      	movs	r2, #9
 8007344:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800734e:	2200      	movs	r2, #0
 8007350:	2102      	movs	r1, #2
 8007352:	4618      	mov	r0, r3
 8007354:	f004 fed6 	bl	800c104 <osMessagePut>
    break;
 8007358:	e05d      	b.n	8007416 <USBH_MSC_BOT_Process+0x42a>
    
  case BOT_ERROR_IN: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800735a:	78fb      	ldrb	r3, [r7, #3]
 800735c:	2200      	movs	r2, #0
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 f865 	bl	8007430 <USBH_MSC_BOT_Abort>
 8007366:	4603      	mov	r3, r0
 8007368:	75bb      	strb	r3, [r7, #22]
    
    if (error == USBH_OK)
 800736a:	7dbb      	ldrb	r3, [r7, #22]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <USBH_MSC_BOT_Process+0x38e>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	2207      	movs	r2, #7
 8007374:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      /* This means that there is a STALL Error limit, Do Reset Recovery */
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 8007378:	e04f      	b.n	800741a <USBH_MSC_BOT_Process+0x42e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800737a:	7dbb      	ldrb	r3, [r7, #22]
 800737c:	2b04      	cmp	r3, #4
 800737e:	d14c      	bne.n	800741a <USBH_MSC_BOT_Process+0x42e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	220b      	movs	r2, #11
 8007384:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 8007388:	e047      	b.n	800741a <USBH_MSC_BOT_Process+0x42e>
    
  case BOT_ERROR_OUT: 
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800738a:	78fb      	ldrb	r3, [r7, #3]
 800738c:	2201      	movs	r2, #1
 800738e:	4619      	mov	r1, r3
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f84d 	bl	8007430 <USBH_MSC_BOT_Abort>
 8007396:	4603      	mov	r3, r0
 8007398:	75bb      	strb	r3, [r7, #22]
    
    if ( error == USBH_OK)
 800739a:	7dbb      	ldrb	r3, [r7, #22]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d11d      	bne.n	80073dc <USBH_MSC_BOT_Process+0x3f0>
    { 
      
      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe); 
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	795b      	ldrb	r3, [r3, #5]
 80073a4:	4619      	mov	r1, r3
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f00a faae 	bl	8011908 <USBH_LL_GetToggle>
 80073ac:	4603      	mov	r3, r0
 80073ae:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1- toggle);   
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	7959      	ldrb	r1, [r3, #5]
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
 80073b6:	f1c3 0301 	rsb	r3, r3, #1
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	461a      	mov	r2, r3
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f00a fa70 	bl	80118a4 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0);  
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	791b      	ldrb	r3, [r3, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	4619      	mov	r1, r3
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f00a fa69 	bl	80118a4 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;        
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	2209      	movs	r2, #9
 80073d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    else if (error == USBH_UNRECOVERED_ERROR)
    {
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    break;
 80073da:	e020      	b.n	800741e <USBH_MSC_BOT_Process+0x432>
    else if (error == USBH_UNRECOVERED_ERROR)
 80073dc:	7dbb      	ldrb	r3, [r7, #22]
 80073de:	2b04      	cmp	r3, #4
 80073e0:	d11d      	bne.n	800741e <USBH_MSC_BOT_Process+0x432>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	220b      	movs	r2, #11
 80073e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 80073ea:	e018      	b.n	800741e <USBH_MSC_BOT_Process+0x432>
    
    
  case BOT_UNRECOVERED_ERROR: 
    status = USBH_MSC_BOT_REQ_Reset(phost);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f7ff fd9f 	bl	8006f30 <USBH_MSC_BOT_REQ_Reset>
 80073f2:	4603      	mov	r3, r0
 80073f4:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 80073f6:	7dfb      	ldrb	r3, [r7, #23]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d112      	bne.n	8007422 <USBH_MSC_BOT_Process+0x436>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW; 
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 8007404:	e00d      	b.n	8007422 <USBH_MSC_BOT_Process+0x436>
    
  default:      
    break;
 8007406:	bf00      	nop
 8007408:	e00c      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 800740a:	bf00      	nop
 800740c:	e00a      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;  
 800740e:	bf00      	nop
 8007410:	e008      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 8007412:	bf00      	nop
 8007414:	e006      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 8007416:	bf00      	nop
 8007418:	e004      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <USBH_MSC_BOT_Process+0x438>
    break;
 8007422:	bf00      	nop
  }
  return status;
 8007424:	7dfb      	ldrb	r3, [r7, #23]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop

08007430 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	70fb      	strb	r3, [r7, #3]
 800743c:	4613      	mov	r3, r2
 800743e:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 8007440:	2302      	movs	r3, #2
 8007442:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800744a:	69db      	ldr	r3, [r3, #28]
 800744c:	60bb      	str	r3, [r7, #8]
  
  switch (dir)
 800744e:	78bb      	ldrb	r3, [r7, #2]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d002      	beq.n	800745a <USBH_MSC_BOT_Abort+0x2a>
 8007454:	2b01      	cmp	r3, #1
 8007456:	d009      	beq.n	800746c <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;
    
  default:
    break;
 8007458:	e011      	b.n	800747e <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	79db      	ldrb	r3, [r3, #7]
 800745e:	4619      	mov	r1, r3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f001 f9c8 	bl	80087f6 <USBH_ClrFeature>
 8007466:	4603      	mov	r3, r0
 8007468:	73fb      	strb	r3, [r7, #15]
    break;
 800746a:	e008      	b.n	800747e <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	799b      	ldrb	r3, [r3, #6]
 8007470:	4619      	mov	r1, r3
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f001 f9bf 	bl	80087f6 <USBH_ClrFeature>
 8007478:	4603      	mov	r3, r0
 800747a:	73fb      	strb	r3, [r7, #15]
    break;
 800747c:	bf00      	nop
  }
  return status;
 800747e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3710      	adds	r7, #16
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007496:	69db      	ldr	r3, [r3, #28]
 8007498:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800749a:	2301      	movs	r3, #1
 800749c:	73fb      	strb	r3, [r7, #15]
  
    /*Checking if the transfer length is different than 13*/    
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	791b      	ldrb	r3, [r3, #4]
 80074a2:	4619      	mov	r1, r3
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f00a f8fb 	bl	80116a0 <USBH_LL_GetLastXferSize>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b0d      	cmp	r3, #13
 80074ae:	d002      	beq.n	80074b6 <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/
      
      
      status = BOT_CSW_PHASE_ERROR;
 80074b0:	2302      	movs	r3, #2
 80074b2:	73fb      	strb	r3, [r7, #15]
 80074b4:	e024      	b.n	8007500 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */
      
      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074ba:	4a14      	ldr	r2, [pc, #80]	; (800750c <USBH_MSC_DecodeCSW+0x84>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d11d      	bne.n	80074fc <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */
        
        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d119      	bne.n	8007500 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the 
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0) 
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d102      	bne.n	80074dc <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            
            */
            
            status = BOT_CSW_CMD_PASSED;
 80074d6:	2300      	movs	r3, #0
 80074d8:	73fb      	strb	r3, [r7, #15]
 80074da:	e011      	b.n	8007500 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1)
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d102      	bne.n	80074ec <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 80074e6:	2301      	movs	r3, #1
 80074e8:	73fb      	strb	r3, [r7, #15]
 80074ea:	e009      	b.n	8007500 <USBH_MSC_DecodeCSW+0x78>
          }
          
          else if(MSC_Handle->hbot.csw.field.Status == 2)
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d104      	bne.n	8007500 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device, 
            Device intends to receive data from the host)
            */
            
            status = BOT_CSW_PHASE_ERROR;
 80074f6:	2302      	movs	r3, #2
 80074f8:	73fb      	strb	r3, [r7, #15]
 80074fa:	e001      	b.n	8007500 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */
        
        status = BOT_CSW_PHASE_ERROR;
 80074fc:	2302      	movs	r3, #2
 80074fe:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/
    
  return status;
 8007500:	7bfb      	ldrb	r3, [r7, #15]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	53425355 	.word	0x53425355

08007510 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost, 
                                                uint8_t lun)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800751c:	2302      	movs	r3, #2
 800751e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007526:	69db      	ldr	r3, [r3, #28]
 8007528:	60bb      	str	r3, [r7, #8]
  
  switch(MSC_Handle->hbot.cmd_state)
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8007530:	2b01      	cmp	r3, #1
 8007532:	d002      	beq.n	800753a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8007534:	2b02      	cmp	r3, #2
 8007536:	d021      	beq.n	800757c <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 8007538:	e028      	b.n	800758c <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;     
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	2200      	movs	r2, #0
 800753e:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	220a      	movs	r2, #10
 800754c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	3363      	adds	r3, #99	; 0x63
 8007554:	2210      	movs	r2, #16
 8007556:	2100      	movs	r1, #0
 8007558:	4618      	mov	r0, r3
 800755a:	f00b fe3c 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY; 
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2202      	movs	r2, #2
 8007572:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY; 
 8007576:	2301      	movs	r3, #1
 8007578:	73fb      	strb	r3, [r7, #15]
    break;
 800757a:	e007      	b.n	800758c <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800757c:	78fb      	ldrb	r3, [r7, #3]
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f7ff fd33 	bl	8006fec <USBH_MSC_BOT_Process>
 8007586:	4603      	mov	r3, r0
 8007588:	73fb      	strb	r3, [r7, #15]
    break;
 800758a:	bf00      	nop
  }
  
  return error;
 800758c:	7bfb      	ldrb	r3, [r7, #15]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3710      	adds	r7, #16
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost, 
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b086      	sub	sp, #24
 800759a:	af00      	add	r7, sp, #0
 800759c:	60f8      	str	r0, [r7, #12]
 800759e:	460b      	mov	r3, r1
 80075a0:	607a      	str	r2, [r7, #4]
 80075a2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 80075a4:	2301      	movs	r3, #1
 80075a6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80075ae:	69db      	ldr	r3, [r3, #28]
 80075b0:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d002      	beq.n	80075c2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d027      	beq.n	8007610 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
    }
    break;
    
  default:
    break;
 80075c0:	e060      	b.n	8007684 <USBH_MSC_SCSI_ReadCapacity+0xee>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	2208      	movs	r2, #8
 80075c6:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2280      	movs	r2, #128	; 0x80
 80075cc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	220a      	movs	r2, #10
 80075d4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	3363      	adds	r3, #99	; 0x63
 80075dc:	2210      	movs	r2, #16
 80075de:	2100      	movs	r1, #0
 80075e0:	4618      	mov	r0, r3
 80075e2:	f00b fdf8 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10; 
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	2225      	movs	r2, #37	; 0x25
 80075ea:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	2202      	movs	r2, #2
 80075fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	f103 0210 	add.w	r2, r3, #16
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 800760a:	2301      	movs	r3, #1
 800760c:	75fb      	strb	r3, [r7, #23]
    break;
 800760e:	e039      	b.n	8007684 <USBH_MSC_SCSI_ReadCapacity+0xee>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007610:	7afb      	ldrb	r3, [r7, #11]
 8007612:	4619      	mov	r1, r3
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f7ff fce9 	bl	8006fec <USBH_MSC_BOT_Process>
 800761a:	4603      	mov	r3, r0
 800761c:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800761e:	7dfb      	ldrb	r3, [r7, #23]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d12e      	bne.n	8007682 <USBH_MSC_SCSI_ReadCapacity+0xec>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800762a:	3303      	adds	r3, #3
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	461a      	mov	r2, r3
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007636:	3302      	adds	r3, #2
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	021b      	lsls	r3, r3, #8
 800763c:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007644:	3301      	adds	r3, #1
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 800764a:	431a      	orrs	r2, r3
                           (MSC_Handle->hbot.pbuf[1] << 16) | (MSC_Handle->hbot.pbuf[0] << 24);
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	061b      	lsls	r3, r3, #24
 8007656:	4313      	orrs	r3, r2
 8007658:	461a      	mov	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | (MSC_Handle->hbot.pbuf[2] << 8) |\
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	601a      	str	r2, [r3, #0]
      capacity->block_size = MSC_Handle->hbot.pbuf[7] | (MSC_Handle->hbot.pbuf[6] << 8); 
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007664:	3307      	adds	r3, #7
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	b21a      	sxth	r2, r3
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007670:	3306      	adds	r3, #6
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	021b      	lsls	r3, r3, #8
 8007676:	b21b      	sxth	r3, r3
 8007678:	4313      	orrs	r3, r2
 800767a:	b21b      	sxth	r3, r3
 800767c:	b29a      	uxth	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	809a      	strh	r2, [r3, #4]
    break;
 8007682:	bf00      	nop
  }
  
  return error;
 8007684:	7dfb      	ldrb	r3, [r7, #23]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}

0800768e <USBH_MSC_SCSI_Inquiry>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_StdInquiryDataTypeDef *inquiry)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b086      	sub	sp, #24
 8007692:	af00      	add	r7, sp, #0
 8007694:	60f8      	str	r0, [r7, #12]
 8007696:	460b      	mov	r3, r1
 8007698:	607a      	str	r2, [r7, #4]
 800769a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800769c:	2302      	movs	r3, #2
 800769e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80076a6:	69db      	ldr	r3, [r3, #28]
 80076a8:	613b      	str	r3, [r7, #16]
  switch(MSC_Handle->hbot.cmd_state)
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d002      	beq.n	80076ba <USBH_MSC_SCSI_Inquiry+0x2c>
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d03d      	beq.n	8007734 <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
    }
    break;
    
  default:
    break;
 80076b8:	e086      	b.n	80077c8 <USBH_MSC_SCSI_Inquiry+0x13a>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2224      	movs	r2, #36	; 0x24
 80076be:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	2280      	movs	r2, #128	; 0x80
 80076c4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	220a      	movs	r2, #10
 80076cc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	3363      	adds	r3, #99	; 0x63
 80076d4:	220a      	movs	r2, #10
 80076d6:	2100      	movs	r1, #0
 80076d8:	4618      	mov	r0, r3
 80076da:	f00b fd7c 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY; 
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2212      	movs	r2, #18
 80076e2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);    
 80076e6:	7afb      	ldrb	r3, [r7, #11]
 80076e8:	015b      	lsls	r3, r3, #5
 80076ea:	b2da      	uxtb	r2, r3
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0;    
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0;    
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24;    
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	2224      	movs	r2, #36	; 0x24
 8007706:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;    
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	2202      	movs	r2, #2
 800771e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f103 0210 	add.w	r2, r3, #16
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 800772e:	2301      	movs	r3, #1
 8007730:	75fb      	strb	r3, [r7, #23]
    break;
 8007732:	e049      	b.n	80077c8 <USBH_MSC_SCSI_Inquiry+0x13a>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007734:	7afb      	ldrb	r3, [r7, #11]
 8007736:	4619      	mov	r1, r3
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f7ff fc57 	bl	8006fec <USBH_MSC_BOT_Process>
 800773e:	4603      	mov	r3, r0
 8007740:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 8007742:	7dfb      	ldrb	r3, [r7, #23]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d13e      	bne.n	80077c6 <USBH_MSC_SCSI_Inquiry+0x138>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8007748:	2222      	movs	r2, #34	; 0x22
 800774a:	2100      	movs	r1, #0
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f00b fd42 	bl	80131d6 <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1F;
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	f003 031f 	and.w	r3, r3, #31
 800775e:	b2da      	uxtb	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5;  
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	b2da      	uxtb	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	701a      	strb	r2, [r3, #0]
      inquiry->RemovableMedia = (MSC_Handle->hbot.pbuf[1] & 0x80)== 0x80;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800777a:	3301      	adds	r3, #1
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	b25b      	sxtb	r3, r3
 8007780:	b2db      	uxtb	r3, r3
 8007782:	09db      	lsrs	r3, r3, #7
 8007784:	b2db      	uxtb	r3, r3
 8007786:	461a      	mov	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	1cd8      	adds	r0, r3, #3
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007796:	3308      	adds	r3, #8
 8007798:	2208      	movs	r2, #8
 800779a:	4619      	mov	r1, r3
 800779c:	f00b fd10 	bl	80131c0 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f103 000c 	add.w	r0, r3, #12
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077ac:	3310      	adds	r3, #16
 80077ae:	2210      	movs	r2, #16
 80077b0:	4619      	mov	r1, r3
 80077b2:	f00b fd05 	bl	80131c0 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4);    
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	331d      	adds	r3, #29
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80077c0:	3220      	adds	r2, #32
 80077c2:	6812      	ldr	r2, [r2, #0]
 80077c4:	601a      	str	r2, [r3, #0]
    break;
 80077c6:	bf00      	nop
  }
  
  return error;
 80077c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3718      	adds	r7, #24
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost, 
                                               uint8_t lun, 
                                               SCSI_SenseTypeDef *sense_data)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b086      	sub	sp, #24
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	60f8      	str	r0, [r7, #12]
 80077da:	460b      	mov	r3, r1
 80077dc:	607a      	str	r2, [r7, #4]
 80077de:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80077e0:	2302      	movs	r3, #2
 80077e2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d002      	beq.n	80077fe <USBH_MSC_SCSI_RequestSense+0x2c>
 80077f8:	2b02      	cmp	r3, #2
 80077fa:	d03d      	beq.n	8007878 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;
    
  default:
    break;
 80077fc:	e05d      	b.n	80078ba <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	220e      	movs	r2, #14
 8007802:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	2280      	movs	r2, #128	; 0x80
 8007808:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	220a      	movs	r2, #10
 8007810:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	3363      	adds	r3, #99	; 0x63
 8007818:	2210      	movs	r2, #16
 800781a:	2100      	movs	r1, #0
 800781c:	4618      	mov	r0, r3
 800781e:	f00b fcda 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE; 
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	2203      	movs	r2, #3
 8007826:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5); 
 800782a:	7afb      	ldrb	r3, [r7, #11]
 800782c:	015b      	lsls	r3, r3, #5
 800782e:	b2da      	uxtb	r2, r3
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0; 
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0; 
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	220e      	movs	r2, #14
 800784a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0;       
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2200      	movs	r2, #0
 8007852:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	2202      	movs	r2, #2
 8007862:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)MSC_Handle->hbot.data;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f103 0210 	add.w	r2, r3, #16
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007872:	2301      	movs	r3, #1
 8007874:	75fb      	strb	r3, [r7, #23]
    break;
 8007876:	e020      	b.n	80078ba <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007878:	7afb      	ldrb	r3, [r7, #11]
 800787a:	4619      	mov	r1, r3
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f7ff fbb5 	bl	8006fec <USBH_MSC_BOT_Process>
 8007882:	4603      	mov	r3, r0
 8007884:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 8007886:	7dfb      	ldrb	r3, [r7, #23]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d115      	bne.n	80078b8 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0F;  
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007892:	3302      	adds	r3, #2
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	f003 030f 	and.w	r3, r3, #15
 800789a:	b2da      	uxtb	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078a6:	7b1a      	ldrb	r2, [r3, #12]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078b2:	7b5a      	ldrb	r2, [r3, #13]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	709a      	strb	r2, [r3, #2]
    break;
 80078b8:	bf00      	nop
  }
  
  return error;
 80078ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	607a      	str	r2, [r7, #4]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	460b      	mov	r3, r1
 80078d2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80078d4:	2302      	movs	r3, #2
 80078d6:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d002      	beq.n	80078f2 <USBH_MSC_SCSI_Write+0x2e>
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	d042      	beq.n	8007976 <USBH_MSC_SCSI_Write+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 80078f0:	e049      	b.n	8007986 <USBH_MSC_SCSI_Write+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	025a      	lsls	r2, r3, #9
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	220a      	movs	r2, #10
 8007906:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	3363      	adds	r3, #99	; 0x63
 800790e:	2210      	movs	r2, #16
 8007910:	2100      	movs	r1, #0
 8007912:	4618      	mov	r0, r3
 8007914:	f00b fc5f 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10; 
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	222a      	movs	r2, #42	; 0x2a
 800791c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 8007920:	79fa      	ldrb	r2, [r7, #7]
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 8007928:	79ba      	ldrb	r2, [r7, #6]
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 8007930:	797a      	ldrb	r2, [r7, #5]
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 8007938:	1d3b      	adds	r3, r7, #4
 800793a:	781a      	ldrb	r2, [r3, #0]
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8007942:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 800794c:	f107 0320 	add.w	r3, r7, #32
 8007950:	781a      	ldrb	r2, [r3, #0]
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	683a      	ldr	r2, [r7, #0]
 800796c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007970:	2301      	movs	r3, #1
 8007972:	75fb      	strb	r3, [r7, #23]
    break;
 8007974:	e007      	b.n	8007986 <USBH_MSC_SCSI_Write+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007976:	7afb      	ldrb	r3, [r7, #11]
 8007978:	4619      	mov	r1, r3
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f7ff fb36 	bl	8006fec <USBH_MSC_BOT_Process>
 8007980:	4603      	mov	r3, r0
 8007982:	75fb      	strb	r3, [r7, #23]
    break;
 8007984:	bf00      	nop
  }
  
  return error;
 8007986:	7dfb      	ldrb	r3, [r7, #23]
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b086      	sub	sp, #24
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	607a      	str	r2, [r7, #4]
 800799a:	603b      	str	r3, [r7, #0]
 800799c:	460b      	mov	r3, r1
 800799e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80079a0:	2302      	movs	r3, #2
 80079a2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	613b      	str	r3, [r7, #16]
  
  switch(MSC_Handle->hbot.cmd_state)
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d002      	beq.n	80079be <USBH_MSC_SCSI_Read+0x2e>
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d042      	beq.n	8007a42 <USBH_MSC_SCSI_Read+0xb2>
  case BOT_CMD_WAIT: 
    error = USBH_MSC_BOT_Process(phost, lun);
    break;
    
  default:
    break;
 80079bc:	e049      	b.n	8007a52 <USBH_MSC_SCSI_Read+0xc2>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * 512;
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	025a      	lsls	r2, r3, #9
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	2280      	movs	r2, #128	; 0x80
 80079ca:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	220a      	movs	r2, #10
 80079d2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	3363      	adds	r3, #99	; 0x63
 80079da:	2210      	movs	r2, #16
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f00b fbf9 	bl	80131d6 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10; 
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	2228      	movs	r2, #40	; 0x28
 80079e8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)&address)[3]);
 80079ec:	79fa      	ldrb	r2, [r7, #7]
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)&address)[2]);
 80079f4:	79ba      	ldrb	r2, [r7, #6]
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)&address)[1]);
 80079fc:	797a      	ldrb	r2, [r7, #5]
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)&address)[0]);
 8007a04:	1d3b      	adds	r3, r7, #4
 8007a06:	781a      	ldrb	r2, [r3, #0]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)&length)[1]) ; 
 8007a0e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)&length)[0]) ; 
 8007a18:	f107 0320 	add.w	r3, r7, #32
 8007a1c:	781a      	ldrb	r2, [r3, #0]
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY; 
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	75fb      	strb	r3, [r7, #23]
    break;
 8007a40:	e007      	b.n	8007a52 <USBH_MSC_SCSI_Read+0xc2>
    error = USBH_MSC_BOT_Process(phost, lun);
 8007a42:	7afb      	ldrb	r3, [r7, #11]
 8007a44:	4619      	mov	r1, r3
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f7ff fad0 	bl	8006fec <USBH_MSC_BOT_Process>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	75fb      	strb	r3, [r7, #23]
    break;
 8007a50:	bf00      	nop
  }
  
  return error;
 8007a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t ), uint8_t id)
{
 8007a5c:	b5b0      	push	{r4, r5, r7, lr}
 8007a5e:	b08c      	sub	sp, #48	; 0x30
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	4613      	mov	r3, r2
 8007a68:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d10a      	bne.n	8007a86 <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 8007a70:	4825      	ldr	r0, [pc, #148]	; (8007b08 <USBH_Init+0xac>)
 8007a72:	f00b fc63 	bl	801333c <iprintf>
 8007a76:	4825      	ldr	r0, [pc, #148]	; (8007b0c <USBH_Init+0xb0>)
 8007a78:	f00b fc60 	bl	801333c <iprintf>
 8007a7c:	200a      	movs	r0, #10
 8007a7e:	f00b fc75 	bl	801336c <putchar>
    return USBH_FAIL; 
 8007a82:	2302      	movs	r3, #2
 8007a84:	e03c      	b.n	8007b00 <USBH_Init+0xa4>
  }
  
  /* Set DRiver ID */
  phost->id = id;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	79fa      	ldrb	r2, [r7, #7]
 8007a8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  
  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
  phost->ClassNumber = 0;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  
  /* Restore default states and prepare EP0 */ 
  DeInitStateMachine(phost);
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 f83a 	bl	8007b18 <DeInitStateMachine>
  
  /* Assign User process */
  if(pUsrFunc != NULL)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <USBH_Init+0x56>
  {
    phost->pUser = pUsrFunc;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  }
  
#if (USBH_USE_OS == 1) 
  
  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, 10, uint16_t);
 8007ab2:	4a17      	ldr	r2, [pc, #92]	; (8007b10 <USBH_Init+0xb4>)
 8007ab4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ab8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007abc:	e883 0003 	stmia.w	r3, {r0, r1}
  phost->os_event = osMessageCreate (osMessageQ(USBH_Queue), NULL); 
 8007ac0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f004 fb09 	bl	800c0de <osMessageCreate>
 8007acc:	4602      	mov	r2, r0
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
  
  /*Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0, USBH_PROCESS_STACK_SIZE);
 8007ad4:	4b0f      	ldr	r3, [pc, #60]	; (8007b14 <USBH_Init+0xb8>)
 8007ad6:	f107 0414 	add.w	r4, r7, #20
 8007ada:	461d      	mov	r5, r3
 8007adc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007ade:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007ae0:	682b      	ldr	r3, [r5, #0]
 8007ae2:	6023      	str	r3, [r4, #0]
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0, 8 * configMINIMAL_STACK_SIZE);
#endif  
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
 8007ae4:	f107 0314 	add.w	r3, r7, #20
 8007ae8:	68f9      	ldr	r1, [r7, #12]
 8007aea:	4618      	mov	r0, r3
 8007aec:	f004 fabc 	bl	800c068 <osThreadCreate>
 8007af0:	4602      	mov	r2, r0
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
#endif  
  
  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f009 fcdb 	bl	80114b4 <USBH_LL_Init>
  return USBH_OK;
 8007afe:	2300      	movs	r3, #0
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3730      	adds	r7, #48	; 0x30
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bdb0      	pop	{r4, r5, r7, pc}
 8007b08:	0801566c 	.word	0x0801566c
 8007b0c:	08015674 	.word	0x08015674
 8007b10:	08015688 	.word	0x08015688
 8007b14:	0801569c 	.word	0x0801569c

08007b18 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007b24:	e009      	b.n	8007b3a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0;
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	33de      	adds	r3, #222	; 0xde
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	4413      	add	r3, r2
 8007b30:	2200      	movs	r2, #0
 8007b32:	605a      	str	r2, [r3, #4]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	3301      	adds	r3, #1
 8007b38:	60fb      	str	r3, [r7, #12]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b0e      	cmp	r3, #14
 8007b3e:	d9f2      	bls.n	8007b26 <DeInitStateMachine+0xe>
  }
  
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8007b40:	2300      	movs	r3, #0
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	e009      	b.n	8007b5a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0;
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007b50:	2200      	movs	r2, #0
 8007b52:	701a      	strb	r2, [r3, #0]
  for(i = 0; i< USBH_MAX_DATA_BUFFER; i++)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	3301      	adds	r3, #1
 8007b58:	60fb      	str	r3, [r7, #12]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b60:	d3f1      	bcc.n	8007b46 <DeInitStateMachine+0x2e>
  }
  
  phost->gState = HOST_IDLE;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0;  
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  
  phost->Control.state = CTRL_SETUP;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;  
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2240      	movs	r2, #64	; 0x40
 8007b86:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	765a      	strb	r2, [r3, #25]
  
  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  
  return USBH_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3714      	adds	r7, #20
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bc80      	pop	{r7}
 8007ba8:	4770      	bx	lr
	...

08007bac <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	73fb      	strb	r3, [r7, #15]
  
  if(pclass != 0)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d01f      	beq.n	8007c00 <USBH_RegisterClass+0x54>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10e      	bne.n	8007be8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007bd0:	1c59      	adds	r1, r3, #1
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	f8c2 1378 	str.w	r1, [r2, #888]	; 0x378
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	33dc      	adds	r3, #220	; 0xdc
 8007bdc:	6839      	ldr	r1, [r7, #0]
 8007bde:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	73fb      	strb	r3, [r7, #15]
 8007be6:	e016      	b.n	8007c16 <USBH_RegisterClass+0x6a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 8007be8:	480d      	ldr	r0, [pc, #52]	; (8007c20 <USBH_RegisterClass+0x74>)
 8007bea:	f00b fba7 	bl	801333c <iprintf>
 8007bee:	480d      	ldr	r0, [pc, #52]	; (8007c24 <USBH_RegisterClass+0x78>)
 8007bf0:	f00b fba4 	bl	801333c <iprintf>
 8007bf4:	200a      	movs	r0, #10
 8007bf6:	f00b fbb9 	bl	801336c <putchar>
      status = USBH_FAIL; 
 8007bfa:	2302      	movs	r3, #2
 8007bfc:	73fb      	strb	r3, [r7, #15]
 8007bfe:	e00a      	b.n	8007c16 <USBH_RegisterClass+0x6a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 8007c00:	4807      	ldr	r0, [pc, #28]	; (8007c20 <USBH_RegisterClass+0x74>)
 8007c02:	f00b fb9b 	bl	801333c <iprintf>
 8007c06:	4808      	ldr	r0, [pc, #32]	; (8007c28 <USBH_RegisterClass+0x7c>)
 8007c08:	f00b fb98 	bl	801333c <iprintf>
 8007c0c:	200a      	movs	r0, #10
 8007c0e:	f00b fbad 	bl	801336c <putchar>
    status = USBH_FAIL; 
 8007c12:	2302      	movs	r3, #2
 8007c14:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8007c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	0801566c 	.word	0x0801566c
 8007c24:	080156b0 	.word	0x080156b0
 8007c28:	080156cc 	.word	0x080156cc

08007c2c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	73fb      	strb	r3, [r7, #15]
  
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007c42:	78fa      	ldrb	r2, [r7, #3]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d23c      	bcs.n	8007cc2 <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	78fa      	ldrb	r2, [r7, #3]
 8007c4c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    USBH_UsrLog ("Switching to Interface (#%d)", interface);
 8007c50:	78fb      	ldrb	r3, [r7, #3]
 8007c52:	4619      	mov	r1, r3
 8007c54:	4823      	ldr	r0, [pc, #140]	; (8007ce4 <USBH_SelectInterface+0xb8>)
 8007c56:	f00b fb71 	bl	801333c <iprintf>
 8007c5a:	200a      	movs	r0, #10
 8007c5c:	f00b fb86 	bl	801336c <putchar>
    USBH_UsrLog ("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass );
 8007c60:	78fb      	ldrb	r3, [r7, #3]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	211a      	movs	r1, #26
 8007c66:	fb01 f303 	mul.w	r3, r1, r3
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f203 3341 	addw	r3, r3, #833	; 0x341
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	4619      	mov	r1, r3
 8007c74:	481c      	ldr	r0, [pc, #112]	; (8007ce8 <USBH_SelectInterface+0xbc>)
 8007c76:	f00b fb61 	bl	801333c <iprintf>
 8007c7a:	200a      	movs	r0, #10
 8007c7c:	f00b fb76 	bl	801336c <putchar>
    USBH_UsrLog ("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass );
 8007c80:	78fb      	ldrb	r3, [r7, #3]
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	211a      	movs	r1, #26
 8007c86:	fb01 f303 	mul.w	r3, r1, r3
 8007c8a:	4413      	add	r3, r2
 8007c8c:	f203 3342 	addw	r3, r3, #834	; 0x342
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	4619      	mov	r1, r3
 8007c94:	4815      	ldr	r0, [pc, #84]	; (8007cec <USBH_SelectInterface+0xc0>)
 8007c96:	f00b fb51 	bl	801333c <iprintf>
 8007c9a:	200a      	movs	r0, #10
 8007c9c:	f00b fb66 	bl	801336c <putchar>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );                 
 8007ca0:	78fb      	ldrb	r3, [r7, #3]
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	211a      	movs	r1, #26
 8007ca6:	fb01 f303 	mul.w	r3, r1, r3
 8007caa:	4413      	add	r3, r2
 8007cac:	f203 3343 	addw	r3, r3, #835	; 0x343
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	480e      	ldr	r0, [pc, #56]	; (8007cf0 <USBH_SelectInterface+0xc4>)
 8007cb6:	f00b fb41 	bl	801333c <iprintf>
 8007cba:	200a      	movs	r0, #10
 8007cbc:	f00b fb56 	bl	801336c <putchar>
 8007cc0:	e00a      	b.n	8007cd8 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
 8007cc2:	480c      	ldr	r0, [pc, #48]	; (8007cf4 <USBH_SelectInterface+0xc8>)
 8007cc4:	f00b fb3a 	bl	801333c <iprintf>
 8007cc8:	480b      	ldr	r0, [pc, #44]	; (8007cf8 <USBH_SelectInterface+0xcc>)
 8007cca:	f00b fb37 	bl	801333c <iprintf>
 8007cce:	200a      	movs	r0, #10
 8007cd0:	f00b fb4c 	bl	801336c <putchar>
    status = USBH_FAIL; 
 8007cd4:	2302      	movs	r3, #2
 8007cd6:	73fb      	strb	r3, [r7, #15]
  }
  return status;  
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	080156e4 	.word	0x080156e4
 8007ce8:	08015704 	.word	0x08015704
 8007cec:	08015714 	.word	0x08015714
 8007cf0:	08015724 	.word	0x08015724
 8007cf4:	0801566c 	.word	0x0801566c
 8007cf8:	08015734 	.word	0x08015734

08007cfc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b087      	sub	sp, #28
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	4608      	mov	r0, r1
 8007d06:	4611      	mov	r1, r2
 8007d08:	461a      	mov	r2, r3
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	70fb      	strb	r3, [r7, #3]
 8007d0e:	460b      	mov	r3, r1
 8007d10:	70bb      	strb	r3, [r7, #2]
 8007d12:	4613      	mov	r3, r2
 8007d14:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  int8_t                        if_ix = 0;
 8007d16:	2300      	movs	r3, #0
 8007d18:	75fb      	strb	r3, [r7, #23]
  
  pif = (USBH_InterfaceDescTypeDef *)0;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;  
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f203 3332 	addw	r3, r3, #818	; 0x332
 8007d24:	60fb      	str	r3, [r7, #12]
  
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007d26:	e029      	b.n	8007d7c <USBH_FindInterface+0x80>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007d28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d2c:	221a      	movs	r2, #26
 8007d2e:	fb02 f303 	mul.w	r3, r2, r3
 8007d32:	3308      	adds	r3, #8
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	4413      	add	r3, r2
 8007d38:	3302      	adds	r3, #2
 8007d3a:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	795b      	ldrb	r3, [r3, #5]
 8007d40:	78fa      	ldrb	r2, [r7, #3]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d002      	beq.n	8007d4c <USBH_FindInterface+0x50>
 8007d46:	78fb      	ldrb	r3, [r7, #3]
 8007d48:	2bff      	cmp	r3, #255	; 0xff
 8007d4a:	d111      	bne.n	8007d70 <USBH_FindInterface+0x74>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFF))&&
 8007d50:	78ba      	ldrb	r2, [r7, #2]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d002      	beq.n	8007d5c <USBH_FindInterface+0x60>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007d56:	78bb      	ldrb	r3, [r7, #2]
 8007d58:	2bff      	cmp	r3, #255	; 0xff
 8007d5a:	d109      	bne.n	8007d70 <USBH_FindInterface+0x74>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFF))&&
 8007d60:	787a      	ldrb	r2, [r7, #1]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d002      	beq.n	8007d6c <USBH_FindInterface+0x70>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFF)))
 8007d66:	787b      	ldrb	r3, [r7, #1]
 8007d68:	2bff      	cmp	r3, #255	; 0xff
 8007d6a:	d101      	bne.n	8007d70 <USBH_FindInterface+0x74>
    {
      return  if_ix;
 8007d6c:	7dfb      	ldrb	r3, [r7, #23]
 8007d6e:	e00a      	b.n	8007d86 <USBH_FindInterface+0x8a>
    }
    if_ix++;
 8007d70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	3301      	adds	r3, #1
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007d7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	ddd1      	ble.n	8007d28 <USBH_FindInterface+0x2c>
  }
  return 0xFF;
 8007d84:	23ff      	movs	r3, #255	; 0xff
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	371c      	adds	r7, #28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bc80      	pop	{r7}
 8007d8e:	4770      	bx	lr

08007d90 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f009 fbc5 	bl	8011528 <USBH_LL_Start>
  
  /* Activate VBUS on the port */ 
  USBH_LL_DriverVBUS (phost, TRUE);
 8007d9e:	2101      	movs	r1, #1
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f009 fd68 	bl	8011876 <USBH_LL_DriverVBUS>
  
  return USBH_OK;  
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3708      	adds	r7, #8
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b088      	sub	sp, #32
 8007db4:	af04      	add	r7, sp, #16
 8007db6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007db8:	2302      	movs	r3, #2
 8007dba:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->gState)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b0a      	cmp	r3, #10
 8007dc8:	f200 8193 	bhi.w	80080f2 <USBH_Process+0x342>
 8007dcc:	a201      	add	r2, pc, #4	; (adr r2, 8007dd4 <USBH_Process+0x24>)
 8007dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd2:	bf00      	nop
 8007dd4:	08007e01 	.word	0x08007e01
 8007dd8:	080080f3 	.word	0x080080f3
 8007ddc:	08007e33 	.word	0x08007e33
 8007de0:	080080cd 	.word	0x080080cd
 8007de4:	080080f3 	.word	0x080080f3
 8007de8:	08007edd 	.word	0x08007edd
 8007dec:	08008061 	.word	0x08008061
 8007df0:	08007f25 	.word	0x08007f25
 8007df4:	08007f55 	.word	0x08007f55
 8007df8:	08007f81 	.word	0x08007f81
 8007dfc:	080080b5 	.word	0x080080b5
  {
  case HOST_IDLE :
    
    if (phost->device.is_connected)  
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 8174 	beq.w	80080f6 <USBH_Process+0x346>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT; 
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200); 
 8007e14:	20c8      	movs	r0, #200	; 0xc8
 8007e16:	f009 fda9 	bl	801196c <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f009 fc0e 	bl	801163c <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007e26:	2200      	movs	r2, #0
 8007e28:	2101      	movs	r1, #1
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f004 f96a 	bl	800c104 <osMessagePut>
#endif
    }
    break;
 8007e30:	e161      	b.n	80080f6 <USBH_Process+0x346>
  case HOST_DEV_WAIT_FOR_ATTACHMENT:
    break;    
    
  case HOST_DEV_ATTACHED :
    
    USBH_UsrLog("USB Device Attached");  
 8007e32:	48ba      	ldr	r0, [pc, #744]	; (800811c <USBH_Process+0x36c>)
 8007e34:	f00b fa82 	bl	801333c <iprintf>
 8007e38:	200a      	movs	r0, #10
 8007e3a:	f00b fa97 	bl	801336c <putchar>
      
    /* Wait for 100 ms after Reset */
    USBH_Delay(100); 
 8007e3e:	2064      	movs	r0, #100	; 0x64
 8007e40:	f009 fd94 	bl	801196c <USBH_Delay>
          
    phost->device.speed = USBH_LL_GetSpeed(phost);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f009 fbd3 	bl	80115f0 <USBH_LL_GetSpeed>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    
    phost->gState = HOST_ENUMERATION;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2205      	movs	r2, #5
 8007e58:	701a      	strb	r2, [r3, #0]
    
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00);
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f001 f9ac 	bl	80091ba <USBH_AllocPipe>
 8007e62:	4603      	mov	r3, r0
 8007e64:	461a      	mov	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80);    
 8007e6a:	2180      	movs	r1, #128	; 0x80
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f001 f9a4 	bl	80091ba <USBH_AllocPipe>
 8007e72:	4603      	mov	r3, r0
 8007e74:	461a      	mov	r2, r3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	711a      	strb	r2, [r3, #4]
    
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	7919      	ldrb	r1, [r3, #4]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size); 
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007e8e:	b292      	uxth	r2, r2
 8007e90:	9202      	str	r2, [sp, #8]
 8007e92:	2200      	movs	r2, #0
 8007e94:	9201      	str	r2, [sp, #4]
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2280      	movs	r2, #128	; 0x80
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f001 f95d 	bl	800915c <USBH_OpenPipe>
    
    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	7959      	ldrb	r1, [r3, #5]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   phost->Control.pipe_size);
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8007eb6:	b292      	uxth	r2, r2
 8007eb8:	9202      	str	r2, [sp, #8]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	9201      	str	r2, [sp, #4]
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 f949 	bl	800915c <USBH_OpenPipe>
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f004 f915 	bl	800c104 <osMessagePut>
#endif    
    
    break;
 8007eda:	e119      	b.n	8008110 <USBH_Process+0x360>
    
  case HOST_ENUMERATION:     
    /* Check for enumeration status */  
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 f931 	bl	8008144 <USBH_HandleEnum>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f040 8108 	bne.w	80080fa <USBH_Process+0x34a>
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
 8007eea:	488d      	ldr	r0, [pc, #564]	; (8008120 <USBH_Process+0x370>)
 8007eec:	f00b fa26 	bl	801333c <iprintf>
 8007ef0:	200a      	movs	r0, #10
 8007ef2:	f00b fa3b 	bl	801336c <putchar>
      phost->device.current_interface = 0;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
      if(phost->device.DevDesc.bNumConfigurations == 1)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d109      	bne.n	8007f1c <USBH_Process+0x16c>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
 8007f08:	4886      	ldr	r0, [pc, #536]	; (8008124 <USBH_Process+0x374>)
 8007f0a:	f00b fa17 	bl	801333c <iprintf>
 8007f0e:	200a      	movs	r0, #10
 8007f10:	f00b fa2c 	bl	801336c <putchar>
        phost->gState  = HOST_SET_CONFIGURATION;        
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2208      	movs	r2, #8
 8007f18:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT; 
      }
          
    }
    break;
 8007f1a:	e0ee      	b.n	80080fa <USBH_Process+0x34a>
        phost->gState  = HOST_INPUT; 
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2207      	movs	r2, #7
 8007f20:	701a      	strb	r2, [r3, #0]
    break;
 8007f22:	e0ea      	b.n	80080fa <USBH_Process+0x34a>
    
  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 80e7 	beq.w	80080fe <USBH_Process+0x34e>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007f36:	2101      	movs	r1, #1
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2208      	movs	r2, #8
 8007f40:	701a      	strb	r2, [r3, #0]
        
#if (USBH_USE_OS == 1)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007f48:	2200      	movs	r2, #0
 8007f4a:	2105      	movs	r1, #5
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f004 f8d9 	bl	800c104 <osMessagePut>
#endif         
      }
    }
    break;
 8007f52:	e0d4      	b.n	80080fe <USBH_Process+0x34e>
    
  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fc26 	bl	80087b0 <USBH_SetCfg>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	f040 80cb 	bne.w	8008102 <USBH_Process+0x352>
    {
      phost->gState  = HOST_CHECK_CLASS;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2209      	movs	r2, #9
 8007f70:	701a      	strb	r2, [r3, #0]
      USBH_UsrLog ("Default configuration set.");
 8007f72:	486d      	ldr	r0, [pc, #436]	; (8008128 <USBH_Process+0x378>)
 8007f74:	f00b f9e2 	bl	801333c <iprintf>
 8007f78:	200a      	movs	r0, #10
 8007f7a:	f00b f9f7 	bl	801336c <putchar>
      
    }      
    
    break;
 8007f7e:	e0c0      	b.n	8008102 <USBH_Process+0x352>
    
  case HOST_CHECK_CLASS:
    
    if(phost->ClassNumber == 0)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <USBH_Process+0x1e8>
    {
      USBH_UsrLog ("No Class has been registered.");
 8007f8a:	4868      	ldr	r0, [pc, #416]	; (800812c <USBH_Process+0x37c>)
 8007f8c:	f00b f9d6 	bl	801333c <iprintf>
 8007f90:	200a      	movs	r0, #10
 8007f92:	f00b f9eb 	bl	801336c <putchar>
 8007f96:	e05a      	b.n	800804e <USBH_Process+0x29e>
    }
    else
    {
      phost->pActiveClass = NULL;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	73fb      	strb	r3, [r7, #15]
 8007fa4:	e015      	b.n	8007fd2 <USBH_Process+0x222>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007fa6:	7bfa      	ldrb	r2, [r7, #15]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	32dc      	adds	r2, #220	; 0xdc
 8007fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb0:	791a      	ldrb	r2, [r3, #4]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3341 	ldrb.w	r3, [r3, #833]	; 0x341
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d107      	bne.n	8007fcc <USBH_Process+0x21c>
        {
          phost->pActiveClass = phost->pClass[idx];
 8007fbc:	7bfa      	ldrb	r2, [r7, #15]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	32dc      	adds	r2, #220	; 0xdc
 8007fc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      for (idx = 0; idx < USBH_MAX_NUM_SUPPORTED_CLASS ; idx ++)
 8007fcc:	7bfb      	ldrb	r3, [r7, #15]
 8007fce:	3301      	adds	r3, #1
 8007fd0:	73fb      	strb	r3, [r7, #15]
 8007fd2:	7bfb      	ldrb	r3, [r7, #15]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d0e6      	beq.n	8007fa6 <USBH_Process+0x1f6>
        }
      }
      
      if(phost->pActiveClass != NULL)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d02c      	beq.n	800803c <USBH_Process+0x28c>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	4798      	blx	r3
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d114      	bne.n	800801e <USBH_Process+0x26e>
        {
          phost->gState  = HOST_CLASS_REQUEST; 
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2206      	movs	r2, #6
 8007ff8:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4619      	mov	r1, r3
 8008004:	484a      	ldr	r0, [pc, #296]	; (8008130 <USBH_Process+0x380>)
 8008006:	f00b f999 	bl	801333c <iprintf>
 800800a:	200a      	movs	r0, #10
 800800c:	f00b f9ae 	bl	801336c <putchar>
          
          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);   
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008016:	2103      	movs	r1, #3
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	4798      	blx	r3
 800801c:	e017      	b.n	800804e <USBH_Process+0x29e>
        }
        else
        {
          phost->gState  = HOST_ABORT_STATE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	220c      	movs	r2, #12
 8008022:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("Device not supporting %s class.", phost->pActiveClass->Name);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4619      	mov	r1, r3
 800802e:	4841      	ldr	r0, [pc, #260]	; (8008134 <USBH_Process+0x384>)
 8008030:	f00b f984 	bl	801333c <iprintf>
 8008034:	200a      	movs	r0, #10
 8008036:	f00b f999 	bl	801336c <putchar>
 800803a:	e008      	b.n	800804e <USBH_Process+0x29e>
        }
      }
      else
      {
        phost->gState  = HOST_ABORT_STATE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	220c      	movs	r2, #12
 8008040:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog ("No registered class for this device.");
 8008042:	483d      	ldr	r0, [pc, #244]	; (8008138 <USBH_Process+0x388>)
 8008044:	f00b f97a 	bl	801333c <iprintf>
 8008048:	200a      	movs	r0, #10
 800804a:	f00b f98f 	bl	801336c <putchar>
      }
    }
    
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008054:	2200      	movs	r2, #0
 8008056:	2105      	movs	r1, #5
 8008058:	4618      	mov	r0, r3
 800805a:	f004 f853 	bl	800c104 <osMessagePut>
#endif 
    break;    
 800805e:	e057      	b.n	8008110 <USBH_Process+0x360>
    
  case HOST_CLASS_REQUEST:  
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008066:	2b00      	cmp	r3, #0
 8008068:	d00f      	beq.n	800808a <USBH_Process+0x2da>
    {
      status = phost->pActiveClass->Requests(phost);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4798      	blx	r3
 8008076:	4603      	mov	r3, r0
 8008078:	73bb      	strb	r3, [r7, #14]
      
      if(status == USBH_OK)
 800807a:	7bbb      	ldrb	r3, [r7, #14]
 800807c:	b2db      	uxtb	r3, r3
 800807e:	2b00      	cmp	r3, #0
 8008080:	d141      	bne.n	8008106 <USBH_Process+0x356>
      {
        phost->gState  = HOST_CLASS;        
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	220a      	movs	r2, #10
 8008086:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    
    break;    
 8008088:	e03d      	b.n	8008106 <USBH_Process+0x356>
      phost->gState  = HOST_ABORT_STATE;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	220c      	movs	r2, #12
 800808e:	701a      	strb	r2, [r3, #0]
      USBH_ErrLog ("Invalid Class Driver.");
 8008090:	482a      	ldr	r0, [pc, #168]	; (800813c <USBH_Process+0x38c>)
 8008092:	f00b f953 	bl	801333c <iprintf>
 8008096:	482a      	ldr	r0, [pc, #168]	; (8008140 <USBH_Process+0x390>)
 8008098:	f00b f950 	bl	801333c <iprintf>
 800809c:	200a      	movs	r0, #10
 800809e:	f00b f965 	bl	801336c <putchar>
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80080a8:	2200      	movs	r2, #0
 80080aa:	2105      	movs	r1, #5
 80080ac:	4618      	mov	r0, r3
 80080ae:	f004 f829 	bl	800c104 <osMessagePut>
    break;    
 80080b2:	e028      	b.n	8008106 <USBH_Process+0x356>
  case HOST_CLASS:   
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d025      	beq.n	800810a <USBH_Process+0x35a>
    { 
      phost->pActiveClass->BgndProcess(phost);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80080c4:	695b      	ldr	r3, [r3, #20]
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	4798      	blx	r3
    }
    break;       
 80080ca:	e01e      	b.n	800810a <USBH_Process+0x35a>

  case HOST_DEV_DISCONNECTED :
    
    DeInitStateMachine(phost);  
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7ff fd23 	bl	8007b18 <DeInitStateMachine>
    
    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d018      	beq.n	800810e <USBH_Process+0x35e>
    {
      phost->pActiveClass->DeInit(phost); 
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	4798      	blx	r3
      phost->pActiveClass = NULL;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
    }     
    break;
 80080f0:	e00d      	b.n	800810e <USBH_Process+0x35e>
    
  case HOST_ABORT_STATE:
  default :
    break;
 80080f2:	bf00      	nop
 80080f4:	e00c      	b.n	8008110 <USBH_Process+0x360>
    break;
 80080f6:	bf00      	nop
 80080f8:	e00a      	b.n	8008110 <USBH_Process+0x360>
    break;
 80080fa:	bf00      	nop
 80080fc:	e008      	b.n	8008110 <USBH_Process+0x360>
    break;
 80080fe:	bf00      	nop
 8008100:	e006      	b.n	8008110 <USBH_Process+0x360>
    break;
 8008102:	bf00      	nop
 8008104:	e004      	b.n	8008110 <USBH_Process+0x360>
    break;    
 8008106:	bf00      	nop
 8008108:	e002      	b.n	8008110 <USBH_Process+0x360>
    break;       
 800810a:	bf00      	nop
 800810c:	e000      	b.n	8008110 <USBH_Process+0x360>
    break;
 800810e:	bf00      	nop
  }
 return USBH_OK;  
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3710      	adds	r7, #16
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
 800811a:	bf00      	nop
 800811c:	08015754 	.word	0x08015754
 8008120:	08015768 	.word	0x08015768
 8008124:	0801577c 	.word	0x0801577c
 8008128:	080157a4 	.word	0x080157a4
 800812c:	080157c0 	.word	0x080157c0
 8008130:	080157e0 	.word	0x080157e0
 8008134:	080157f4 	.word	0x080157f4
 8008138:	08015814 	.word	0x08015814
 800813c:	0801566c 	.word	0x0801566c
 8008140:	0801583c 	.word	0x0801583c

08008144 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b088      	sub	sp, #32
 8008148:	af04      	add	r7, sp, #16
 800814a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;  
 800814c:	2301      	movs	r3, #1
 800814e:	73fb      	strb	r3, [r7, #15]
  
  switch (phost->EnumState)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	785b      	ldrb	r3, [r3, #1]
 8008154:	2b07      	cmp	r3, #7
 8008156:	f200 8169 	bhi.w	800842c <USBH_HandleEnum+0x2e8>
 800815a:	a201      	add	r2, pc, #4	; (adr r2, 8008160 <USBH_HandleEnum+0x1c>)
 800815c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008160:	08008181 	.word	0x08008181
 8008164:	080081f3 	.word	0x080081f3
 8008168:	08008233 	.word	0x08008233
 800816c:	080082bd 	.word	0x080082bd
 8008170:	080082d5 	.word	0x080082d5
 8008174:	080082f3 	.word	0x080082f3
 8008178:	08008369 	.word	0x08008369
 800817c:	080083cd 	.word	0x080083cd
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8) == USBH_OK)
 8008180:	2108      	movs	r1, #8
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 fa44 	bl	8008610 <USBH_Get_DevDesc>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	f040 8150 	bne.w	8008430 <USBH_HandleEnum+0x2ec>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 2327 	ldrb.w	r2, [r3, #807]	; 0x327
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	7919      	ldrb	r1, [r3, #4]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80081b4:	b292      	uxth	r2, r2
 80081b6:	9202      	str	r2, [sp, #8]
 80081b8:	2200      	movs	r2, #0
 80081ba:	9201      	str	r2, [sp, #4]
 80081bc:	9300      	str	r3, [sp, #0]
 80081be:	4603      	mov	r3, r0
 80081c0:	2280      	movs	r2, #128	; 0x80
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 ffca 	bl	800915c <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	7959      	ldrb	r1, [r3, #5]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);           
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80081dc:	b292      	uxth	r2, r2
 80081de:	9202      	str	r2, [sp, #8]
 80081e0:	2200      	movs	r2, #0
 80081e2:	9201      	str	r2, [sp, #4]
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	4603      	mov	r3, r0
 80081e8:	2200      	movs	r2, #0
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 ffb6 	bl	800915c <USBH_OpenPipe>
      
    }
    break;
 80081f0:	e11e      	b.n	8008430 <USBH_HandleEnum+0x2ec>
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 80081f2:	2112      	movs	r1, #18
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fa0b 	bl	8008610 <USBH_Get_DevDesc>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f040 8119 	bne.w	8008434 <USBH_HandleEnum+0x2f0>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );  
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8008208:	4619      	mov	r1, r3
 800820a:	4893      	ldr	r0, [pc, #588]	; (8008458 <USBH_HandleEnum+0x314>)
 800820c:	f00b f896 	bl	801333c <iprintf>
 8008210:	200a      	movs	r0, #10
 8008212:	f00b f8ab 	bl	801336c <putchar>
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );  
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 800821c:	4619      	mov	r1, r3
 800821e:	488f      	ldr	r0, [pc, #572]	; (800845c <USBH_HandleEnum+0x318>)
 8008220:	f00b f88c 	bl	801333c <iprintf>
 8008224:	200a      	movs	r0, #10
 8008226:	f00b f8a1 	bl	801336c <putchar>
      
      phost->EnumState = ENUM_SET_ADDR;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2202      	movs	r2, #2
 800822e:	705a      	strb	r2, [r3, #1]
       
    }
    break;
 8008230:	e100      	b.n	8008434 <USBH_HandleEnum+0x2f0>
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 8008232:	2101      	movs	r1, #1
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f000 fa97 	bl	8008768 <USBH_SetAddress>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	f040 80fb 	bne.w	8008438 <USBH_HandleEnum+0x2f4>
    {
      USBH_Delay(2);
 8008242:	2002      	movs	r0, #2
 8008244:	f009 fb92 	bl	801196c <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
      
      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 8008256:	4619      	mov	r1, r3
 8008258:	4881      	ldr	r0, [pc, #516]	; (8008460 <USBH_HandleEnum+0x31c>)
 800825a:	f00b f86f 	bl	801333c <iprintf>
 800825e:	200a      	movs	r0, #10
 8008260:	f00b f884 	bl	801336c <putchar>
      phost->EnumState = ENUM_GET_CFG_DESC;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2203      	movs	r2, #3
 8008268:	705a      	strb	r2, [r3, #1]
      
      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	7919      	ldrb	r1, [r3, #4]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size); 
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800827e:	b292      	uxth	r2, r2
 8008280:	9202      	str	r2, [sp, #8]
 8008282:	2200      	movs	r2, #0
 8008284:	9201      	str	r2, [sp, #4]
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	4603      	mov	r3, r0
 800828a:	2280      	movs	r2, #128	; 0x80
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 ff65 	bl	800915c <USBH_OpenPipe>
      
      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	7959      	ldrb	r1, [r3, #5]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           phost->Control.pipe_size);        
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80082a6:	b292      	uxth	r2, r2
 80082a8:	9202      	str	r2, [sp, #8]
 80082aa:	2200      	movs	r2, #0
 80082ac:	9201      	str	r2, [sp, #4]
 80082ae:	9300      	str	r3, [sp, #0]
 80082b0:	4603      	mov	r3, r0
 80082b2:	2200      	movs	r2, #0
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 ff51 	bl	800915c <USBH_OpenPipe>
    }
    break;
 80082ba:	e0bd      	b.n	8008438 <USBH_HandleEnum+0x2f4>
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost, 
 80082bc:	2109      	movs	r1, #9
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f9ce 	bl	8008660 <USBH_Get_CfgDesc>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f040 80b8 	bne.w	800843c <USBH_HandleEnum+0x2f8>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;        
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2204      	movs	r2, #4
 80082d0:	705a      	strb	r2, [r3, #1]
    }
    break;
 80082d2:	e0b3      	b.n	800843c <USBH_HandleEnum+0x2f8>
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost, 
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8b3 3334 	ldrh.w	r3, [r3, #820]	; 0x334
 80082da:	4619      	mov	r1, r3
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 f9bf 	bl	8008660 <USBH_Get_CfgDesc>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f040 80ab 	bne.w	8008440 <USBH_HandleEnum+0x2fc>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;       
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2205      	movs	r2, #5
 80082ee:	705a      	strb	r2, [r3, #1]
    }
    break;
 80082f0:	e0a6      	b.n	8008440 <USBH_HandleEnum+0x2fc>
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device.DevDesc.iManufacturer != 0)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 332e 	ldrb.w	r3, [r3, #814]	; 0x32e
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d023      	beq.n	8008344 <USBH_HandleEnum+0x200>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(phost,
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f893 132e 	ldrb.w	r1, [r3, #814]	; 0x32e
                               phost->device.DevDesc.iManufacturer, 
                                phost->device.Data , 
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8008308:	23ff      	movs	r3, #255	; 0xff
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 f9cc 	bl	80086a8 <USBH_Get_StringDesc>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	f040 8096 	bne.w	8008444 <USBH_HandleEnum+0x300>
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)phost->device.Data);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800831e:	4619      	mov	r1, r3
 8008320:	4850      	ldr	r0, [pc, #320]	; (8008464 <USBH_HandleEnum+0x320>)
 8008322:	f00b f80b 	bl	801333c <iprintf>
 8008326:	200a      	movs	r0, #10
 8008328:	f00b f820 	bl	801336c <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2206      	movs	r2, #6
 8008330:	705a      	strb	r2, [r3, #1]
        
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008338:	2200      	movs	r2, #0
 800833a:	2105      	movs	r1, #5
 800833c:	4618      	mov	r0, r3
 800833e:	f003 fee1 	bl	800c104 <osMessagePut>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif       
    }
    break;
 8008342:	e07f      	b.n	8008444 <USBH_HandleEnum+0x300>
     USBH_UsrLog("Manufacturer : N/A");      
 8008344:	4848      	ldr	r0, [pc, #288]	; (8008468 <USBH_HandleEnum+0x324>)
 8008346:	f00a fff9 	bl	801333c <iprintf>
 800834a:	200a      	movs	r0, #10
 800834c:	f00b f80e 	bl	801336c <putchar>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC; 
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2206      	movs	r2, #6
 8008354:	705a      	strb	r2, [r3, #1]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800835c:	2200      	movs	r2, #0
 800835e:	2105      	movs	r1, #5
 8008360:	4618      	mov	r0, r3
 8008362:	f003 fecf 	bl	800c104 <osMessagePut>
    break;
 8008366:	e06d      	b.n	8008444 <USBH_HandleEnum+0x300>
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device.DevDesc.iProduct != 0)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 332f 	ldrb.w	r3, [r3, #815]	; 0x32f
 800836e:	2b00      	cmp	r3, #0
 8008370:	d01a      	beq.n	80083a8 <USBH_HandleEnum+0x264>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 132f 	ldrb.w	r1, [r3, #815]	; 0x32f
                               phost->device.DevDesc.iProduct, 
                               phost->device.Data, 
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800837e:	23ff      	movs	r3, #255	; 0xff
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f991 	bl	80086a8 <USBH_Get_StringDesc>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d15d      	bne.n	8008448 <USBH_HandleEnum+0x304>
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)phost->device.Data);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008392:	4619      	mov	r1, r3
 8008394:	4835      	ldr	r0, [pc, #212]	; (800846c <USBH_HandleEnum+0x328>)
 8008396:	f00a ffd1 	bl	801333c <iprintf>
 800839a:	200a      	movs	r0, #10
 800839c:	f00a ffe6 	bl	801336c <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;        
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2207      	movs	r2, #7
 80083a4:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    } 
    break;
 80083a6:	e04f      	b.n	8008448 <USBH_HandleEnum+0x304>
      USBH_UsrLog("Product : N/A");
 80083a8:	4831      	ldr	r0, [pc, #196]	; (8008470 <USBH_HandleEnum+0x32c>)
 80083aa:	f00a ffc7 	bl	801333c <iprintf>
 80083ae:	200a      	movs	r0, #10
 80083b0:	f00a ffdc 	bl	801336c <putchar>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC; 
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2207      	movs	r2, #7
 80083b8:	705a      	strb	r2, [r3, #1]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80083c0:	2200      	movs	r2, #0
 80083c2:	2105      	movs	r1, #5
 80083c4:	4618      	mov	r0, r3
 80083c6:	f003 fe9d 	bl	800c104 <osMessagePut>
    break;
 80083ca:	e03d      	b.n	8008448 <USBH_HandleEnum+0x304>
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device.DevDesc.iSerialNumber != 0)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d019      	beq.n	800840a <USBH_HandleEnum+0x2c6>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(phost,
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iSerialNumber, 
                               phost->device.Data, 
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80083e2:	23ff      	movs	r3, #255	; 0xff
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f000 f95f 	bl	80086a8 <USBH_Get_StringDesc>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d12d      	bne.n	800844c <USBH_HandleEnum+0x308>
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)phost->device.Data);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80083f6:	4619      	mov	r1, r3
 80083f8:	481e      	ldr	r0, [pc, #120]	; (8008474 <USBH_HandleEnum+0x330>)
 80083fa:	f00a ff9f 	bl	801333c <iprintf>
 80083fe:	200a      	movs	r0, #10
 8008400:	f00a ffb4 	bl	801336c <putchar>
        Status = USBH_OK;
 8008404:	2300      	movs	r3, #0
 8008406:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif        
    }  
    break;
 8008408:	e020      	b.n	800844c <USBH_HandleEnum+0x308>
      USBH_UsrLog("Serial Number : N/A"); 
 800840a:	481b      	ldr	r0, [pc, #108]	; (8008478 <USBH_HandleEnum+0x334>)
 800840c:	f00a ff96 	bl	801333c <iprintf>
 8008410:	200a      	movs	r0, #10
 8008412:	f00a ffab 	bl	801336c <putchar>
      Status = USBH_OK;
 8008416:	2300      	movs	r3, #0
 8008418:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008420:	2200      	movs	r2, #0
 8008422:	2105      	movs	r1, #5
 8008424:	4618      	mov	r0, r3
 8008426:	f003 fe6d 	bl	800c104 <osMessagePut>
    break;
 800842a:	e00f      	b.n	800844c <USBH_HandleEnum+0x308>
    
  default:
    break;
 800842c:	bf00      	nop
 800842e:	e00e      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008430:	bf00      	nop
 8008432:	e00c      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008434:	bf00      	nop
 8008436:	e00a      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008438:	bf00      	nop
 800843a:	e008      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 800843c:	bf00      	nop
 800843e:	e006      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008440:	bf00      	nop
 8008442:	e004      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008444:	bf00      	nop
 8008446:	e002      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 8008448:	bf00      	nop
 800844a:	e000      	b.n	800844e <USBH_HandleEnum+0x30a>
    break;
 800844c:	bf00      	nop
  }  
  return Status;
 800844e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	08015854 	.word	0x08015854
 800845c:	08015860 	.word	0x08015860
 8008460:	0801586c 	.word	0x0801586c
 8008464:	08015884 	.word	0x08015884
 8008468:	08015898 	.word	0x08015898
 800846c:	080158ac 	.word	0x080158ac
 8008470:	080158bc 	.word	0x080158bc
 8008474:	080158cc 	.word	0x080158cc
 8008478:	080158e0 	.word	0x080158e0

0800847c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800847c:	b480      	push	{r7}
 800847e:	b083      	sub	sp, #12
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	683a      	ldr	r2, [r7, #0]
 800848a:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
}
 800848e:	bf00      	nop
 8008490:	370c      	adds	r7, #12
 8008492:	46bd      	mov	sp, r7
 8008494:	bc80      	pop	{r7}
 8008496:	4770      	bx	lr

08008498 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
  USBH_HandleSof(phost);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 f804 	bl	80084bc <USBH_HandleSof>
}
 80084b4:	bf00      	nop
 80084b6:	3708      	adds	r7, #8
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	2b0a      	cmp	r3, #10
 80084cc:	d10a      	bne.n	80084e4 <USBH_HandleSof+0x28>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d005      	beq.n	80084e4 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 80084de:	699b      	ldr	r3, [r3, #24]
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	4798      	blx	r3
  }
}
 80084e4:	bf00      	nop
 80084e6:	3708      	adds	r7, #8
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect  (USBH_HandleTypeDef *phost)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b082      	sub	sp, #8
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10f      	bne.n	800851e <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
    
    if(phost->pUser != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00e      	beq.n	800852e <USBH_LL_Connect+0x42>
    {    
      phost->pUser(phost, HOST_USER_CONNECTION);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008516:	2104      	movs	r1, #4
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	4798      	blx	r3
 800851c:	e007      	b.n	800852e <USBH_LL_Connect+0x42>
    }
  } 
  else if(phost->gState == HOST_DEV_WAIT_FOR_ATTACHMENT )
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b01      	cmp	r3, #1
 8008526:	d102      	bne.n	800852e <USBH_LL_Connect+0x42>
  {
    phost->gState = HOST_DEV_ATTACHED ;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2202      	movs	r2, #2
 800852c:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008534:	2200      	movs	r2, #0
 8008536:	2101      	movs	r1, #1
 8008538:	4618      	mov	r0, r3
 800853a:	f003 fde3 	bl	800c104 <osMessagePut>
#endif 
  
  return USBH_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3708      	adds	r7, #8
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  /*Stop Host */ 
  USBH_LL_Stop(phost);  
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f009 f81b 	bl	801158c <USBH_LL_Stop>
  
  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	791b      	ldrb	r3, [r3, #4]
 800855a:	4619      	mov	r1, r3
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f000 fe4c 	bl	80091fa <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);  
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	795b      	ldrb	r3, [r3, #5]
 8008566:	4619      	mov	r1, r3
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f000 fe46 	bl	80091fa <USBH_FreePipe>
   
  phost->device.is_connected = 0; 
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
   
  if(phost->pUser != NULL)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800857c:	2b00      	cmp	r3, #0
 800857e:	d005      	beq.n	800858c <USBH_LL_Disconnect+0x44>
  {    
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008586:	2105      	movs	r1, #5
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected"); 
 800858c:	480c      	ldr	r0, [pc, #48]	; (80085c0 <USBH_LL_Disconnect+0x78>)
 800858e:	f00a fed5 	bl	801333c <iprintf>
 8008592:	200a      	movs	r0, #10
 8008594:	f00a feea 	bl	801336c <putchar>
  
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f008 ffc5 	bl	8011528 <USBH_LL_Start>
  
  phost->gState = HOST_DEV_DISCONNECTED;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2203      	movs	r2, #3
 80085a2:	701a      	strb	r2, [r3, #0]
  
#if (USBH_USE_OS == 1)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80085aa:	2200      	movs	r2, #0
 80085ac:	2101      	movs	r1, #1
 80085ae:	4618      	mov	r0, r3
 80085b0:	f003 fda8 	bl	800c104 <osMessagePut>
#endif 
  
  return USBH_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	080158f4 	.word	0x080158f4

080085c4 <USBH_Process_OS>:
  * @brief  USB Host Thread task
  * @param  pvParameters not used
  * @retval None
  */
static void USBH_Process_OS(void const * argument)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  osEvent event;
  
  for(;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever );
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 13c8 	ldr.w	r1, [r3, #968]	; 0x3c8
 80085d2:	f107 030c 	add.w	r3, r7, #12
 80085d6:	f04f 32ff 	mov.w	r2, #4294967295
 80085da:	4618      	mov	r0, r3
 80085dc:	f003 fdd2 	bl	800c184 <osMessageGet>
    
    if( event.status == osEventMessage )
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2b10      	cmp	r3, #16
 80085e4:	d1f2      	bne.n	80085cc <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7ff fbe2 	bl	8007db0 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever );
 80085ec:	e7ee      	b.n	80085cc <USBH_Process_OS+0x8>

080085ee <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange (USBH_HandleTypeDef *phost)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b082      	sub	sp, #8
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  osMessagePut ( phost->os_event, USBH_URB_EVENT, 0);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80085fc:	2200      	movs	r2, #0
 80085fe:	2102      	movs	r1, #2
 8008600:	4618      	mov	r0, r3
 8008602:	f003 fd7f 	bl	800c104 <osMessagePut>
  return USBH_OK;
 8008606:	2300      	movs	r3, #0
}
 8008608:	4618      	mov	r0, r3
 800860a:	3708      	adds	r7, #8
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b086      	sub	sp, #24
 8008614:	af02      	add	r7, sp, #8
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	460b      	mov	r3, r1
 800861a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;
  
  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  phost->device.Data,
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 8008622:	78fb      	ldrb	r3, [r7, #3]
 8008624:	b29b      	uxth	r3, r3
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	4613      	mov	r3, r2
 800862a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800862e:	2100      	movs	r1, #0
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f864 	bl	80086fe <USBH_GetDescriptor>
 8008636:	4603      	mov	r3, r0
 8008638:	73fb      	strb	r3, [r7, #15]
 800863a:	7bfb      	ldrb	r3, [r7, #15]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10a      	bne.n	8008656 <USBH_Get_DevDesc+0x46>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data, length);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f503 7048 	add.w	r0, r3, #800	; 0x320
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800864c:	78fa      	ldrb	r2, [r7, #3]
 800864e:	b292      	uxth	r2, r2
 8008650:	4619      	mov	r1, r3
 8008652:	f000 f8f4 	bl	800883e <USBH_ParseDevDesc>
  }
  return status;      
 8008656:	7bfb      	ldrb	r3, [r7, #15]
}
 8008658:	4618      	mov	r0, r3
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,                      
                             uint16_t length)

{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af02      	add	r7, sp, #8
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	460b      	mov	r3, r1
 800866a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1)  
  pData = phost->device.CfgDesc_Raw;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	331c      	adds	r3, #28
 8008670:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif  
  if((status = USBH_GetDescriptor(phost,
 8008672:	887b      	ldrh	r3, [r7, #2]
 8008674:	9300      	str	r3, [sp, #0]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f44f 7200 	mov.w	r2, #512	; 0x200
 800867c:	2100      	movs	r1, #0
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 f83d 	bl	80086fe <USBH_GetDescriptor>
 8008684:	4603      	mov	r3, r0
 8008686:	72fb      	strb	r3, [r7, #11]
 8008688:	7afb      	ldrb	r3, [r7, #11]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d107      	bne.n	800869e <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {
    
    /* Commands successfully sent and Response Received  */       
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f203 3332 	addw	r3, r3, #818	; 0x332
 8008694:	887a      	ldrh	r2, [r7, #2]
 8008696:	68f9      	ldr	r1, [r7, #12]
 8008698:	4618      	mov	r0, r3
 800869a:	f000 f93f 	bl	800891c <USBH_ParseCfgDesc>
                       pData,
                       length); 
    
  }
  return status;
 800869e:	7afb      	ldrb	r3, [r7, #11]
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b088      	sub	sp, #32
 80086ac:	af02      	add	r7, sp, #8
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	607a      	str	r2, [r7, #4]
 80086b2:	461a      	mov	r2, r3
 80086b4:	460b      	mov	r3, r1
 80086b6:	72fb      	strb	r3, [r7, #11]
 80086b8:	4613      	mov	r3, r2
 80086ba:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 80086bc:	7afb      	ldrb	r3, [r7, #11]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80086c4:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  phost->device.Data,
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80086cc:	893b      	ldrh	r3, [r7, #8]
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	460b      	mov	r3, r1
 80086d2:	2100      	movs	r1, #0
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f000 f812 	bl	80086fe <USBH_GetDescriptor>
 80086da:	4603      	mov	r3, r0
 80086dc:	75fb      	strb	r3, [r7, #23]
 80086de:	7dfb      	ldrb	r3, [r7, #23]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d107      	bne.n	80086f4 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(phost->device.Data,buff, length);    
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80086ea:	893a      	ldrh	r2, [r7, #8]
 80086ec:	6879      	ldr	r1, [r7, #4]
 80086ee:	4618      	mov	r0, r3
 80086f0:	f000 fa14 	bl	8008b1c <USBH_ParseStringDesc>
  }
  return status;
 80086f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3718      	adds	r7, #24
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,                          
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 80086fe:	b580      	push	{r7, lr}
 8008700:	b084      	sub	sp, #16
 8008702:	af00      	add	r7, sp, #0
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	607b      	str	r3, [r7, #4]
 8008708:	460b      	mov	r3, r1
 800870a:	72fb      	strb	r3, [r7, #11]
 800870c:	4613      	mov	r3, r2
 800870e:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	789b      	ldrb	r3, [r3, #2]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d11c      	bne.n	8008752 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008718:	7afb      	ldrb	r3, [r7, #11]
 800871a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800871e:	b2da      	uxtb	r2, r3
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2206      	movs	r2, #6
 8008728:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	893a      	ldrh	r2, [r7, #8]
 800872e:	825a      	strh	r2, [r3, #18]
    
    if ((value_idx & 0xff00) == USB_DESC_STRING)
 8008730:	893b      	ldrh	r3, [r7, #8]
 8008732:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008736:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800873a:	d104      	bne.n	8008746 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f240 4209 	movw	r2, #1033	; 0x409
 8008742:	829a      	strh	r2, [r3, #20]
 8008744:	e002      	b.n	800874c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2200      	movs	r2, #0
 800874a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length; 
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	8b3a      	ldrh	r2, [r7, #24]
 8008750:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff , length );     
 8008752:	8b3b      	ldrh	r3, [r7, #24]
 8008754:	461a      	mov	r2, r3
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f000 fa2b 	bl	8008bb4 <USBH_CtlReq>
 800875e:	4603      	mov	r3, r0
}
 8008760:	4618      	mov	r0, r3
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost, 
                                   uint8_t DeviceAddress)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	460b      	mov	r3, r1
 8008772:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	789b      	ldrb	r3, [r3, #2]
 8008778:	2b01      	cmp	r3, #1
 800877a:	d10f      	bne.n	800879c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2205      	movs	r2, #5
 8008786:	745a      	strb	r2, [r3, #17]
    
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008788:	78fb      	ldrb	r3, [r7, #3]
 800878a:	b29a      	uxth	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );
 800879c:	2200      	movs	r2, #0
 800879e:	2100      	movs	r1, #0
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fa07 	bl	8008bb4 <USBH_CtlReq>
 80087a6:	4603      	mov	r3, r0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3708      	adds	r7, #8
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <USBH_SetCfg>:
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, 
                               uint16_t cfg_idx)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	460b      	mov	r3, r1
 80087ba:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	789b      	ldrb	r3, [r3, #2]
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d10e      	bne.n	80087e2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2209      	movs	r2, #9
 80087ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	887a      	ldrh	r2, [r7, #2]
 80087d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0; 
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	82da      	strh	r2, [r3, #22]
  }
  
  return USBH_CtlReq(phost, 0 , 0 );      
 80087e2:	2200      	movs	r2, #0
 80087e4:	2100      	movs	r1, #0
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f9e4 	bl	8008bb4 <USBH_CtlReq>
 80087ec:	4603      	mov	r3, r0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <USBH_ClrFeature>:
  * @param  hc_num: Host channel number 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost,
                                   uint8_t ep_num) 
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	460b      	mov	r3, r1
 8008800:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	789b      	ldrb	r3, [r3, #2]
 8008806:	2b01      	cmp	r3, #1
 8008808:	d10f      	bne.n	800882a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | 
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2202      	movs	r2, #2
 800880e:	741a      	strb	r2, [r3, #16]
      USB_REQ_RECIPIENT_ENDPOINT |
        USB_REQ_TYPE_STANDARD;
    
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2201      	movs	r2, #1
 8008814:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800881c:	78fb      	ldrb	r3, [r7, #3]
 800881e:	b29a      	uxth	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0;           
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0 , 0 );   
 800882a:	2200      	movs	r2, #0
 800882c:	2100      	movs	r1, #0
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f9c0 	bl	8008bb4 <USBH_CtlReq>
 8008834:	4603      	mov	r3, r0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3708      	adds	r7, #8
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <USBH_ParseDevDesc>:
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
 800883e:	b480      	push	{r7}
 8008840:	b085      	sub	sp, #20
 8008842:	af00      	add	r7, sp, #0
 8008844:	60f8      	str	r0, [r7, #12]
 8008846:	60b9      	str	r1, [r7, #8]
 8008848:	4613      	mov	r3, r2
 800884a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	781a      	ldrb	r2, [r3, #0]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	785a      	ldrb	r2, [r3, #1]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	3302      	adds	r3, #2
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	b29a      	uxth	r2, r3
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	3303      	adds	r3, #3
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	b29b      	uxth	r3, r3
 800886c:	021b      	lsls	r3, r3, #8
 800886e:	b29b      	uxth	r3, r3
 8008870:	4413      	add	r3, r2
 8008872:	b29a      	uxth	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	791a      	ldrb	r2, [r3, #4]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	795a      	ldrb	r2, [r3, #5]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	799a      	ldrb	r2, [r3, #6]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	79da      	ldrb	r2, [r3, #7]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	71da      	strb	r2, [r3, #7]
  
  if (length > 8)
 8008898:	88fb      	ldrh	r3, [r7, #6]
 800889a:	2b08      	cmp	r3, #8
 800889c:	d939      	bls.n	8008912 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	3308      	adds	r3, #8
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	3309      	adds	r3, #9
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	021b      	lsls	r3, r3, #8
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	4413      	add	r3, r2
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	330a      	adds	r3, #10
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	330b      	adds	r3, #11
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	021b      	lsls	r3, r3, #8
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	4413      	add	r3, r2
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	330c      	adds	r3, #12
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	b29a      	uxth	r2, r3
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	330d      	adds	r3, #13
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	021b      	lsls	r3, r3, #8
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	4413      	add	r3, r2
 80088ec:	b29a      	uxth	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	7b9a      	ldrb	r2, [r3, #14]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	7bda      	ldrb	r2, [r3, #15]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	7c1a      	ldrb	r2, [r3, #16]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	7c5a      	ldrb	r2, [r3, #17]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	745a      	strb	r2, [r3, #17]
  }
}
 8008912:	bf00      	nop
 8008914:	3714      	adds	r7, #20
 8008916:	46bd      	mov	sp, r7
 8008918:	bc80      	pop	{r7}
 800891a:	4770      	bx	lr

0800891c <USBH_ParseCfgDesc>:
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc,
                               uint8_t *buf, 
                               uint16_t length)
{  
 800891c:	b580      	push	{r7, lr}
 800891e:	b08a      	sub	sp, #40	; 0x28
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	4613      	mov	r3, r2
 8008928:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;  
  USBH_DescHeader_t             *pdesc = (USBH_DescHeader_t *)buf;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                      ptr;
  int8_t                        if_ix = 0;
 800892e:	2300      	movs	r3, #0
 8008930:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  int8_t                        ep_ix = 0;  
 8008934:	2300      	movs	r3, #0
 8008936:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  
  pdesc   = (USBH_DescHeader_t *)buf;
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	781a      	ldrb	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	785a      	ldrb	r2, [r3, #1]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	3302      	adds	r3, #2
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	b29a      	uxth	r2, r3
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	3303      	adds	r3, #3
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	b29b      	uxth	r3, r3
 800895e:	021b      	lsls	r3, r3, #8
 8008960:	b29b      	uxth	r3, r3
 8008962:	4413      	add	r3, r2
 8008964:	b29a      	uxth	r2, r3
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	791a      	ldrb	r2, [r3, #4]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	795a      	ldrb	r2, [r3, #5]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	799a      	ldrb	r2, [r3, #6]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	79da      	ldrb	r2, [r3, #7]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	7a1a      	ldrb	r2, [r3, #8]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	721a      	strb	r2, [r3, #8]
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008992:	88fb      	ldrh	r3, [r7, #6]
 8008994:	2b09      	cmp	r3, #9
 8008996:	d963      	bls.n	8008a60 <USBH_ParseCfgDesc+0x144>
  {
    ptr = USB_LEN_CFG_DESC;
 8008998:	2309      	movs	r3, #9
 800899a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800899c:	2300      	movs	r3, #0
 800899e:	61fb      	str	r3, [r7, #28]
    
    
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 80089a0:	e055      	b.n	8008a4e <USBH_ParseCfgDesc+0x132>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 80089a2:	f107 0316 	add.w	r3, r7, #22
 80089a6:	4619      	mov	r1, r3
 80089a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089aa:	f000 f8e9 	bl	8008b80 <USBH_GetNextDesc>
 80089ae:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b2:	785b      	ldrb	r3, [r3, #1]
 80089b4:	2b04      	cmp	r3, #4
 80089b6:	d14a      	bne.n	8008a4e <USBH_ParseCfgDesc+0x132>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80089b8:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80089bc:	221a      	movs	r2, #26
 80089be:	fb02 f303 	mul.w	r3, r2, r3
 80089c2:	3308      	adds	r3, #8
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	3302      	adds	r3, #2
 80089ca:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)pdesc);            
 80089cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089ce:	69f8      	ldr	r0, [r7, #28]
 80089d0:	f000 f84a 	bl	8008a68 <USBH_ParseInterfaceDesc>
        
        ep_ix = 0;
 80089d4:	2300      	movs	r3, #0
 80089d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;        
 80089da:	2300      	movs	r3, #0
 80089dc:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80089de:	e024      	b.n	8008a2a <USBH_ParseCfgDesc+0x10e>
        {
          pdesc = USBH_GetNextDesc((uint8_t*) pdesc, &ptr);
 80089e0:	f107 0316 	add.w	r3, r7, #22
 80089e4:	4619      	mov	r1, r3
 80089e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80089e8:	f000 f8ca 	bl	8008b80 <USBH_GetNextDesc>
 80089ec:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	785b      	ldrb	r3, [r3, #1]
 80089f2:	2b05      	cmp	r3, #5
 80089f4:	d119      	bne.n	8008a2a <USBH_ParseCfgDesc+0x10e>
          {  
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80089f6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80089fa:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 80089fe:	3201      	adds	r2, #1
 8008a00:	00d2      	lsls	r2, r2, #3
 8008a02:	211a      	movs	r1, #26
 8008a04:	fb01 f303 	mul.w	r3, r1, r3
 8008a08:	4413      	add	r3, r2
 8008a0a:	3308      	adds	r3, #8
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	4413      	add	r3, r2
 8008a10:	3304      	adds	r3, #4
 8008a12:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
 8008a14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a16:	69b8      	ldr	r0, [r7, #24]
 8008a18:	f000 f854 	bl	8008ac4 <USBH_ParseEPDesc>
            ep_ix++;
 8008a1c:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	3301      	adds	r3, #1
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008a2a:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8008a2e:	69fa      	ldr	r2, [r7, #28]
 8008a30:	7912      	ldrb	r2, [r2, #4]
 8008a32:	4293      	cmp	r3, r2
 8008a34:	da04      	bge.n	8008a40 <USBH_ParseCfgDesc+0x124>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	885a      	ldrh	r2, [r3, #2]
 8008a3a:	8afb      	ldrh	r3, [r7, #22]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d8cf      	bhi.n	80089e0 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8008a40:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	3301      	adds	r3, #1
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES ) && (ptr < cfg_desc->wTotalLength))
 8008a4e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	dc04      	bgt.n	8008a60 <USBH_ParseCfgDesc+0x144>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	885a      	ldrh	r2, [r3, #2]
 8008a5a:	8afb      	ldrh	r3, [r7, #22]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d8a0      	bhi.n	80089a2 <USBH_ParseCfgDesc+0x86>
      }
    }
  }  
}
 8008a60:	bf00      	nop
 8008a62:	3728      	adds	r7, #40	; 0x28
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor, 
                                      uint8_t *buf)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781a      	ldrb	r2, [r3, #0]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	785a      	ldrb	r2, [r3, #1]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	789a      	ldrb	r2, [r3, #2]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	78da      	ldrb	r2, [r3, #3]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	791a      	ldrb	r2, [r3, #4]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	795a      	ldrb	r2, [r3, #5]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	799a      	ldrb	r2, [r3, #6]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	79da      	ldrb	r2, [r3, #7]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	7a1a      	ldrb	r2, [r3, #8]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	721a      	strb	r2, [r3, #8]
}
 8008aba:	bf00      	nop
 8008abc:	370c      	adds	r7, #12
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bc80      	pop	{r7}
 8008ac2:	4770      	bx	lr

08008ac4 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	781a      	ldrb	r2, [r3, #0]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	785a      	ldrb	r2, [r3, #1]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	789a      	ldrb	r2, [r3, #2]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	78da      	ldrb	r2, [r3, #3]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	3304      	adds	r3, #4
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	b29a      	uxth	r2, r3
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	3305      	adds	r3, #5
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	021b      	lsls	r3, r3, #8
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	4413      	add	r3, r2
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	799a      	ldrb	r2, [r3, #6]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	719a      	strb	r2, [r3, #6]
}
 8008b12:	bf00      	nop
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bc80      	pop	{r7}
 8008b1a:	4770      	bx	lr

08008b1c <USBH_ParseStringDesc>:
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, 
                                  uint8_t* pdest, 
                                  uint16_t length)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b087      	sub	sp, #28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	80fb      	strh	r3, [r7, #6]
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	2b03      	cmp	r3, #3
 8008b32:	d120      	bne.n	8008b76 <USBH_ParseStringDesc+0x5a>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	1e9a      	subs	r2, r3, #2
 8008b3a:	88fb      	ldrh	r3, [r7, #6]
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	bfa8      	it	ge
 8008b40:	4613      	movge	r3, r2
 8008b42:	82bb      	strh	r3, [r7, #20]
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	3302      	adds	r3, #2
 8008b48:	60fb      	str	r3, [r7, #12]
    
    for (idx = 0; idx < strlength; idx+=2 )
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	82fb      	strh	r3, [r7, #22]
 8008b4e:	e00b      	b.n	8008b68 <USBH_ParseStringDesc+0x4c>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008b50:	8afb      	ldrh	r3, [r7, #22]
 8008b52:	68fa      	ldr	r2, [r7, #12]
 8008b54:	4413      	add	r3, r2
 8008b56:	781a      	ldrb	r2, [r3, #0]
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	60bb      	str	r3, [r7, #8]
    for (idx = 0; idx < strlength; idx+=2 )
 8008b62:	8afb      	ldrh	r3, [r7, #22]
 8008b64:	3302      	adds	r3, #2
 8008b66:	82fb      	strh	r3, [r7, #22]
 8008b68:	8afa      	ldrh	r2, [r7, #22]
 8008b6a:	8abb      	ldrh	r3, [r7, #20]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d3ef      	bcc.n	8008b50 <USBH_ParseStringDesc+0x34>
    }  
    *pdest = 0; /* mark end of string */  
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	2200      	movs	r2, #0
 8008b74:	701a      	strb	r2, [r3, #0]
  }
}
 8008b76:	bf00      	nop
 8008b78:	371c      	adds	r7, #28
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bc80      	pop	{r7}
 8008b7e:	4770      	bx	lr

08008b80 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	881a      	ldrh	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	4413      	add	r3, r2
 8008b96:	b29a      	uxth	r2, r3
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
         ((USBH_DescHeader_t *)pbuf)->bLength);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	60fb      	str	r3, [r7, #12]
 
  return(pnext);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3714      	adds	r7, #20
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bc80      	pop	{r7}
 8008bb2:	4770      	bx	lr

08008bb4 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b086      	sub	sp, #24
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	4613      	mov	r3, r2
 8008bc0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	75fb      	strb	r3, [r7, #23]
  
  switch (phost->RequestState)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	789b      	ldrb	r3, [r3, #2]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d002      	beq.n	8008bd4 <USBH_CtlReq+0x20>
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	d017      	beq.n	8008c02 <USBH_CtlReq+0x4e>
      status = USBH_FAIL;
    }   
    break;
    
  default:
    break; 
 8008bd2:	e030      	b.n	8008c36 <USBH_CtlReq+0x82>
    phost->Control.buff = buff; 
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	88fa      	ldrh	r2, [r7, #6]
 8008bde:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;  
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2202      	movs	r2, #2
 8008bea:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8008bec:	2301      	movs	r3, #1
 8008bee:	75fb      	strb	r3, [r7, #23]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	2103      	movs	r1, #3
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f003 fa82 	bl	800c104 <osMessagePut>
    break;
 8008c00:	e019      	b.n	8008c36 <USBH_CtlReq+0x82>
    status = USBH_HandleControl(phost);
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f000 f81c 	bl	8008c40 <USBH_HandleControl>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	75fb      	strb	r3, [r7, #23]
     if (status == USBH_OK) 
 8008c0c:	7dfb      	ldrb	r3, [r7, #23]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d108      	bne.n	8008c24 <USBH_CtlReq+0x70>
      phost->RequestState = CMD_SEND;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2201      	movs	r2, #1
 8008c16:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;  
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;      
 8008c1e:	2300      	movs	r3, #0
 8008c20:	75fb      	strb	r3, [r7, #23]
    break;
 8008c22:	e007      	b.n	8008c34 <USBH_CtlReq+0x80>
    else if  (status == USBH_FAIL)
 8008c24:	7dfb      	ldrb	r3, [r7, #23]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d104      	bne.n	8008c34 <USBH_CtlReq+0x80>
      phost->RequestState = CMD_SEND;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	709a      	strb	r2, [r3, #2]
      status = USBH_FAIL;
 8008c30:	2302      	movs	r3, #2
 8008c32:	75fb      	strb	r3, [r7, #23]
    break;
 8008c34:	bf00      	nop
  }
  return status;
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3718      	adds	r7, #24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af02      	add	r7, sp, #8
 8008c46:	6078      	str	r0, [r7, #4]
  uint8_t direction;  
  USBH_StatusTypeDef status = USBH_BUSY;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73bb      	strb	r3, [r7, #14]
  
  switch (phost->Control.state)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	7e1b      	ldrb	r3, [r3, #24]
 8008c54:	3b01      	subs	r3, #1
 8008c56:	2b0a      	cmp	r3, #10
 8008c58:	f200 81cb 	bhi.w	8008ff2 <USBH_HandleControl+0x3b2>
 8008c5c:	a201      	add	r2, pc, #4	; (adr r2, 8008c64 <USBH_HandleControl+0x24>)
 8008c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c62:	bf00      	nop
 8008c64:	08008c91 	.word	0x08008c91
 8008c68:	08008cab 	.word	0x08008cab
 8008c6c:	08008d2f 	.word	0x08008d2f
 8008c70:	08008d55 	.word	0x08008d55
 8008c74:	08008dbd 	.word	0x08008dbd
 8008c78:	08008de9 	.word	0x08008de9
 8008c7c:	08008e7b 	.word	0x08008e7b
 8008c80:	08008e9d 	.word	0x08008e9d
 8008c84:	08008f0b 	.word	0x08008f0b
 8008c88:	08008f33 	.word	0x08008f33
 8008c8c:	08008fa1 	.word	0x08008fa1
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (phost, 
	                   (uint8_t *)phost->Control.setup.d8 , 
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f103 0110 	add.w	r1, r3, #16
    USBH_CtlSendSetup     (phost, 
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	795b      	ldrb	r3, [r3, #5]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f9bd 	bl	800901c <USBH_CtlSendSetup>
	                   phost->Control.pipe_out); 
    
    phost->Control.state = CTRL_SETUP_WAIT; 
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	761a      	strb	r2, [r3, #24]
    break; 
 8008ca8:	e1ae      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out); 
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	795b      	ldrb	r3, [r3, #5]
 8008cae:	4619      	mov	r1, r3
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f008 fdcd 	bl	8011850 <USBH_LL_GetURBState>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8008cba:	7bbb      	ldrb	r3, [r7, #14]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d126      	bne.n	8008d0e <USBH_HandleControl+0xce>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	7c1b      	ldrb	r3, [r3, #16]
 8008cc4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cc8:	737b      	strb	r3, [r7, #13]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	8adb      	ldrh	r3, [r3, #22]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00a      	beq.n	8008ce8 <USBH_HandleControl+0xa8>
      {        
        if (direction == USB_D2H)
 8008cd2:	7b7b      	ldrb	r3, [r7, #13]
 8008cd4:	2b80      	cmp	r3, #128	; 0x80
 8008cd6:	d103      	bne.n	8008ce0 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2203      	movs	r2, #3
 8008cdc:	761a      	strb	r2, [r3, #24]
 8008cde:	e00d      	b.n	8008cfc <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2205      	movs	r2, #5
 8008ce4:	761a      	strb	r2, [r3, #24]
 8008ce6:	e009      	b.n	8008cfc <USBH_HandleControl+0xbc>
      }
      /* No DATA stage */
      else
      {
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 8008ce8:	7b7b      	ldrb	r3, [r7, #13]
 8008cea:	2b80      	cmp	r3, #128	; 0x80
 8008cec:	d103      	bne.n	8008cf6 <USBH_HandleControl+0xb6>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_STATUS_OUT;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2209      	movs	r2, #9
 8008cf2:	761a      	strb	r2, [r3, #24]
 8008cf4:	e002      	b.n	8008cfc <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_STATUS_IN;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2207      	movs	r2, #7
 8008cfa:	761a      	strb	r2, [r3, #24]
        } 
      }          
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008d02:	2200      	movs	r2, #0
 8008d04:	2103      	movs	r1, #3
 8008d06:	4618      	mov	r0, r3
 8008d08:	f003 f9fc 	bl	800c104 <osMessagePut>
      phost->Control.state = CTRL_ERROR;
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }    
    break;
 8008d0c:	e173      	b.n	8008ff6 <USBH_HandleControl+0x3b6>
    else if(URB_Status == USBH_URB_ERROR)
 8008d0e:	7bbb      	ldrb	r3, [r7, #14]
 8008d10:	2b04      	cmp	r3, #4
 8008d12:	f040 8170 	bne.w	8008ff6 <USBH_HandleControl+0x3b6>
      phost->Control.state = CTRL_ERROR;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	220b      	movs	r2, #11
 8008d1a:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008d22:	2200      	movs	r2, #0
 8008d24:	2103      	movs	r1, #3
 8008d26:	4618      	mov	r0, r3
 8008d28:	f003 f9ec 	bl	800c104 <osMessagePut>
    break;
 8008d2c:	e163      	b.n	8008ff6 <USBH_HandleControl+0x3b6>
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
     phost->Control.timer = phost->Timer;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6899      	ldr	r1, [r3, #8]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	899a      	ldrh	r2, [r3, #12]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	791b      	ldrb	r3, [r3, #4]
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f9a7 	bl	800909a <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.pipe_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2204      	movs	r2, #4
 8008d50:	761a      	strb	r2, [r3, #24]
    break;    
 8008d52:	e159      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	791b      	ldrb	r3, [r3, #4]
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f008 fd78 	bl	8011850 <USBH_LL_GetURBState>
 8008d60:	4603      	mov	r3, r0
 8008d62:	73bb      	strb	r3, [r7, #14]
    
    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8008d64:	7bbb      	ldrb	r3, [r7, #14]
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d10a      	bne.n	8008d80 <USBH_HandleControl+0x140>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2209      	movs	r2, #9
 8008d6e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008d76:	2200      	movs	r2, #0
 8008d78:	2103      	movs	r1, #3
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f003 f9c2 	bl	800c104 <osMessagePut>
#endif      
    }
   
    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL) 
 8008d80:	7bbb      	ldrb	r3, [r7, #14]
 8008d82:	2b05      	cmp	r3, #5
 8008d84:	d10a      	bne.n	8008d9c <USBH_HandleControl+0x15c>
    { 
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8008d86:	2303      	movs	r3, #3
 8008d88:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008d90:	2200      	movs	r2, #0
 8008d92:	2103      	movs	r1, #3
 8008d94:	4618      	mov	r0, r3
 8008d96:	f003 f9b5 	bl	800c104 <osMessagePut>
      phost->Control.state = CTRL_ERROR;  
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8008d9a:	e12e      	b.n	8008ffa <USBH_HandleControl+0x3ba>
    else if (URB_Status == USBH_URB_ERROR)
 8008d9c:	7bbb      	ldrb	r3, [r7, #14]
 8008d9e:	2b04      	cmp	r3, #4
 8008da0:	f040 812b 	bne.w	8008ffa <USBH_HandleControl+0x3ba>
      phost->Control.state = CTRL_ERROR;  
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	220b      	movs	r2, #11
 8008da8:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008db0:	2200      	movs	r2, #0
 8008db2:	2103      	movs	r1, #3
 8008db4:	4618      	mov	r0, r3
 8008db6:	f003 f9a5 	bl	800c104 <osMessagePut>
    break;
 8008dba:	e11e      	b.n	8008ffa <USBH_HandleControl+0x3ba>
    
  case CTRL_DATA_OUT:
    
    USBH_CtlSendData (phost,
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6899      	ldr	r1, [r3, #8]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	899a      	ldrh	r2, [r3, #12]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	7958      	ldrb	r0, [r3, #5]
 8008dc8:	2301      	movs	r3, #1
 8008dca:	9300      	str	r3, [sp, #0]
 8008dcc:	4603      	mov	r3, r0
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f93e 	bl	8009050 <USBH_CtlSendData>
                      phost->Control.buff, 
                      phost->Control.length , 
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2206      	movs	r2, #6
 8008de4:	761a      	strb	r2, [r3, #24]
    break;
 8008de6:	e10f      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);     
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	795b      	ldrb	r3, [r3, #5]
 8008dec:	4619      	mov	r1, r3
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f008 fd2e 	bl	8011850 <USBH_LL_GetURBState>
 8008df4:	4603      	mov	r3, r0
 8008df6:	73bb      	strb	r3, [r7, #14]
    
    if  (URB_Status == USBH_URB_DONE)
 8008df8:	7bbb      	ldrb	r3, [r7, #14]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d10b      	bne.n	8008e16 <USBH_HandleControl+0x1d6>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2207      	movs	r2, #7
 8008e02:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1)
      osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2103      	movs	r1, #3
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f003 f978 	bl	800c104 <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    } 
    break;
 8008e14:	e0f3      	b.n	8008ffe <USBH_HandleControl+0x3be>
    else if  (URB_Status == USBH_URB_STALL) 
 8008e16:	7bbb      	ldrb	r3, [r7, #14]
 8008e18:	2b05      	cmp	r3, #5
 8008e1a:	d10d      	bne.n	8008e38 <USBH_HandleControl+0x1f8>
      phost->Control.state = CTRL_STALLED; 
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	220c      	movs	r2, #12
 8008e20:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8008e22:	2303      	movs	r3, #3
 8008e24:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	2103      	movs	r1, #3
 8008e30:	4618      	mov	r0, r3
 8008e32:	f003 f967 	bl	800c104 <osMessagePut>
    break;
 8008e36:	e0e2      	b.n	8008ffe <USBH_HandleControl+0x3be>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8008e38:	7bbb      	ldrb	r3, [r7, #14]
 8008e3a:	2b02      	cmp	r3, #2
 8008e3c:	d10b      	bne.n	8008e56 <USBH_HandleControl+0x216>
      phost->Control.state = CTRL_DATA_OUT;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2205      	movs	r2, #5
 8008e42:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2103      	movs	r1, #3
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f003 f958 	bl	800c104 <osMessagePut>
    break;
 8008e54:	e0d3      	b.n	8008ffe <USBH_HandleControl+0x3be>
    else if (URB_Status == USBH_URB_ERROR)
 8008e56:	7bbb      	ldrb	r3, [r7, #14]
 8008e58:	2b04      	cmp	r3, #4
 8008e5a:	f040 80d0 	bne.w	8008ffe <USBH_HandleControl+0x3be>
      phost->Control.state = CTRL_ERROR;  
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	220b      	movs	r2, #11
 8008e62:	761a      	strb	r2, [r3, #24]
      status = USBH_FAIL;    
 8008e64:	2302      	movs	r3, #2
 8008e66:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e6e:	2200      	movs	r2, #0
 8008e70:	2103      	movs	r1, #3
 8008e72:	4618      	mov	r0, r3
 8008e74:	f003 f946 	bl	800c104 <osMessagePut>
    break;
 8008e78:	e0c1      	b.n	8008ffe <USBH_HandleControl+0x3be>
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	791b      	ldrb	r3, [r3, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	2100      	movs	r1, #0
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 f909 	bl	800909a <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.pipe_in);
    phost->Control.timer = phost->Timer;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2208      	movs	r2, #8
 8008e98:	761a      	strb	r2, [r3, #24]
    
    break;
 8008e9a:	e0b5      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in); 
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	791b      	ldrb	r3, [r3, #4]
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f008 fcd4 	bl	8011850 <USBH_LL_GetURBState>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	73bb      	strb	r3, [r7, #14]
    
    if  ( URB_Status == USBH_URB_DONE)
 8008eac:	7bbb      	ldrb	r3, [r7, #14]
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d10d      	bne.n	8008ece <USBH_HandleControl+0x28e>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	220d      	movs	r2, #13
 8008eb6:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	2103      	movs	r1, #3
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f003 f91c 	bl	800c104 <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8008ecc:	e099      	b.n	8009002 <USBH_HandleControl+0x3c2>
    else if (URB_Status == USBH_URB_ERROR)
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
 8008ed0:	2b04      	cmp	r3, #4
 8008ed2:	d10b      	bne.n	8008eec <USBH_HandleControl+0x2ac>
      phost->Control.state = CTRL_ERROR;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	220b      	movs	r2, #11
 8008ed8:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	2103      	movs	r1, #3
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f003 f90d 	bl	800c104 <osMessagePut>
    break;
 8008eea:	e08a      	b.n	8009002 <USBH_HandleControl+0x3c2>
     else if(URB_Status == USBH_URB_STALL)
 8008eec:	7bbb      	ldrb	r3, [r7, #14]
 8008eee:	2b05      	cmp	r3, #5
 8008ef0:	f040 8087 	bne.w	8009002 <USBH_HandleControl+0x3c2>
      status = USBH_NOT_SUPPORTED;
 8008ef4:	2303      	movs	r3, #3
 8008ef6:	73fb      	strb	r3, [r7, #15]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008efe:	2200      	movs	r2, #0
 8008f00:	2103      	movs	r1, #3
 8008f02:	4618      	mov	r0, r3
 8008f04:	f003 f8fe 	bl	800c104 <osMessagePut>
    break;
 8008f08:	e07b      	b.n	8009002 <USBH_HandleControl+0x3c2>
    
  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	795a      	ldrb	r2, [r3, #5]
 8008f0e:	2301      	movs	r3, #1
 8008f10:	9300      	str	r3, [sp, #0]
 8008f12:	4613      	mov	r3, r2
 8008f14:	2200      	movs	r2, #0
 8008f16:	2100      	movs	r1, #0
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f899 	bl	8009050 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.pipe_out,
                      1);
     phost->Control.timer = phost->Timer;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	220a      	movs	r2, #10
 8008f2e:	761a      	strb	r2, [r3, #24]
    break;
 8008f30:	e06a      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);  
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	795b      	ldrb	r3, [r3, #5]
 8008f36:	4619      	mov	r1, r3
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f008 fc89 	bl	8011850 <USBH_LL_GetURBState>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8008f42:	7bbb      	ldrb	r3, [r7, #14]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d10d      	bne.n	8008f64 <USBH_HandleControl+0x324>
    { 
      status = USBH_OK;      
 8008f48:	2300      	movs	r3, #0
 8008f4a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE; 
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	220d      	movs	r2, #13
 8008f50:	761a      	strb	r2, [r3, #24]
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f58:	2200      	movs	r2, #0
 8008f5a:	2103      	movs	r1, #3
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f003 f8d1 	bl	800c104 <osMessagePut>
      
#if (USBH_USE_OS == 1)
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif      
    }
    break;
 8008f62:	e050      	b.n	8009006 <USBH_HandleControl+0x3c6>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
 8008f66:	2b02      	cmp	r3, #2
 8008f68:	d10b      	bne.n	8008f82 <USBH_HandleControl+0x342>
      phost->Control.state = CTRL_STATUS_OUT;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2209      	movs	r2, #9
 8008f6e:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f76:	2200      	movs	r2, #0
 8008f78:	2103      	movs	r1, #3
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f003 f8c2 	bl	800c104 <osMessagePut>
    break;
 8008f80:	e041      	b.n	8009006 <USBH_HandleControl+0x3c6>
    else if (URB_Status == USBH_URB_ERROR)
 8008f82:	7bbb      	ldrb	r3, [r7, #14]
 8008f84:	2b04      	cmp	r3, #4
 8008f86:	d13e      	bne.n	8009006 <USBH_HandleControl+0x3c6>
      phost->Control.state = CTRL_ERROR; 
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	220b      	movs	r2, #11
 8008f8c:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f94:	2200      	movs	r2, #0
 8008f96:	2103      	movs	r1, #3
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f003 f8b3 	bl	800c104 <osMessagePut>
    break;
 8008f9e:	e032      	b.n	8009006 <USBH_HandleControl+0x3c6>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	7e5b      	ldrb	r3, [r3, #25]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	765a      	strb	r2, [r3, #25]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	7e5b      	ldrb	r3, [r3, #25]
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d809      	bhi.n	8008fc8 <USBH_HandleControl+0x388>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f008 fae9 	bl	801158c <USBH_LL_Stop>
         
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8008fc6:	e01f      	b.n	8009008 <USBH_HandleControl+0x3c8>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008fce:	2106      	movs	r1, #6
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	4798      	blx	r3
      phost->Control.errorcount = 0;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	765a      	strb	r2, [r3, #25]
      USBH_ErrLog("Control error");
 8008fda:	480e      	ldr	r0, [pc, #56]	; (8009014 <USBH_HandleControl+0x3d4>)
 8008fdc:	f00a f9ae 	bl	801333c <iprintf>
 8008fe0:	480d      	ldr	r0, [pc, #52]	; (8009018 <USBH_HandleControl+0x3d8>)
 8008fe2:	f00a f9ab 	bl	801333c <iprintf>
 8008fe6:	200a      	movs	r0, #10
 8008fe8:	f00a f9c0 	bl	801336c <putchar>
      status = USBH_FAIL;
 8008fec:	2302      	movs	r3, #2
 8008fee:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff0:	e00a      	b.n	8009008 <USBH_HandleControl+0x3c8>
    
  default:
    break;
 8008ff2:	bf00      	nop
 8008ff4:	e008      	b.n	8009008 <USBH_HandleControl+0x3c8>
    break;
 8008ff6:	bf00      	nop
 8008ff8:	e006      	b.n	8009008 <USBH_HandleControl+0x3c8>
    break;
 8008ffa:	bf00      	nop
 8008ffc:	e004      	b.n	8009008 <USBH_HandleControl+0x3c8>
    break;
 8008ffe:	bf00      	nop
 8009000:	e002      	b.n	8009008 <USBH_HandleControl+0x3c8>
    break;
 8009002:	bf00      	nop
 8009004:	e000      	b.n	8009008 <USBH_HandleControl+0x3c8>
    break;
 8009006:	bf00      	nop
  }
  return status;
 8009008:	7bfb      	ldrb	r3, [r7, #15]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3710      	adds	r7, #16
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	0801590c 	.word	0x0801590c
 8009018:	08015914 	.word	0x08015914

0800901c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint8_t pipe_num)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b088      	sub	sp, #32
 8009020:	af04      	add	r7, sp, #16
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	4613      	mov	r3, r2
 8009028:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800902a:	79f9      	ldrb	r1, [r7, #7]
 800902c:	2300      	movs	r3, #0
 800902e:	9303      	str	r3, [sp, #12]
 8009030:	2308      	movs	r3, #8
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	9301      	str	r3, [sp, #4]
 8009038:	2300      	movs	r3, #0
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	2300      	movs	r3, #0
 800903e:	2200      	movs	r2, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f008 fbbd 	bl	80117c0 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */ 
                          0);
  return USBH_OK;  
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b088      	sub	sp, #32
 8009054:	af04      	add	r7, sp, #16
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	4611      	mov	r1, r2
 800905c:	461a      	mov	r2, r3
 800905e:	460b      	mov	r3, r1
 8009060:	80fb      	strh	r3, [r7, #6]
 8009062:	4613      	mov	r3, r2
 8009064:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <USBH_CtlSendData+0x24>
  {
    do_ping = 0;
 8009070:	2300      	movs	r3, #0
 8009072:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009074:	7979      	ldrb	r1, [r7, #5]
 8009076:	7e3b      	ldrb	r3, [r7, #24]
 8009078:	9303      	str	r3, [sp, #12]
 800907a:	88fb      	ldrh	r3, [r7, #6]
 800907c:	9302      	str	r3, [sp, #8]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	2301      	movs	r3, #1
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	2300      	movs	r3, #0
 8009088:	2200      	movs	r2, #0
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f008 fb98 	bl	80117c0 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          do_ping);             /* do ping (HS Only)*/
  
  return USBH_OK;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b088      	sub	sp, #32
 800909e:	af04      	add	r7, sp, #16
 80090a0:	60f8      	str	r0, [r7, #12]
 80090a2:	60b9      	str	r1, [r7, #8]
 80090a4:	4611      	mov	r1, r2
 80090a6:	461a      	mov	r2, r3
 80090a8:	460b      	mov	r3, r1
 80090aa:	80fb      	strh	r3, [r7, #6]
 80090ac:	4613      	mov	r3, r2
 80090ae:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80090b0:	7979      	ldrb	r1, [r7, #5]
 80090b2:	2300      	movs	r3, #0
 80090b4:	9303      	str	r3, [sp, #12]
 80090b6:	88fb      	ldrh	r3, [r7, #6]
 80090b8:	9302      	str	r3, [sp, #8]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	9301      	str	r3, [sp, #4]
 80090be:	2301      	movs	r3, #1
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	2300      	movs	r3, #0
 80090c4:	2201      	movs	r2, #1
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f008 fb7a 	bl	80117c0 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */ 
                          0);
  return USBH_OK;
 80090cc:	2300      	movs	r3, #0
  
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{ 
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b088      	sub	sp, #32
 80090da:	af04      	add	r7, sp, #16
 80090dc:	60f8      	str	r0, [r7, #12]
 80090de:	60b9      	str	r1, [r7, #8]
 80090e0:	4611      	mov	r1, r2
 80090e2:	461a      	mov	r2, r3
 80090e4:	460b      	mov	r3, r1
 80090e6:	80fb      	strh	r3, [r7, #6]
 80090e8:	4613      	mov	r3, r2
 80090ea:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <USBH_BulkSendData+0x24>
  {
    do_ping = 0;
 80090f6:	2300      	movs	r3, #0
 80090f8:	763b      	strb	r3, [r7, #24]
  }
  
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80090fa:	7979      	ldrb	r1, [r7, #5]
 80090fc:	7e3b      	ldrb	r3, [r7, #24]
 80090fe:	9303      	str	r3, [sp, #12]
 8009100:	88fb      	ldrh	r3, [r7, #6]
 8009102:	9302      	str	r3, [sp, #8]
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	2301      	movs	r3, #1
 800910a:	9300      	str	r3, [sp, #0]
 800910c:	2302      	movs	r3, #2
 800910e:	2200      	movs	r2, #0
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f008 fb55 	bl	80117c0 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009116:	2300      	movs	r3, #0
}
 8009118:	4618      	mov	r0, r3
 800911a:	3710      	adds	r7, #16
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t pipe_num)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b088      	sub	sp, #32
 8009124:	af04      	add	r7, sp, #16
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	4611      	mov	r1, r2
 800912c:	461a      	mov	r2, r3
 800912e:	460b      	mov	r3, r1
 8009130:	80fb      	strh	r3, [r7, #6]
 8009132:	4613      	mov	r3, r2
 8009134:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009136:	7979      	ldrb	r1, [r7, #5]
 8009138:	2300      	movs	r3, #0
 800913a:	9303      	str	r3, [sp, #12]
 800913c:	88fb      	ldrh	r3, [r7, #6]
 800913e:	9302      	str	r3, [sp, #8]
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	9301      	str	r3, [sp, #4]
 8009144:	2301      	movs	r3, #1
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	2302      	movs	r3, #2
 800914a:	2201      	movs	r2, #1
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	f008 fb37 	bl	80117c0 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */                          
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */  
                          0);
  return USBH_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af04      	add	r7, sp, #16
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	4608      	mov	r0, r1
 8009166:	4611      	mov	r1, r2
 8009168:	461a      	mov	r2, r3
 800916a:	4603      	mov	r3, r0
 800916c:	70fb      	strb	r3, [r7, #3]
 800916e:	460b      	mov	r3, r1
 8009170:	70bb      	strb	r3, [r7, #2]
 8009172:	4613      	mov	r3, r2
 8009174:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8009176:	7878      	ldrb	r0, [r7, #1]
 8009178:	78ba      	ldrb	r2, [r7, #2]
 800917a:	78f9      	ldrb	r1, [r7, #3]
 800917c:	8b3b      	ldrh	r3, [r7, #24]
 800917e:	9302      	str	r3, [sp, #8]
 8009180:	7d3b      	ldrb	r3, [r7, #20]
 8009182:	9301      	str	r3, [sp, #4]
 8009184:	7c3b      	ldrb	r3, [r7, #16]
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	4603      	mov	r3, r0
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f008 fa9c 	bl	80116c8 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  
  return USBH_OK; 
 8009190:	2300      	movs	r3, #0

}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}

0800919a <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800919a:	b580      	push	{r7, lr}
 800919c:	b082      	sub	sp, #8
 800919e:	af00      	add	r7, sp, #0
 80091a0:	6078      	str	r0, [r7, #4]
 80091a2:	460b      	mov	r3, r1
 80091a4:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 80091a6:	78fb      	ldrb	r3, [r7, #3]
 80091a8:	4619      	mov	r1, r3
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f008 fad2 	bl	8011754 <USBH_LL_ClosePipe>
  
  return USBH_OK; 
 80091b0:	2300      	movs	r3, #0

}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3708      	adds	r7, #8
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b084      	sub	sp, #16
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
 80091c2:	460b      	mov	r3, r1
 80091c4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;
  
  pipe =  USBH_GetFreePipe(phost);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 f835 	bl	8009236 <USBH_GetFreePipe>
 80091cc:	4603      	mov	r3, r0
 80091ce:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFF)
 80091d0:	89fb      	ldrh	r3, [r7, #14]
 80091d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d009      	beq.n	80091ee <USBH_AllocPipe+0x34>
  {
	phost->Pipes[pipe] = 0x8000 | ep_addr;
 80091da:	89fb      	ldrh	r3, [r7, #14]
 80091dc:	78fa      	ldrb	r2, [r7, #3]
 80091de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80091e2:	4611      	mov	r1, r2
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	33de      	adds	r3, #222	; 0xde
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	4413      	add	r3, r2
 80091ec:	6059      	str	r1, [r3, #4]
  }
  return pipe;
 80091ee:	89fb      	ldrh	r3, [r7, #14]
 80091f0:	b2db      	uxtb	r3, r3
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed 
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	460b      	mov	r3, r1
 8009204:	70fb      	strb	r3, [r7, #3]
   if(idx < 11)
 8009206:	78fb      	ldrb	r3, [r7, #3]
 8009208:	2b0a      	cmp	r3, #10
 800920a:	d80e      	bhi.n	800922a <USBH_FreePipe+0x30>
   {
	 phost->Pipes[idx] &= 0x7FFF;
 800920c:	78f8      	ldrb	r0, [r7, #3]
 800920e:	78fb      	ldrb	r3, [r7, #3]
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	33de      	adds	r3, #222	; 0xde
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	4413      	add	r3, r2
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800921e:	6879      	ldr	r1, [r7, #4]
 8009220:	f100 03de 	add.w	r3, r0, #222	; 0xde
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	440b      	add	r3, r1
 8009228:	605a      	str	r2, [r3, #4]
   }
   return USBH_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	bc80      	pop	{r7}
 8009234:	4770      	bx	lr

08009236 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8009236:	b480      	push	{r7}
 8009238:	b085      	sub	sp, #20
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0;
 800923e:	2300      	movs	r3, #0
 8009240:	73fb      	strb	r3, [r7, #15]
  
  for (idx = 0 ; idx < 11 ; idx++)
 8009242:	2300      	movs	r3, #0
 8009244:	73fb      	strb	r3, [r7, #15]
 8009246:	e00f      	b.n	8009268 <USBH_GetFreePipe+0x32>
  {
	if ((phost->Pipes[idx] & 0x8000) == 0)
 8009248:	7bfb      	ldrb	r3, [r7, #15]
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	33de      	adds	r3, #222	; 0xde
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	4413      	add	r3, r2
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <USBH_GetFreePipe+0x2c>
	{
	   return idx;
 800925c:	7bfb      	ldrb	r3, [r7, #15]
 800925e:	b29b      	uxth	r3, r3
 8009260:	e007      	b.n	8009272 <USBH_GetFreePipe+0x3c>
  for (idx = 0 ; idx < 11 ; idx++)
 8009262:	7bfb      	ldrb	r3, [r7, #15]
 8009264:	3301      	adds	r3, #1
 8009266:	73fb      	strb	r3, [r7, #15]
 8009268:	7bfb      	ldrb	r3, [r7, #15]
 800926a:	2b0a      	cmp	r3, #10
 800926c:	d9ec      	bls.n	8009248 <USBH_GetFreePipe+0x12>
	} 
  }
  return 0xFFFF;
 800926e:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009272:	4618      	mov	r0, r3
 8009274:	3714      	adds	r7, #20
 8009276:	46bd      	mov	sp, r7
 8009278:	bc80      	pop	{r7}
 800927a:	4770      	bx	lr

0800927c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	4603      	mov	r3, r0
 8009284:	71fb      	strb	r3, [r7, #7]
  return RES_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	bc80      	pop	{r7}
 8009290:	4770      	bx	lr
	...

08009294 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	4603      	mov	r3, r0
 800929c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	73fb      	strb	r3, [r7, #15]
  
  if(USBH_MSC_UnitIsReady(&HOST_HANDLE, lun))
 80092a2:	79fb      	ldrb	r3, [r7, #7]
 80092a4:	4619      	mov	r1, r3
 80092a6:	4808      	ldr	r0, [pc, #32]	; (80092c8 <USBH_status+0x34>)
 80092a8:	f7fd fd28 	bl	8006cfc <USBH_MSC_UnitIsReady>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d002      	beq.n	80092b8 <USBH_status+0x24>
  {
    res = RES_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	73fb      	strb	r3, [r7, #15]
 80092b6:	e001      	b.n	80092bc <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	73fb      	strb	r3, [r7, #15]
  }
  
  return res;
 80092bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	2000126c 	.word	0x2000126c

080092cc <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b094      	sub	sp, #80	; 0x50
 80092d0:	af02      	add	r7, sp, #8
 80092d2:	60b9      	str	r1, [r7, #8]
 80092d4:	607a      	str	r2, [r7, #4]
 80092d6:	603b      	str	r3, [r7, #0]
 80092d8:	4603      	mov	r3, r0
 80092da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80092dc:	2301      	movs	r3, #1
 80092de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 80092e2:	2300      	movs	r3, #0
 80092e4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f003 0303 	and.w	r3, r3, #3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d002      	beq.n	80092f8 <USBH_read+0x2c>
      {
        break;
      }
    }
#else
    return res;
 80092f2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80092f6:	e033      	b.n	8009360 <USBH_read+0x94>
#endif
  }
  else
  {
    status = USBH_MSC_Read(&HOST_HANDLE, lun, sector, buff, count);
 80092f8:	7bf9      	ldrb	r1, [r7, #15]
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	9300      	str	r3, [sp, #0]
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	4819      	ldr	r0, [pc, #100]	; (8009368 <USBH_read+0x9c>)
 8009304:	f7fd fd42 	bl	8006d8c <USBH_MSC_Read>
 8009308:	4603      	mov	r3, r0
 800930a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 800930e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8009312:	2b00      	cmp	r3, #0
 8009314:	d103      	bne.n	800931e <USBH_read+0x52>
  {
    res = RES_OK;
 8009316:	2300      	movs	r3, #0
 8009318:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800931c:	e01e      	b.n	800935c <USBH_read+0x90>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 800931e:	f107 0210 	add.w	r2, r7, #16
 8009322:	7bfb      	ldrb	r3, [r7, #15]
 8009324:	4619      	mov	r1, r3
 8009326:	4810      	ldr	r0, [pc, #64]	; (8009368 <USBH_read+0x9c>)
 8009328:	f7fd fd0c 	bl	8006d44 <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 800932c:	7f7b      	ldrb	r3, [r7, #29]
 800932e:	2b28      	cmp	r3, #40	; 0x28
 8009330:	d003      	beq.n	800933a <USBH_read+0x6e>
 8009332:	2b3a      	cmp	r3, #58	; 0x3a
 8009334:	d001      	beq.n	800933a <USBH_read+0x6e>
 8009336:	2b04      	cmp	r3, #4
 8009338:	d10c      	bne.n	8009354 <USBH_read+0x88>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE: 
      USBH_ErrLog ("USB Disk is not ready!");  
 800933a:	480c      	ldr	r0, [pc, #48]	; (800936c <USBH_read+0xa0>)
 800933c:	f009 fffe 	bl	801333c <iprintf>
 8009340:	480b      	ldr	r0, [pc, #44]	; (8009370 <USBH_read+0xa4>)
 8009342:	f009 fffb 	bl	801333c <iprintf>
 8009346:	200a      	movs	r0, #10
 8009348:	f00a f810 	bl	801336c <putchar>
      res = RES_NOTRDY;
 800934c:	2303      	movs	r3, #3
 800934e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 8009352:	e003      	b.n	800935c <USBH_read+0x90>
      
    default:
      res = RES_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800935a:	bf00      	nop
    }
  }
  
  return res;
 800935c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009360:	4618      	mov	r0, r3
 8009362:	3748      	adds	r7, #72	; 0x48
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	2000126c 	.word	0x2000126c
 800936c:	08015924 	.word	0x08015924
 8009370:	0801592c 	.word	0x0801592c

08009374 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b094      	sub	sp, #80	; 0x50
 8009378:	af02      	add	r7, sp, #8
 800937a:	60b9      	str	r1, [r7, #8]
 800937c:	607a      	str	r2, [r7, #4]
 800937e:	603b      	str	r3, [r7, #0]
 8009380:	4603      	mov	r3, r0
 8009382:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR; 
 8009384:	2301      	movs	r3, #1
 8009386:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;  
 800938a:	2300      	movs	r3, #0
 800938c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  if ((DWORD)buff & 3) /* DMA Alignment issue, do single up to aligned buffer */
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	f003 0303 	and.w	r3, r3, #3
 8009396:	2b00      	cmp	r3, #0
 8009398:	d002      	beq.n	80093a0 <USBH_write+0x2c>
      {
        break;
      }
    }
#else
    return res;
 800939a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800939e:	e046      	b.n	800942e <USBH_write+0xba>
#endif
  }
  else
  {
    status = USBH_MSC_Write(&HOST_HANDLE, lun, sector, (BYTE *)buff, count);
 80093a0:	7bf9      	ldrb	r1, [r7, #15]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	9300      	str	r3, [sp, #0]
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	4823      	ldr	r0, [pc, #140]	; (8009438 <USBH_write+0xc4>)
 80093ac:	f7fd fd57 	bl	8006e5e <USBH_MSC_Write>
 80093b0:	4603      	mov	r3, r0
 80093b2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  }
  
  if(status == USBH_OK)
 80093b6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d103      	bne.n	80093c6 <USBH_write+0x52>
  {
    res = RES_OK;
 80093be:	2300      	movs	r3, #0
 80093c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80093c4:	e031      	b.n	800942a <USBH_write+0xb6>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info); 
 80093c6:	f107 0210 	add.w	r2, r7, #16
 80093ca:	7bfb      	ldrb	r3, [r7, #15]
 80093cc:	4619      	mov	r1, r3
 80093ce:	481a      	ldr	r0, [pc, #104]	; (8009438 <USBH_write+0xc4>)
 80093d0:	f7fd fcb8 	bl	8006d44 <USBH_MSC_GetLUNInfo>
    
    switch (info.sense.asc)
 80093d4:	7f7b      	ldrb	r3, [r7, #29]
 80093d6:	2b27      	cmp	r3, #39	; 0x27
 80093d8:	d009      	beq.n	80093ee <USBH_write+0x7a>
 80093da:	2b27      	cmp	r3, #39	; 0x27
 80093dc:	dc02      	bgt.n	80093e4 <USBH_write+0x70>
 80093de:	2b04      	cmp	r3, #4
 80093e0:	d012      	beq.n	8009408 <USBH_write+0x94>
 80093e2:	e01e      	b.n	8009422 <USBH_write+0xae>
 80093e4:	2b28      	cmp	r3, #40	; 0x28
 80093e6:	d00f      	beq.n	8009408 <USBH_write+0x94>
 80093e8:	2b3a      	cmp	r3, #58	; 0x3a
 80093ea:	d00d      	beq.n	8009408 <USBH_write+0x94>
 80093ec:	e019      	b.n	8009422 <USBH_write+0xae>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 80093ee:	4813      	ldr	r0, [pc, #76]	; (800943c <USBH_write+0xc8>)
 80093f0:	f009 ffa4 	bl	801333c <iprintf>
 80093f4:	4812      	ldr	r0, [pc, #72]	; (8009440 <USBH_write+0xcc>)
 80093f6:	f009 ffa1 	bl	801333c <iprintf>
 80093fa:	200a      	movs	r0, #10
 80093fc:	f009 ffb6 	bl	801336c <putchar>
      res = RES_WRPRT;
 8009400:	2302      	movs	r3, #2
 8009402:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009406:	e010      	b.n	800942a <USBH_write+0xb6>
      
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");      
 8009408:	480c      	ldr	r0, [pc, #48]	; (800943c <USBH_write+0xc8>)
 800940a:	f009 ff97 	bl	801333c <iprintf>
 800940e:	480d      	ldr	r0, [pc, #52]	; (8009444 <USBH_write+0xd0>)
 8009410:	f009 ff94 	bl	801333c <iprintf>
 8009414:	200a      	movs	r0, #10
 8009416:	f009 ffa9 	bl	801336c <putchar>
      res = RES_NOTRDY;
 800941a:	2303      	movs	r3, #3
 800941c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 8009420:	e003      	b.n	800942a <USBH_write+0xb6>
      
    default:
      res = RES_ERROR;
 8009422:	2301      	movs	r3, #1
 8009424:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009428:	bf00      	nop
    }
  }
  
  return res;   
 800942a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800942e:	4618      	mov	r0, r3
 8009430:	3748      	adds	r7, #72	; 0x48
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	2000126c 	.word	0x2000126c
 800943c:	08015924 	.word	0x08015924
 8009440:	08015944 	.word	0x08015944
 8009444:	0801592c 	.word	0x0801592c

08009448 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b090      	sub	sp, #64	; 0x40
 800944c:	af00      	add	r7, sp, #0
 800944e:	4603      	mov	r3, r0
 8009450:	603a      	str	r2, [r7, #0]
 8009452:	71fb      	strb	r3, [r7, #7]
 8009454:	460b      	mov	r3, r1
 8009456:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;
  
  switch (cmd)
 800945e:	79bb      	ldrb	r3, [r7, #6]
 8009460:	2b03      	cmp	r3, #3
 8009462:	d850      	bhi.n	8009506 <USBH_ioctl+0xbe>
 8009464:	a201      	add	r2, pc, #4	; (adr r2, 800946c <USBH_ioctl+0x24>)
 8009466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800946a:	bf00      	nop
 800946c:	0800947d 	.word	0x0800947d
 8009470:	08009485 	.word	0x08009485
 8009474:	080094af 	.word	0x080094af
 8009478:	080094db 	.word	0x080094db
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC: 
    res = RES_OK;
 800947c:	2300      	movs	r3, #0
 800947e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009482:	e043      	b.n	800950c <USBH_ioctl+0xc4>
    
  /* Get number of sectors on the disk (DWORD) */  
  case GET_SECTOR_COUNT : 
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 8009484:	f107 0208 	add.w	r2, r7, #8
 8009488:	79fb      	ldrb	r3, [r7, #7]
 800948a:	4619      	mov	r1, r3
 800948c:	4822      	ldr	r0, [pc, #136]	; (8009518 <USBH_ioctl+0xd0>)
 800948e:	f7fd fc59 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d106      	bne.n	80094a6 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800949e:	2300      	movs	r3, #0
 80094a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094a4:	e032      	b.n	800950c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80094ac:	e02e      	b.n	800950c <USBH_ioctl+0xc4>
    
  /* Get R/W sector size (WORD) */  
  case GET_SECTOR_SIZE :	
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 80094ae:	f107 0208 	add.w	r2, r7, #8
 80094b2:	79fb      	ldrb	r3, [r7, #7]
 80094b4:	4619      	mov	r1, r3
 80094b6:	4818      	ldr	r0, [pc, #96]	; (8009518 <USBH_ioctl+0xd0>)
 80094b8:	f7fd fc44 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d107      	bne.n	80094d2 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80094c2:	8a3b      	ldrh	r3, [r7, #16]
 80094c4:	461a      	mov	r2, r3
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094d0:	e01c      	b.n	800950c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80094d8:	e018      	b.n	800950c <USBH_ioctl+0xc4>
    
    /* Get erase block size in unit of sector (DWORD) */ 
  case GET_BLOCK_SIZE : 
    
    if(USBH_MSC_GetLUNInfo(&HOST_HANDLE, lun, &info) == USBH_OK)
 80094da:	f107 0208 	add.w	r2, r7, #8
 80094de:	79fb      	ldrb	r3, [r7, #7]
 80094e0:	4619      	mov	r1, r3
 80094e2:	480d      	ldr	r0, [pc, #52]	; (8009518 <USBH_ioctl+0xd0>)
 80094e4:	f7fd fc2e 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d107      	bne.n	80094fe <USBH_ioctl+0xb6>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80094ee:	8a3b      	ldrh	r3, [r7, #16]
 80094f0:	461a      	mov	r2, r3
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80094f6:	2300      	movs	r3, #0
 80094f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80094fc:	e006      	b.n	800950c <USBH_ioctl+0xc4>
      res = RES_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009504:	e002      	b.n	800950c <USBH_ioctl+0xc4>
    
  default:
    res = RES_PARERR;
 8009506:	2304      	movs	r3, #4
 8009508:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
  
  return res;
 800950c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009510:	4618      	mov	r0, r3
 8009512:	3740      	adds	r7, #64	; 0x40
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	2000126c 	.word	0x2000126c

0800951c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8009530:	e007      	b.n	8009542 <mem_cpy+0x26>
		*d++ = *s++;
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	1c5a      	adds	r2, r3, #1
 8009536:	617a      	str	r2, [r7, #20]
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	1c51      	adds	r1, r2, #1
 800953c:	6139      	str	r1, [r7, #16]
 800953e:	7812      	ldrb	r2, [r2, #0]
 8009540:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	1e5a      	subs	r2, r3, #1
 8009546:	607a      	str	r2, [r7, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1f2      	bne.n	8009532 <mem_cpy+0x16>
}
 800954c:	bf00      	nop
 800954e:	371c      	adds	r7, #28
 8009550:	46bd      	mov	sp, r7
 8009552:	bc80      	pop	{r7}
 8009554:	4770      	bx	lr

08009556 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009556:	b480      	push	{r7}
 8009558:	b087      	sub	sp, #28
 800955a:	af00      	add	r7, sp, #0
 800955c:	60f8      	str	r0, [r7, #12]
 800955e:	60b9      	str	r1, [r7, #8]
 8009560:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8009566:	e005      	b.n	8009574 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	1c5a      	adds	r2, r3, #1
 800956c:	617a      	str	r2, [r7, #20]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	b2d2      	uxtb	r2, r2
 8009572:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	1e5a      	subs	r2, r3, #1
 8009578:	607a      	str	r2, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d1f4      	bne.n	8009568 <mem_set+0x12>
}
 800957e:	bf00      	nop
 8009580:	371c      	adds	r7, #28
 8009582:	46bd      	mov	sp, r7
 8009584:	bc80      	pop	{r7}
 8009586:	4770      	bx	lr

08009588 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8009588:	b480      	push	{r7}
 800958a:	b089      	sub	sp, #36	; 0x24
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	61fb      	str	r3, [r7, #28]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800959c:	2300      	movs	r3, #0
 800959e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80095a0:	bf00      	nop
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	1e5a      	subs	r2, r3, #1
 80095a6:	607a      	str	r2, [r7, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d00d      	beq.n	80095c8 <mem_cmp+0x40>
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	61fa      	str	r2, [r7, #28]
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	4619      	mov	r1, r3
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	61ba      	str	r2, [r7, #24]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	1acb      	subs	r3, r1, r3
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d0ec      	beq.n	80095a2 <mem_cmp+0x1a>
	return r;
 80095c8:	697b      	ldr	r3, [r7, #20]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3724      	adds	r7, #36	; 0x24
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bc80      	pop	{r7}
 80095d2:	4770      	bx	lr

080095d4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80095de:	e002      	b.n	80095e6 <chk_chr+0x12>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	3301      	adds	r3, #1
 80095e4:	607b      	str	r3, [r7, #4]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d005      	beq.n	80095fa <chk_chr+0x26>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	461a      	mov	r2, r3
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d1f2      	bne.n	80095e0 <chk_chr+0xc>
	return *str;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	781b      	ldrb	r3, [r3, #0]
}
 80095fe:	4618      	mov	r0, r3
 8009600:	370c      	adds	r7, #12
 8009602:	46bd      	mov	sp, r7
 8009604:	bc80      	pop	{r7}
 8009606:	4770      	bx	lr

08009608 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009612:	2300      	movs	r3, #0
 8009614:	60bb      	str	r3, [r7, #8]
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	60fb      	str	r3, [r7, #12]
 800961a:	e038      	b.n	800968e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800961c:	492f      	ldr	r1, [pc, #188]	; (80096dc <chk_lock+0xd4>)
 800961e:	68fa      	ldr	r2, [r7, #12]
 8009620:	4613      	mov	r3, r2
 8009622:	005b      	lsls	r3, r3, #1
 8009624:	4413      	add	r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	440b      	add	r3, r1
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d029      	beq.n	8009684 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009630:	492a      	ldr	r1, [pc, #168]	; (80096dc <chk_lock+0xd4>)
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	4613      	mov	r3, r2
 8009636:	005b      	lsls	r3, r3, #1
 8009638:	4413      	add	r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009646:	429a      	cmp	r2, r3
 8009648:	d11e      	bne.n	8009688 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800964a:	4924      	ldr	r1, [pc, #144]	; (80096dc <chk_lock+0xd4>)
 800964c:	68fa      	ldr	r2, [r7, #12]
 800964e:	4613      	mov	r3, r2
 8009650:	005b      	lsls	r3, r3, #1
 8009652:	4413      	add	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	440b      	add	r3, r1
 8009658:	3304      	adds	r3, #4
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009662:	429a      	cmp	r2, r3
 8009664:	d110      	bne.n	8009688 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8009666:	491d      	ldr	r1, [pc, #116]	; (80096dc <chk_lock+0xd4>)
 8009668:	68fa      	ldr	r2, [r7, #12]
 800966a:	4613      	mov	r3, r2
 800966c:	005b      	lsls	r3, r3, #1
 800966e:	4413      	add	r3, r2
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	440b      	add	r3, r1
 8009674:	3308      	adds	r3, #8
 8009676:	881a      	ldrh	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800967e:	429a      	cmp	r2, r3
 8009680:	d102      	bne.n	8009688 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8009682:	e007      	b.n	8009694 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8009684:	2301      	movs	r3, #1
 8009686:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	3301      	adds	r3, #1
 800968c:	60fb      	str	r3, [r7, #12]
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d9c3      	bls.n	800961c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2b02      	cmp	r3, #2
 8009698:	d109      	bne.n	80096ae <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d102      	bne.n	80096a6 <chk_lock+0x9e>
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d101      	bne.n	80096aa <chk_lock+0xa2>
 80096a6:	2300      	movs	r3, #0
 80096a8:	e013      	b.n	80096d2 <chk_lock+0xca>
 80096aa:	2312      	movs	r3, #18
 80096ac:	e011      	b.n	80096d2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d10b      	bne.n	80096cc <chk_lock+0xc4>
 80096b4:	4909      	ldr	r1, [pc, #36]	; (80096dc <chk_lock+0xd4>)
 80096b6:	68fa      	ldr	r2, [r7, #12]
 80096b8:	4613      	mov	r3, r2
 80096ba:	005b      	lsls	r3, r3, #1
 80096bc:	4413      	add	r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	440b      	add	r3, r1
 80096c2:	330a      	adds	r3, #10
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ca:	d101      	bne.n	80096d0 <chk_lock+0xc8>
 80096cc:	2310      	movs	r3, #16
 80096ce:	e000      	b.n	80096d2 <chk_lock+0xca>
 80096d0:	2300      	movs	r3, #0
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3714      	adds	r7, #20
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bc80      	pop	{r7}
 80096da:	4770      	bx	lr
 80096dc:	200003b4 	.word	0x200003b4

080096e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80096e6:	2300      	movs	r3, #0
 80096e8:	607b      	str	r3, [r7, #4]
 80096ea:	e002      	b.n	80096f2 <enq_lock+0x12>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	3301      	adds	r3, #1
 80096f0:	607b      	str	r3, [r7, #4]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d809      	bhi.n	800970c <enq_lock+0x2c>
 80096f8:	490a      	ldr	r1, [pc, #40]	; (8009724 <enq_lock+0x44>)
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	4613      	mov	r3, r2
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	440b      	add	r3, r1
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1ef      	bne.n	80096ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b02      	cmp	r3, #2
 8009710:	bf14      	ite	ne
 8009712:	2301      	movne	r3, #1
 8009714:	2300      	moveq	r3, #0
 8009716:	b2db      	uxtb	r3, r3
}
 8009718:	4618      	mov	r0, r3
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	bc80      	pop	{r7}
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	200003b4 	.word	0x200003b4

08009728 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009728:	b480      	push	{r7}
 800972a:	b085      	sub	sp, #20
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009732:	2300      	movs	r3, #0
 8009734:	60fb      	str	r3, [r7, #12]
 8009736:	e02b      	b.n	8009790 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8009738:	4955      	ldr	r1, [pc, #340]	; (8009890 <inc_lock+0x168>)
 800973a:	68fa      	ldr	r2, [r7, #12]
 800973c:	4613      	mov	r3, r2
 800973e:	005b      	lsls	r3, r3, #1
 8009740:	4413      	add	r3, r2
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	440b      	add	r3, r1
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800974e:	429a      	cmp	r2, r3
 8009750:	d11b      	bne.n	800978a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8009752:	494f      	ldr	r1, [pc, #316]	; (8009890 <inc_lock+0x168>)
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	4613      	mov	r3, r2
 8009758:	005b      	lsls	r3, r3, #1
 800975a:	4413      	add	r3, r2
 800975c:	009b      	lsls	r3, r3, #2
 800975e:	440b      	add	r3, r1
 8009760:	3304      	adds	r3, #4
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800976a:	429a      	cmp	r2, r3
 800976c:	d10d      	bne.n	800978a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800976e:	4948      	ldr	r1, [pc, #288]	; (8009890 <inc_lock+0x168>)
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	4613      	mov	r3, r2
 8009774:	005b      	lsls	r3, r3, #1
 8009776:	4413      	add	r3, r2
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	440b      	add	r3, r1
 800977c:	3308      	adds	r3, #8
 800977e:	881a      	ldrh	r2, [r3, #0]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8009786:	429a      	cmp	r2, r3
 8009788:	d006      	beq.n	8009798 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3301      	adds	r3, #1
 800978e:	60fb      	str	r3, [r7, #12]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d9d0      	bls.n	8009738 <inc_lock+0x10>
 8009796:	e000      	b.n	800979a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8009798:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b02      	cmp	r3, #2
 800979e:	d145      	bne.n	800982c <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]
 80097a4:	e002      	b.n	80097ac <inc_lock+0x84>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	3301      	adds	r3, #1
 80097aa:	60fb      	str	r3, [r7, #12]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d809      	bhi.n	80097c6 <inc_lock+0x9e>
 80097b2:	4937      	ldr	r1, [pc, #220]	; (8009890 <inc_lock+0x168>)
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	4613      	mov	r3, r2
 80097b8:	005b      	lsls	r3, r3, #1
 80097ba:	4413      	add	r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	440b      	add	r3, r1
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1ef      	bne.n	80097a6 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d101      	bne.n	80097d0 <inc_lock+0xa8>
 80097cc:	2300      	movs	r3, #0
 80097ce:	e05a      	b.n	8009886 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80097d6:	482e      	ldr	r0, [pc, #184]	; (8009890 <inc_lock+0x168>)
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	4613      	mov	r3, r2
 80097dc:	005b      	lsls	r3, r3, #1
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	4403      	add	r3, r0
 80097e4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80097ec:	4828      	ldr	r0, [pc, #160]	; (8009890 <inc_lock+0x168>)
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	4613      	mov	r3, r2
 80097f2:	005b      	lsls	r3, r3, #1
 80097f4:	4413      	add	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	4403      	add	r3, r0
 80097fa:	3304      	adds	r3, #4
 80097fc:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8009804:	4922      	ldr	r1, [pc, #136]	; (8009890 <inc_lock+0x168>)
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	4613      	mov	r3, r2
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	3308      	adds	r3, #8
 8009814:	4602      	mov	r2, r0
 8009816:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8009818:	491d      	ldr	r1, [pc, #116]	; (8009890 <inc_lock+0x168>)
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	4613      	mov	r3, r2
 800981e:	005b      	lsls	r3, r3, #1
 8009820:	4413      	add	r3, r2
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	440b      	add	r3, r1
 8009826:	330a      	adds	r3, #10
 8009828:	2200      	movs	r2, #0
 800982a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00c      	beq.n	800984c <inc_lock+0x124>
 8009832:	4917      	ldr	r1, [pc, #92]	; (8009890 <inc_lock+0x168>)
 8009834:	68fa      	ldr	r2, [r7, #12]
 8009836:	4613      	mov	r3, r2
 8009838:	005b      	lsls	r3, r3, #1
 800983a:	4413      	add	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	440b      	add	r3, r1
 8009840:	330a      	adds	r3, #10
 8009842:	881b      	ldrh	r3, [r3, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d001      	beq.n	800984c <inc_lock+0x124>
 8009848:	2300      	movs	r3, #0
 800984a:	e01c      	b.n	8009886 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d10b      	bne.n	800986a <inc_lock+0x142>
 8009852:	490f      	ldr	r1, [pc, #60]	; (8009890 <inc_lock+0x168>)
 8009854:	68fa      	ldr	r2, [r7, #12]
 8009856:	4613      	mov	r3, r2
 8009858:	005b      	lsls	r3, r3, #1
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	440b      	add	r3, r1
 8009860:	330a      	adds	r3, #10
 8009862:	881b      	ldrh	r3, [r3, #0]
 8009864:	3301      	adds	r3, #1
 8009866:	b299      	uxth	r1, r3
 8009868:	e001      	b.n	800986e <inc_lock+0x146>
 800986a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800986e:	4808      	ldr	r0, [pc, #32]	; (8009890 <inc_lock+0x168>)
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	4613      	mov	r3, r2
 8009874:	005b      	lsls	r3, r3, #1
 8009876:	4413      	add	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	4403      	add	r3, r0
 800987c:	330a      	adds	r3, #10
 800987e:	460a      	mov	r2, r1
 8009880:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	3301      	adds	r3, #1
}
 8009886:	4618      	mov	r0, r3
 8009888:	3714      	adds	r7, #20
 800988a:	46bd      	mov	sp, r7
 800988c:	bc80      	pop	{r7}
 800988e:	4770      	bx	lr
 8009890:	200003b4 	.word	0x200003b4

08009894 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009894:	b480      	push	{r7}
 8009896:	b085      	sub	sp, #20
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	3b01      	subs	r3, #1
 80098a0:	607b      	str	r3, [r7, #4]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d82e      	bhi.n	8009906 <dec_lock+0x72>
		n = Files[i].ctr;
 80098a8:	491b      	ldr	r1, [pc, #108]	; (8009918 <dec_lock+0x84>)
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	4613      	mov	r3, r2
 80098ae:	005b      	lsls	r3, r3, #1
 80098b0:	4413      	add	r3, r2
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	440b      	add	r3, r1
 80098b6:	330a      	adds	r3, #10
 80098b8:	881b      	ldrh	r3, [r3, #0]
 80098ba:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80098bc:	89fb      	ldrh	r3, [r7, #14]
 80098be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098c2:	d101      	bne.n	80098c8 <dec_lock+0x34>
 80098c4:	2300      	movs	r3, #0
 80098c6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80098c8:	89fb      	ldrh	r3, [r7, #14]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d002      	beq.n	80098d4 <dec_lock+0x40>
 80098ce:	89fb      	ldrh	r3, [r7, #14]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80098d4:	4910      	ldr	r1, [pc, #64]	; (8009918 <dec_lock+0x84>)
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	4613      	mov	r3, r2
 80098da:	005b      	lsls	r3, r3, #1
 80098dc:	4413      	add	r3, r2
 80098de:	009b      	lsls	r3, r3, #2
 80098e0:	440b      	add	r3, r1
 80098e2:	330a      	adds	r3, #10
 80098e4:	89fa      	ldrh	r2, [r7, #14]
 80098e6:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80098e8:	89fb      	ldrh	r3, [r7, #14]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d108      	bne.n	8009900 <dec_lock+0x6c>
 80098ee:	490a      	ldr	r1, [pc, #40]	; (8009918 <dec_lock+0x84>)
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	4613      	mov	r3, r2
 80098f4:	005b      	lsls	r3, r3, #1
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	2200      	movs	r2, #0
 80098fe:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009900:	2300      	movs	r3, #0
 8009902:	737b      	strb	r3, [r7, #13]
 8009904:	e001      	b.n	800990a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009906:	2302      	movs	r3, #2
 8009908:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800990a:	7b7b      	ldrb	r3, [r7, #13]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3714      	adds	r7, #20
 8009910:	46bd      	mov	sp, r7
 8009912:	bc80      	pop	{r7}
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	200003b4 	.word	0x200003b4

0800991c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009924:	2300      	movs	r3, #0
 8009926:	60fb      	str	r3, [r7, #12]
 8009928:	e016      	b.n	8009958 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800992a:	490f      	ldr	r1, [pc, #60]	; (8009968 <clear_lock+0x4c>)
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	4613      	mov	r3, r2
 8009930:	005b      	lsls	r3, r3, #1
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	429a      	cmp	r2, r3
 800993e:	d108      	bne.n	8009952 <clear_lock+0x36>
 8009940:	4909      	ldr	r1, [pc, #36]	; (8009968 <clear_lock+0x4c>)
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	4613      	mov	r3, r2
 8009946:	005b      	lsls	r3, r3, #1
 8009948:	4413      	add	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	440b      	add	r3, r1
 800994e:	2200      	movs	r2, #0
 8009950:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	3301      	adds	r3, #1
 8009956:	60fb      	str	r3, [r7, #12]
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2b01      	cmp	r3, #1
 800995c:	d9e5      	bls.n	800992a <clear_lock+0xe>
	}
}
 800995e:	bf00      	nop
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	bc80      	pop	{r7}
 8009966:	4770      	bx	lr
 8009968:	200003b4 	.word	0x200003b4

0800996c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b086      	sub	sp, #24
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009974:	2300      	movs	r3, #0
 8009976:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800997e:	2b00      	cmp	r3, #0
 8009980:	d038      	beq.n	80099f4 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8009988:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8009990:	6879      	ldr	r1, [r7, #4]
 8009992:	2301      	movs	r3, #1
 8009994:	697a      	ldr	r2, [r7, #20]
 8009996:	f009 f88f 	bl	8012ab8 <disk_write>
 800999a:	4603      	mov	r3, r0
 800999c:	2b00      	cmp	r3, #0
 800999e:	d002      	beq.n	80099a6 <sync_window+0x3a>
			res = FR_DISK_ERR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	73fb      	strb	r3, [r7, #15]
 80099a4:	e026      	b.n	80099f4 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	1ad2      	subs	r2, r2, r3
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80099be:	429a      	cmp	r2, r3
 80099c0:	d218      	bcs.n	80099f4 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80099c8:	613b      	str	r3, [r7, #16]
 80099ca:	e010      	b.n	80099ee <sync_window+0x82>
					wsect += fs->fsize;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80099d2:	697a      	ldr	r2, [r7, #20]
 80099d4:	4413      	add	r3, r2
 80099d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80099de:	6879      	ldr	r1, [r7, #4]
 80099e0:	2301      	movs	r3, #1
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	f009 f868 	bl	8012ab8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	3b01      	subs	r3, #1
 80099ec:	613b      	str	r3, [r7, #16]
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d8eb      	bhi.n	80099cc <sync_window+0x60>
				}
			}
		}
	}
	return res;
 80099f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3718      	adds	r7, #24
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b084      	sub	sp, #16
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d01b      	beq.n	8009a50 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f7ff ffa7 	bl	800996c <sync_window>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009a22:	7bfb      	ldrb	r3, [r7, #15]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d113      	bne.n	8009a50 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8009a2e:	6879      	ldr	r1, [r7, #4]
 8009a30:	2301      	movs	r3, #1
 8009a32:	683a      	ldr	r2, [r7, #0]
 8009a34:	f008 ffa6 	bl	8012984 <disk_read>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d004      	beq.n	8009a48 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a42:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009a44:	2301      	movs	r3, #1
 8009a46:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	683a      	ldr	r2, [r7, #0]
 8009a4c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8009a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}

08009a5a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8009a5a:	b580      	push	{r7, lr}
 8009a5c:	b084      	sub	sp, #16
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7ff ff82 	bl	800996c <sync_window>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f040 809b 	bne.w	8009baa <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009a7a:	2b03      	cmp	r3, #3
 8009a7c:	f040 8088 	bne.w	8009b90 <sync_fs+0x136>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	f040 8082 	bne.w	8009b90 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a92:	2100      	movs	r1, #0
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7ff fd5e 	bl	8009556 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2255      	movs	r2, #85	; 0x55
 8009a9e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	22aa      	movs	r2, #170	; 0xaa
 8009aa6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2252      	movs	r2, #82	; 0x52
 8009aae:	701a      	strb	r2, [r3, #0]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2252      	movs	r2, #82	; 0x52
 8009ab4:	705a      	strb	r2, [r3, #1]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2261      	movs	r2, #97	; 0x61
 8009aba:	709a      	strb	r2, [r3, #2]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2241      	movs	r2, #65	; 0x41
 8009ac0:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2272      	movs	r2, #114	; 0x72
 8009ac6:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2272      	movs	r2, #114	; 0x72
 8009ace:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2241      	movs	r2, #65	; 0x41
 8009ad6:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2261      	movs	r2, #97	; 0x61
 8009ade:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	0a1b      	lsrs	r3, r3, #8
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009b0a:	0c1b      	lsrs	r3, r3, #16
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009b1a:	0e1b      	lsrs	r3, r3, #24
 8009b1c:	b2da      	uxtb	r2, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009b2a:	b2da      	uxtb	r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	0a1b      	lsrs	r3, r3, #8
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009b4c:	0c1b      	lsrs	r3, r3, #16
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009b5c:	0e1b      	lsrs	r3, r3, #24
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8009b6c:	1c5a      	adds	r2, r3, #1
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8009b7a:	6879      	ldr	r1, [r7, #4]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8009b82:	2301      	movs	r3, #1
 8009b84:	f008 ff98 	bl	8012ab8 <disk_write>
			fs->fsi_flag = 0;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009b96:	2200      	movs	r2, #0
 8009b98:	2100      	movs	r1, #0
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f009 f838 	bl	8012c10 <disk_ioctl>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d001      	beq.n	8009baa <sync_fs+0x150>
			res = FR_DISK_ERR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3710      	adds	r7, #16
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b083      	sub	sp, #12
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	3b02      	subs	r3, #2
 8009bc2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009bca:	1e9a      	subs	r2, r3, #2
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d801      	bhi.n	8009bd6 <clust2sect+0x22>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	e00a      	b.n	8009bec <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8009bdc:	461a      	mov	r2, r3
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	fb03 f202 	mul.w	r2, r3, r2
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8009bea:	4413      	add	r3, r2
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	370c      	adds	r7, #12
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bc80      	pop	{r7}
 8009bf4:	4770      	bx	lr

08009bf6 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b086      	sub	sp, #24
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d905      	bls.n	8009c12 <get_fat+0x1c>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d802      	bhi.n	8009c18 <get_fat+0x22>
		val = 1;	/* Internal error */
 8009c12:	2301      	movs	r3, #1
 8009c14:	617b      	str	r3, [r7, #20]
 8009c16:	e0a0      	b.n	8009d5a <get_fat+0x164>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009c18:	f04f 33ff 	mov.w	r3, #4294967295
 8009c1c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d044      	beq.n	8009cb2 <get_fat+0xbc>
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d063      	beq.n	8009cf4 <get_fat+0xfe>
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	f040 808a 	bne.w	8009d46 <get_fat+0x150>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	613b      	str	r3, [r7, #16]
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	085b      	lsrs	r3, r3, #1
 8009c3a:	693a      	ldr	r2, [r7, #16]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	613b      	str	r3, [r7, #16]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	0a5b      	lsrs	r3, r3, #9
 8009c4a:	4413      	add	r3, r2
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f7ff fed5 	bl	80099fe <move_window>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d178      	bne.n	8009d4c <get_fat+0x156>
			wc = fs->win.d8[bc++ % SS(fs)];
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	1c5a      	adds	r2, r3, #1
 8009c5e:	613a      	str	r2, [r7, #16]
 8009c60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c64:	687a      	ldr	r2, [r7, #4]
 8009c66:	5cd3      	ldrb	r3, [r2, r3]
 8009c68:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	0a5b      	lsrs	r3, r3, #9
 8009c74:	4413      	add	r3, r2
 8009c76:	4619      	mov	r1, r3
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f7ff fec0 	bl	80099fe <move_window>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d165      	bne.n	8009d50 <get_fat+0x15a>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	5cd3      	ldrb	r3, [r2, r3]
 8009c8e:	021b      	lsls	r3, r3, #8
 8009c90:	461a      	mov	r2, r3
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	4313      	orrs	r3, r2
 8009c96:	60fb      	str	r3, [r7, #12]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <get_fat+0xb2>
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	091b      	lsrs	r3, r3, #4
 8009ca6:	e002      	b.n	8009cae <get_fat+0xb8>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009cae:	617b      	str	r3, [r7, #20]
			break;
 8009cb0:	e053      	b.n	8009d5a <get_fat+0x164>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	0a1b      	lsrs	r3, r3, #8
 8009cbc:	4413      	add	r3, r2
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f7ff fe9c 	bl	80099fe <move_window>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d143      	bne.n	8009d54 <get_fat+0x15e>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	005b      	lsls	r3, r3, #1
 8009cd0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	4413      	add	r3, r2
 8009cd8:	60bb      	str	r3, [r7, #8]
			val = LD_WORD(p);
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	3301      	adds	r3, #1
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	021b      	lsls	r3, r3, #8
 8009ce2:	b21a      	sxth	r2, r3
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	b21b      	sxth	r3, r3
 8009cea:	4313      	orrs	r3, r2
 8009cec:	b21b      	sxth	r3, r3
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	617b      	str	r3, [r7, #20]
			break;
 8009cf2:	e032      	b.n	8009d5a <get_fat+0x164>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	09db      	lsrs	r3, r3, #7
 8009cfe:	4413      	add	r3, r2
 8009d00:	4619      	mov	r1, r3
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f7ff fe7b 	bl	80099fe <move_window>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d124      	bne.n	8009d58 <get_fat+0x162>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	4413      	add	r3, r2
 8009d1a:	60bb      	str	r3, [r7, #8]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	3303      	adds	r3, #3
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	061a      	lsls	r2, r3, #24
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	3302      	adds	r3, #2
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	041b      	lsls	r3, r3, #16
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	68ba      	ldr	r2, [r7, #8]
 8009d30:	3201      	adds	r2, #1
 8009d32:	7812      	ldrb	r2, [r2, #0]
 8009d34:	0212      	lsls	r2, r2, #8
 8009d36:	4313      	orrs	r3, r2
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	7812      	ldrb	r2, [r2, #0]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009d42:	617b      	str	r3, [r7, #20]
			break;
 8009d44:	e009      	b.n	8009d5a <get_fat+0x164>

		default:
			val = 1;	/* Internal error */
 8009d46:	2301      	movs	r3, #1
 8009d48:	617b      	str	r3, [r7, #20]
 8009d4a:	e006      	b.n	8009d5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d4c:	bf00      	nop
 8009d4e:	e004      	b.n	8009d5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d50:	bf00      	nop
 8009d52:	e002      	b.n	8009d5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009d54:	bf00      	nop
 8009d56:	e000      	b.n	8009d5a <get_fat+0x164>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009d58:	bf00      	nop
		}
	}

	return val;
 8009d5a:	697b      	ldr	r3, [r7, #20]
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3718      	adds	r7, #24
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b088      	sub	sp, #32
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d905      	bls.n	8009d82 <put_fat+0x1e>
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d802      	bhi.n	8009d88 <put_fat+0x24>
		res = FR_INT_ERR;
 8009d82:	2302      	movs	r3, #2
 8009d84:	77fb      	strb	r3, [r7, #31]
 8009d86:	e0f3      	b.n	8009f70 <put_fat+0x20c>

	} else {
		switch (fs->fs_type) {
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d074      	beq.n	8009e7c <put_fat+0x118>
 8009d92:	2b03      	cmp	r3, #3
 8009d94:	f000 8099 	beq.w	8009eca <put_fat+0x166>
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	f040 80df 	bne.w	8009f5c <put_fat+0x1f8>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	61bb      	str	r3, [r7, #24]
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	085b      	lsrs	r3, r3, #1
 8009da6:	69ba      	ldr	r2, [r7, #24]
 8009da8:	4413      	add	r3, r2
 8009daa:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	0a5b      	lsrs	r3, r3, #9
 8009db6:	4413      	add	r3, r2
 8009db8:	4619      	mov	r1, r3
 8009dba:	68f8      	ldr	r0, [r7, #12]
 8009dbc:	f7ff fe1f 	bl	80099fe <move_window>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009dc4:	7ffb      	ldrb	r3, [r7, #31]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f040 80cb 	bne.w	8009f62 <put_fat+0x1fe>
			p = &fs->win.d8[bc++ % SS(fs)];
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	1c5a      	adds	r2, r3, #1
 8009dd0:	61ba      	str	r2, [r7, #24]
 8009dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dd6:	68fa      	ldr	r2, [r7, #12]
 8009dd8:	4413      	add	r3, r2
 8009dda:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	f003 0301 	and.w	r3, r3, #1
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00d      	beq.n	8009e02 <put_fat+0x9e>
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	b25b      	sxtb	r3, r3
 8009dec:	f003 030f 	and.w	r3, r3, #15
 8009df0:	b25a      	sxtb	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	011b      	lsls	r3, r3, #4
 8009df8:	b25b      	sxtb	r3, r3
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	b25b      	sxtb	r3, r3
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	e001      	b.n	8009e06 <put_fat+0xa2>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	697a      	ldr	r2, [r7, #20]
 8009e08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	0a5b      	lsrs	r3, r3, #9
 8009e1c:	4413      	add	r3, r2
 8009e1e:	4619      	mov	r1, r3
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f7ff fdec 	bl	80099fe <move_window>
 8009e26:	4603      	mov	r3, r0
 8009e28:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009e2a:	7ffb      	ldrb	r3, [r7, #31]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f040 809a 	bne.w	8009f66 <put_fat+0x202>
			p = &fs->win.d8[bc % SS(fs)];
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e38:	68fa      	ldr	r2, [r7, #12]
 8009e3a:	4413      	add	r3, r2
 8009e3c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d003      	beq.n	8009e50 <put_fat+0xec>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	091b      	lsrs	r3, r3, #4
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	e00e      	b.n	8009e6e <put_fat+0x10a>
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	b25b      	sxtb	r3, r3
 8009e56:	f023 030f 	bic.w	r3, r3, #15
 8009e5a:	b25a      	sxtb	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	0a1b      	lsrs	r3, r3, #8
 8009e60:	b25b      	sxtb	r3, r3
 8009e62:	f003 030f 	and.w	r3, r3, #15
 8009e66:	b25b      	sxtb	r3, r3
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	b25b      	sxtb	r3, r3
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2201      	movs	r2, #1
 8009e76:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8009e7a:	e079      	b.n	8009f70 <put_fat+0x20c>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	0a1b      	lsrs	r3, r3, #8
 8009e86:	4413      	add	r3, r2
 8009e88:	4619      	mov	r1, r3
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f7ff fdb7 	bl	80099fe <move_window>
 8009e90:	4603      	mov	r3, r0
 8009e92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009e94:	7ffb      	ldrb	r3, [r7, #31]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d167      	bne.n	8009f6a <put_fat+0x206>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	005b      	lsls	r3, r3, #1
 8009e9e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	b2da      	uxtb	r2, r3
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	701a      	strb	r2, [r3, #0]
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	b292      	uxth	r2, r2
 8009eb8:	0a12      	lsrs	r2, r2, #8
 8009eba:	b292      	uxth	r2, r2
 8009ebc:	b2d2      	uxtb	r2, r2
 8009ebe:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8009ec8:	e052      	b.n	8009f70 <put_fat+0x20c>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	09db      	lsrs	r3, r3, #7
 8009ed4:	4413      	add	r3, r2
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f7ff fd90 	bl	80099fe <move_window>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009ee2:	7ffb      	ldrb	r3, [r7, #31]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d142      	bne.n	8009f6e <put_fat+0x20a>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	009b      	lsls	r3, r3, #2
 8009eec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	3303      	adds	r3, #3
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	061a      	lsls	r2, r3, #24
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	3302      	adds	r3, #2
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	041b      	lsls	r3, r3, #16
 8009f06:	4313      	orrs	r3, r2
 8009f08:	697a      	ldr	r2, [r7, #20]
 8009f0a:	3201      	adds	r2, #1
 8009f0c:	7812      	ldrb	r2, [r2, #0]
 8009f0e:	0212      	lsls	r2, r2, #8
 8009f10:	4313      	orrs	r3, r2
 8009f12:	697a      	ldr	r2, [r7, #20]
 8009f14:	7812      	ldrb	r2, [r2, #0]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	b2da      	uxtb	r2, r3
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	701a      	strb	r2, [r3, #0]
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	b292      	uxth	r2, r2
 8009f32:	0a12      	lsrs	r2, r2, #8
 8009f34:	b292      	uxth	r2, r2
 8009f36:	b2d2      	uxtb	r2, r2
 8009f38:	701a      	strb	r2, [r3, #0]
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	3302      	adds	r3, #2
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	0c12      	lsrs	r2, r2, #16
 8009f42:	b2d2      	uxtb	r2, r2
 8009f44:	701a      	strb	r2, [r3, #0]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	3303      	adds	r3, #3
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	0e12      	lsrs	r2, r2, #24
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8009f5a:	e009      	b.n	8009f70 <put_fat+0x20c>

		default :
			res = FR_INT_ERR;
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	77fb      	strb	r3, [r7, #31]
 8009f60:	e006      	b.n	8009f70 <put_fat+0x20c>
			if (res != FR_OK) break;
 8009f62:	bf00      	nop
 8009f64:	e004      	b.n	8009f70 <put_fat+0x20c>
			if (res != FR_OK) break;
 8009f66:	bf00      	nop
 8009f68:	e002      	b.n	8009f70 <put_fat+0x20c>
			if (res != FR_OK) break;
 8009f6a:	bf00      	nop
 8009f6c:	e000      	b.n	8009f70 <put_fat+0x20c>
			if (res != FR_OK) break;
 8009f6e:	bf00      	nop
		}
	}

	return res;
 8009f70:	7ffb      	ldrb	r3, [r7, #31]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3720      	adds	r7, #32
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b084      	sub	sp, #16
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d905      	bls.n	8009f96 <remove_chain+0x1c>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d802      	bhi.n	8009f9c <remove_chain+0x22>
		res = FR_INT_ERR;
 8009f96:	2302      	movs	r3, #2
 8009f98:	73fb      	strb	r3, [r7, #15]
 8009f9a:	e043      	b.n	800a024 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8009fa0:	e036      	b.n	800a010 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8009fa2:	6839      	ldr	r1, [r7, #0]
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f7ff fe26 	bl	8009bf6 <get_fat>
 8009faa:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d035      	beq.n	800a01e <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d102      	bne.n	8009fbe <remove_chain+0x44>
 8009fb8:	2302      	movs	r3, #2
 8009fba:	73fb      	strb	r3, [r7, #15]
 8009fbc:	e032      	b.n	800a024 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc4:	d102      	bne.n	8009fcc <remove_chain+0x52>
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	73fb      	strb	r3, [r7, #15]
 8009fca:	e02b      	b.n	800a024 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8009fcc:	2200      	movs	r2, #0
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f7ff fec7 	bl	8009d64 <put_fat>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8009fda:	7bfb      	ldrb	r3, [r7, #15]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d120      	bne.n	800a022 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fea:	d00f      	beq.n	800a00c <remove_chain+0x92>
				fs->free_clust++;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009ff2:	1c5a      	adds	r2, r3, #1
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800a000:	f043 0301 	orr.w	r3, r3, #1
 800a004:	b2da      	uxtb	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d8c2      	bhi.n	8009fa2 <remove_chain+0x28>
 800a01c:	e002      	b.n	800a024 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800a01e:	bf00      	nop
 800a020:	e000      	b.n	800a024 <remove_chain+0xaa>
			if (res != FR_OK) break;
 800a022:	bf00      	nop
		}
	}

	return res;
 800a024:	7bfb      	ldrb	r3, [r7, #15]
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}

0800a02e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b086      	sub	sp, #24
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d10f      	bne.n	800a05e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a044:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d005      	beq.n	800a058 <create_chain+0x2a>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	429a      	cmp	r2, r3
 800a056:	d81c      	bhi.n	800a092 <create_chain+0x64>
 800a058:	2301      	movs	r3, #1
 800a05a:	613b      	str	r3, [r7, #16]
 800a05c:	e019      	b.n	800a092 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800a05e:	6839      	ldr	r1, [r7, #0]
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7ff fdc8 	bl	8009bf6 <get_fat>
 800a066:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d801      	bhi.n	800a072 <create_chain+0x44>
 800a06e:	2301      	movs	r3, #1
 800a070:	e076      	b.n	800a160 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a078:	d101      	bne.n	800a07e <create_chain+0x50>
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	e070      	b.n	800a160 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	429a      	cmp	r2, r3
 800a088:	d901      	bls.n	800a08e <create_chain+0x60>
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	e068      	b.n	800a160 <create_chain+0x132>
		scl = clst;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	3301      	adds	r3, #1
 800a09a:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d807      	bhi.n	800a0b8 <create_chain+0x8a>
			ncl = 2;
 800a0a8:	2302      	movs	r3, #2
 800a0aa:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800a0ac:	697a      	ldr	r2, [r7, #20]
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d901      	bls.n	800a0b8 <create_chain+0x8a>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e053      	b.n	800a160 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800a0b8:	6979      	ldr	r1, [r7, #20]
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7ff fd9b 	bl	8009bf6 <get_fat>
 800a0c0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d00e      	beq.n	800a0e6 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ce:	d002      	beq.n	800a0d6 <create_chain+0xa8>
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d101      	bne.n	800a0da <create_chain+0xac>
			return cs;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	e042      	b.n	800a160 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800a0da:	697a      	ldr	r2, [r7, #20]
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d1d9      	bne.n	800a096 <create_chain+0x68>
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	e03c      	b.n	800a160 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800a0e6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800a0e8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800a0ec:	6979      	ldr	r1, [r7, #20]
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f7ff fe38 	bl	8009d64 <put_fat>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800a0f8:	7bfb      	ldrb	r3, [r7, #15]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d109      	bne.n	800a112 <create_chain+0xe4>
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d006      	beq.n	800a112 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800a104:	697a      	ldr	r2, [r7, #20]
 800a106:	6839      	ldr	r1, [r7, #0]
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f7ff fe2b 	bl	8009d64 <put_fat>
 800a10e:	4603      	mov	r3, r0
 800a110:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800a112:	7bfb      	ldrb	r3, [r7, #15]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d11a      	bne.n	800a14e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	697a      	ldr	r2, [r7, #20]
 800a11c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a12a:	d018      	beq.n	800a15e <create_chain+0x130>
			fs->free_clust--;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a132:	1e5a      	subs	r2, r3, #1
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800a140:	f043 0301 	orr.w	r3, r3, #1
 800a144:	b2da      	uxtb	r2, r3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800a14c:	e007      	b.n	800a15e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d102      	bne.n	800a15a <create_chain+0x12c>
 800a154:	f04f 33ff 	mov.w	r3, #4294967295
 800a158:	e000      	b.n	800a15c <create_chain+0x12e>
 800a15a:	2301      	movs	r3, #1
 800a15c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800a15e:	697b      	ldr	r3, [r7, #20]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800a168:	b480      	push	{r7}
 800a16a:	b087      	sub	sp, #28
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800a178:	3304      	adds	r3, #4
 800a17a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	0a5b      	lsrs	r3, r3, #9
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800a186:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800a18a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a18e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	1d1a      	adds	r2, r3, #4
 800a194:	613a      	str	r2, [r7, #16]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d101      	bne.n	800a1a4 <clmt_clust+0x3c>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	e010      	b.n	800a1c6 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800a1a4:	697a      	ldr	r2, [r7, #20]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d307      	bcc.n	800a1bc <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800a1ac:	697a      	ldr	r2, [r7, #20]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	617b      	str	r3, [r7, #20]
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	3304      	adds	r3, #4
 800a1b8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a1ba:	e7e9      	b.n	800a190 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800a1bc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	4413      	add	r3, r2
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	371c      	adds	r7, #28
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bc80      	pop	{r7}
 800a1ce:	4770      	bx	lr

0800a1d0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b086      	sub	sp, #24
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
 800a1d8:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	b29a      	uxth	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a1ea:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d007      	beq.n	800a202 <dir_sdi+0x32>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a1f8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d801      	bhi.n	800a206 <dir_sdi+0x36>
		return FR_INT_ERR;
 800a202:	2302      	movs	r3, #2
 800a204:	e074      	b.n	800a2f0 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d10c      	bne.n	800a226 <dir_sdi+0x56>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a212:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a216:	2b03      	cmp	r3, #3
 800a218:	d105      	bne.n	800a226 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a220:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800a224:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d111      	bne.n	800a250 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a232:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800a236:	461a      	mov	r2, r3
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d801      	bhi.n	800a242 <dir_sdi+0x72>
			return FR_INT_ERR;
 800a23e:	2302      	movs	r3, #2
 800a240:	e056      	b.n	800a2f0 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a248:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800a24c:	613b      	str	r3, [r7, #16]
 800a24e:	e032      	b.n	800a2b6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a256:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a25a:	011b      	lsls	r3, r3, #4
 800a25c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800a25e:	e01e      	b.n	800a29e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a266:	6979      	ldr	r1, [r7, #20]
 800a268:	4618      	mov	r0, r3
 800a26a:	f7ff fcc4 	bl	8009bf6 <get_fat>
 800a26e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a276:	d101      	bne.n	800a27c <dir_sdi+0xac>
 800a278:	2301      	movs	r3, #1
 800a27a:	e039      	b.n	800a2f0 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d907      	bls.n	800a292 <dir_sdi+0xc2>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a288:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d801      	bhi.n	800a296 <dir_sdi+0xc6>
				return FR_INT_ERR;
 800a292:	2302      	movs	r3, #2
 800a294:	e02c      	b.n	800a2f0 <dir_sdi+0x120>
			idx -= ic;
 800a296:	683a      	ldr	r2, [r7, #0]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	1ad3      	subs	r3, r2, r3
 800a29c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d2dc      	bcs.n	800a260 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a2ac:	6979      	ldr	r1, [r7, #20]
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7ff fc80 	bl	8009bb4 <clust2sect>
 800a2b4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	697a      	ldr	r2, [r7, #20]
 800a2ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d101      	bne.n	800a2c8 <dir_sdi+0xf8>
 800a2c4:	2302      	movs	r3, #2
 800a2c6:	e013      	b.n	800a2f0 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	091a      	lsrs	r2, r3, #4
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	441a      	add	r2, r3
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a2dc:	461a      	mov	r2, r3
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	f003 030f 	and.w	r3, r3, #15
 800a2e4:	015b      	lsls	r3, r3, #5
 800a2e6:	441a      	add	r2, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800a2ee:	2300      	movs	r3, #0
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3718      	adds	r7, #24
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}

0800a2f8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a2f8:	b590      	push	{r4, r7, lr}
 800a2fa:	b087      	sub	sp, #28
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800a308:	3301      	adds	r3, #1
 800a30a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	b29b      	uxth	r3, r3
 800a310:	2b00      	cmp	r3, #0
 800a312:	d004      	beq.n	800a31e <dir_next+0x26>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d101      	bne.n	800a322 <dir_next+0x2a>
		return FR_NO_FILE;
 800a31e:	2304      	movs	r3, #4
 800a320:	e0dd      	b.n	800a4de <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f003 030f 	and.w	r3, r3, #15
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f040 80c6 	bne.w	800a4ba <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a334:	1c5a      	adds	r2, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a342:	2b00      	cmp	r3, #0
 800a344:	d10b      	bne.n	800a35e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a34c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800a350:	461a      	mov	r2, r3
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	429a      	cmp	r2, r3
 800a356:	f200 80b0 	bhi.w	800a4ba <dir_next+0x1c2>
				return FR_NO_FILE;
 800a35a:	2304      	movs	r3, #4
 800a35c:	e0bf      	b.n	800a4de <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	091b      	lsrs	r3, r3, #4
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800a368:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800a36c:	3a01      	subs	r2, #1
 800a36e:	4013      	ands	r3, r2
 800a370:	2b00      	cmp	r3, #0
 800a372:	f040 80a2 	bne.w	800a4ba <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a382:	4619      	mov	r1, r3
 800a384:	4610      	mov	r0, r2
 800a386:	f7ff fc36 	bl	8009bf6 <get_fat>
 800a38a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d801      	bhi.n	800a396 <dir_next+0x9e>
 800a392:	2302      	movs	r3, #2
 800a394:	e0a3      	b.n	800a4de <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a39c:	d101      	bne.n	800a3a2 <dir_next+0xaa>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	e09d      	b.n	800a4de <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a3a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d874      	bhi.n	800a49c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d101      	bne.n	800a3bc <dir_next+0xc4>
 800a3b8:	2304      	movs	r3, #4
 800a3ba:	e090      	b.n	800a4de <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	f7ff fe2f 	bl	800a02e <create_chain>
 800a3d0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a3d2:	697b      	ldr	r3, [r7, #20]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d101      	bne.n	800a3dc <dir_next+0xe4>
 800a3d8:	2307      	movs	r3, #7
 800a3da:	e080      	b.n	800a4de <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800a3dc:	697b      	ldr	r3, [r7, #20]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d101      	bne.n	800a3e6 <dir_next+0xee>
 800a3e2:	2302      	movs	r3, #2
 800a3e4:	e07b      	b.n	800a4de <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ec:	d101      	bne.n	800a3f2 <dir_next+0xfa>
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e075      	b.n	800a4de <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f7ff fab7 	bl	800996c <sync_window>
 800a3fe:	4603      	mov	r3, r0
 800a400:	2b00      	cmp	r3, #0
 800a402:	d001      	beq.n	800a408 <dir_next+0x110>
 800a404:	2301      	movs	r3, #1
 800a406:	e06a      	b.n	800a4de <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a40e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a412:	2100      	movs	r1, #0
 800a414:	4618      	mov	r0, r3
 800a416:	f7ff f89e 	bl	8009556 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a426:	6979      	ldr	r1, [r7, #20]
 800a428:	4618      	mov	r0, r3
 800a42a:	f7ff fbc3 	bl	8009bb4 <clust2sect>
 800a42e:	4603      	mov	r3, r0
 800a430:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a434:	2300      	movs	r3, #0
 800a436:	613b      	str	r3, [r7, #16]
 800a438:	e01b      	b.n	800a472 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7ff fa8d 	bl	800996c <sync_window>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d001      	beq.n	800a45c <dir_next+0x164>
 800a458:	2301      	movs	r3, #1
 800a45a:	e040      	b.n	800a4de <dir_next+0x1e6>
						dp->fs->winsect++;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a462:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800a466:	3201      	adds	r2, #1
 800a468:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	3301      	adds	r3, #1
 800a470:	613b      	str	r3, [r7, #16]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a478:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a47c:	461a      	mov	r2, r3
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	429a      	cmp	r2, r3
 800a482:	d8da      	bhi.n	800a43a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800a490:	f8d2 122c 	ldr.w	r1, [r2, #556]	; 0x22c
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	1a8a      	subs	r2, r1, r2
 800a498:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a4aa:	6979      	ldr	r1, [r7, #20]
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f7ff fb81 	bl	8009bb4 <clust2sect>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	b29a      	uxth	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f003 030f 	and.w	r3, r3, #15
 800a4d2:	015b      	lsls	r3, r3, #5
 800a4d4:	441a      	add	r2, r3
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	371c      	adds	r7, #28
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd90      	pop	{r4, r7, pc}

0800a4e6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
 800a4ee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7ff fe6c 	bl	800a1d0 <dir_sdi>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a4fc:	7bfb      	ldrb	r3, [r7, #15]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d131      	bne.n	800a566 <dir_alloc+0x80>
		n = 0;
 800a502:	2300      	movs	r3, #0
 800a504:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a512:	4619      	mov	r1, r3
 800a514:	4610      	mov	r0, r2
 800a516:	f7ff fa72 	bl	80099fe <move_window>
 800a51a:	4603      	mov	r3, r0
 800a51c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800a51e:	7bfb      	ldrb	r3, [r7, #15]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d11f      	bne.n	800a564 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	2be5      	cmp	r3, #229	; 0xe5
 800a52e:	d005      	beq.n	800a53c <dir_alloc+0x56>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d107      	bne.n	800a54c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	3301      	adds	r3, #1
 800a540:	60bb      	str	r3, [r7, #8]
 800a542:	68ba      	ldr	r2, [r7, #8]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	429a      	cmp	r2, r3
 800a548:	d102      	bne.n	800a550 <dir_alloc+0x6a>
 800a54a:	e00c      	b.n	800a566 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a54c:	2300      	movs	r3, #0
 800a54e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800a550:	2101      	movs	r1, #1
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f7ff fed0 	bl	800a2f8 <dir_next>
 800a558:	4603      	mov	r3, r0
 800a55a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800a55c:	7bfb      	ldrb	r3, [r7, #15]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d0d1      	beq.n	800a506 <dir_alloc+0x20>
 800a562:	e000      	b.n	800a566 <dir_alloc+0x80>
			if (res != FR_OK) break;
 800a564:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	2b04      	cmp	r3, #4
 800a56a:	d101      	bne.n	800a570 <dir_alloc+0x8a>
 800a56c:	2307      	movs	r3, #7
 800a56e:	73fb      	strb	r3, [r7, #15]
	return res;
 800a570:	7bfb      	ldrb	r3, [r7, #15]
}
 800a572:	4618      	mov	r0, r3
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}

0800a57a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800a57a:	b480      	push	{r7}
 800a57c:	b085      	sub	sp, #20
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
 800a582:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	331b      	adds	r3, #27
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	021b      	lsls	r3, r3, #8
 800a58c:	b21a      	sxth	r2, r3
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	331a      	adds	r3, #26
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	b21b      	sxth	r3, r3
 800a596:	4313      	orrs	r3, r2
 800a598:	b21b      	sxth	r3, r3
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a5a4:	2b03      	cmp	r3, #3
 800a5a6:	d10f      	bne.n	800a5c8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	3315      	adds	r3, #21
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	021b      	lsls	r3, r3, #8
 800a5b0:	b21a      	sxth	r2, r3
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	3314      	adds	r3, #20
 800a5b6:	781b      	ldrb	r3, [r3, #0]
 800a5b8:	b21b      	sxth	r3, r3
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	b21b      	sxth	r3, r3
 800a5be:	b29b      	uxth	r3, r3
 800a5c0:	041b      	lsls	r3, r3, #16
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	60fb      	str	r3, [r7, #12]

	return cl;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bc80      	pop	{r7}
 800a5d2:	4770      	bx	lr

0800a5d4 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b083      	sub	sp, #12
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	331a      	adds	r3, #26
 800a5e2:	683a      	ldr	r2, [r7, #0]
 800a5e4:	b2d2      	uxtb	r2, r2
 800a5e6:	701a      	strb	r2, [r3, #0]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	331b      	adds	r3, #27
 800a5ec:	683a      	ldr	r2, [r7, #0]
 800a5ee:	b292      	uxth	r2, r2
 800a5f0:	0a12      	lsrs	r2, r2, #8
 800a5f2:	b292      	uxth	r2, r2
 800a5f4:	b2d2      	uxtb	r2, r2
 800a5f6:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	3314      	adds	r3, #20
 800a5fc:	683a      	ldr	r2, [r7, #0]
 800a5fe:	0c12      	lsrs	r2, r2, #16
 800a600:	b2d2      	uxtb	r2, r2
 800a602:	701a      	strb	r2, [r3, #0]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	3315      	adds	r3, #21
 800a608:	683a      	ldr	r2, [r7, #0]
 800a60a:	0c12      	lsrs	r2, r2, #16
 800a60c:	b292      	uxth	r2, r2
 800a60e:	0a12      	lsrs	r2, r2, #8
 800a610:	b292      	uxth	r2, r2
 800a612:	b2d2      	uxtb	r2, r2
 800a614:	701a      	strb	r2, [r3, #0]
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bc80      	pop	{r7}
 800a61e:	4770      	bx	lr

0800a620 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b086      	sub	sp, #24
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a628:	2100      	movs	r1, #0
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f7ff fdd0 	bl	800a1d0 <dir_sdi>
 800a630:	4603      	mov	r3, r0
 800a632:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a634:	7dfb      	ldrb	r3, [r7, #23]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d001      	beq.n	800a63e <dir_find+0x1e>
 800a63a:	7dfb      	ldrb	r3, [r7, #23]
 800a63c:	e03b      	b.n	800a6b6 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a64a:	4619      	mov	r1, r3
 800a64c:	4610      	mov	r0, r2
 800a64e:	f7ff f9d6 	bl	80099fe <move_window>
 800a652:	4603      	mov	r3, r0
 800a654:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a656:	7dfb      	ldrb	r3, [r7, #23]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d128      	bne.n	800a6ae <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a662:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800a664:	693b      	ldr	r3, [r7, #16]
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d102      	bne.n	800a676 <dir_find+0x56>
 800a670:	2304      	movs	r3, #4
 800a672:	75fb      	strb	r3, [r7, #23]
 800a674:	e01e      	b.n	800a6b4 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	330b      	adds	r3, #11
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	f003 0308 	and.w	r3, r3, #8
 800a680:	2b00      	cmp	r3, #0
 800a682:	d10a      	bne.n	800a69a <dir_find+0x7a>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a68a:	220b      	movs	r2, #11
 800a68c:	4619      	mov	r1, r3
 800a68e:	6938      	ldr	r0, [r7, #16]
 800a690:	f7fe ff7a 	bl	8009588 <mem_cmp>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00b      	beq.n	800a6b2 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800a69a:	2100      	movs	r1, #0
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f7ff fe2b 	bl	800a2f8 <dir_next>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a6a6:	7dfb      	ldrb	r3, [r7, #23]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d0c8      	beq.n	800a63e <dir_find+0x1e>
 800a6ac:	e002      	b.n	800a6b4 <dir_find+0x94>
		if (res != FR_OK) break;
 800a6ae:	bf00      	nop
 800a6b0:	e000      	b.n	800a6b4 <dir_find+0x94>
			break;
 800a6b2:	bf00      	nop

	return res;
 800a6b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3718      	adds	r7, #24
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b084      	sub	sp, #16
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a6c6:	2101      	movs	r1, #1
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f7ff ff0c 	bl	800a4e6 <dir_alloc>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d126      	bne.n	800a726 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	4610      	mov	r0, r2
 800a6e8:	f7ff f989 	bl	80099fe <move_window>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a6f0:	7bfb      	ldrb	r3, [r7, #15]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d117      	bne.n	800a726 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a6fc:	2220      	movs	r2, #32
 800a6fe:	2100      	movs	r1, #0
 800a700:	4618      	mov	r0, r3
 800a702:	f7fe ff28 	bl	8009556 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a712:	220b      	movs	r2, #11
 800a714:	4619      	mov	r1, r3
 800a716:	f7fe ff01 	bl	800951c <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a720:	2201      	movs	r2, #1
 800a722:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800a726:	7bfb      	ldrb	r3, [r7, #15]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b088      	sub	sp, #32
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	60fb      	str	r3, [r7, #12]
 800a740:	e002      	b.n	800a748 <create_name+0x18>
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3301      	adds	r3, #1
 800a746:	60fb      	str	r3, [r7, #12]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	2b2f      	cmp	r3, #47	; 0x2f
 800a74e:	d0f8      	beq.n	800a742 <create_name+0x12>
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	2b5c      	cmp	r3, #92	; 0x5c
 800a756:	d0f4      	beq.n	800a742 <create_name+0x12>
	sfn = dp->fn;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a75e:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a760:	220b      	movs	r2, #11
 800a762:	2120      	movs	r1, #32
 800a764:	68b8      	ldr	r0, [r7, #8]
 800a766:	f7fe fef6 	bl	8009556 <mem_set>
	si = i = b = 0; ni = 8;
 800a76a:	2300      	movs	r3, #0
 800a76c:	77fb      	strb	r3, [r7, #31]
 800a76e:	2300      	movs	r3, #0
 800a770:	613b      	str	r3, [r7, #16]
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	617b      	str	r3, [r7, #20]
 800a776:	2308      	movs	r3, #8
 800a778:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	1c5a      	adds	r2, r3, #1
 800a77e:	617a      	str	r2, [r7, #20]
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	4413      	add	r3, r2
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800a788:	7fbb      	ldrb	r3, [r7, #30]
 800a78a:	2b20      	cmp	r3, #32
 800a78c:	d953      	bls.n	800a836 <create_name+0x106>
 800a78e:	7fbb      	ldrb	r3, [r7, #30]
 800a790:	2b2f      	cmp	r3, #47	; 0x2f
 800a792:	d050      	beq.n	800a836 <create_name+0x106>
 800a794:	7fbb      	ldrb	r3, [r7, #30]
 800a796:	2b5c      	cmp	r3, #92	; 0x5c
 800a798:	d04d      	beq.n	800a836 <create_name+0x106>
		if (c == '.' || i >= ni) {
 800a79a:	7fbb      	ldrb	r3, [r7, #30]
 800a79c:	2b2e      	cmp	r3, #46	; 0x2e
 800a79e:	d003      	beq.n	800a7a8 <create_name+0x78>
 800a7a0:	693a      	ldr	r2, [r7, #16]
 800a7a2:	69bb      	ldr	r3, [r7, #24]
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d30f      	bcc.n	800a7c8 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800a7a8:	69bb      	ldr	r3, [r7, #24]
 800a7aa:	2b08      	cmp	r3, #8
 800a7ac:	d102      	bne.n	800a7b4 <create_name+0x84>
 800a7ae:	7fbb      	ldrb	r3, [r7, #30]
 800a7b0:	2b2e      	cmp	r3, #46	; 0x2e
 800a7b2:	d001      	beq.n	800a7b8 <create_name+0x88>
 800a7b4:	2306      	movs	r3, #6
 800a7b6:	e073      	b.n	800a8a0 <create_name+0x170>
			i = 8; ni = 11;
 800a7b8:	2308      	movs	r3, #8
 800a7ba:	613b      	str	r3, [r7, #16]
 800a7bc:	230b      	movs	r3, #11
 800a7be:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800a7c0:	7ffb      	ldrb	r3, [r7, #31]
 800a7c2:	009b      	lsls	r3, r3, #2
 800a7c4:	77fb      	strb	r3, [r7, #31]
 800a7c6:	e035      	b.n	800a834 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a7c8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	da08      	bge.n	800a7e2 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 800a7d0:	7ffb      	ldrb	r3, [r7, #31]
 800a7d2:	f043 0303 	orr.w	r3, r3, #3
 800a7d6:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a7d8:	7fbb      	ldrb	r3, [r7, #30]
 800a7da:	3b80      	subs	r3, #128	; 0x80
 800a7dc:	4a32      	ldr	r2, [pc, #200]	; (800a8a8 <create_name+0x178>)
 800a7de:	5cd3      	ldrb	r3, [r2, r3]
 800a7e0:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800a7e2:	7fbb      	ldrb	r3, [r7, #30]
 800a7e4:	4619      	mov	r1, r3
 800a7e6:	4831      	ldr	r0, [pc, #196]	; (800a8ac <create_name+0x17c>)
 800a7e8:	f7fe fef4 	bl	80095d4 <chk_chr>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d001      	beq.n	800a7f6 <create_name+0xc6>
				return FR_INVALID_NAME;
 800a7f2:	2306      	movs	r3, #6
 800a7f4:	e054      	b.n	800a8a0 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800a7f6:	7fbb      	ldrb	r3, [r7, #30]
 800a7f8:	2b40      	cmp	r3, #64	; 0x40
 800a7fa:	d907      	bls.n	800a80c <create_name+0xdc>
 800a7fc:	7fbb      	ldrb	r3, [r7, #30]
 800a7fe:	2b5a      	cmp	r3, #90	; 0x5a
 800a800:	d804      	bhi.n	800a80c <create_name+0xdc>
				b |= 2;
 800a802:	7ffb      	ldrb	r3, [r7, #31]
 800a804:	f043 0302 	orr.w	r3, r3, #2
 800a808:	77fb      	strb	r3, [r7, #31]
 800a80a:	e00c      	b.n	800a826 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800a80c:	7fbb      	ldrb	r3, [r7, #30]
 800a80e:	2b60      	cmp	r3, #96	; 0x60
 800a810:	d909      	bls.n	800a826 <create_name+0xf6>
 800a812:	7fbb      	ldrb	r3, [r7, #30]
 800a814:	2b7a      	cmp	r3, #122	; 0x7a
 800a816:	d806      	bhi.n	800a826 <create_name+0xf6>
					b |= 1; c -= 0x20;
 800a818:	7ffb      	ldrb	r3, [r7, #31]
 800a81a:	f043 0301 	orr.w	r3, r3, #1
 800a81e:	77fb      	strb	r3, [r7, #31]
 800a820:	7fbb      	ldrb	r3, [r7, #30]
 800a822:	3b20      	subs	r3, #32
 800a824:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	1c5a      	adds	r2, r3, #1
 800a82a:	613a      	str	r2, [r7, #16]
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	4413      	add	r3, r2
 800a830:	7fba      	ldrb	r2, [r7, #30]
 800a832:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a834:	e7a1      	b.n	800a77a <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	441a      	add	r2, r3
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800a840:	7fbb      	ldrb	r3, [r7, #30]
 800a842:	2b20      	cmp	r3, #32
 800a844:	d801      	bhi.n	800a84a <create_name+0x11a>
 800a846:	2304      	movs	r3, #4
 800a848:	e000      	b.n	800a84c <create_name+0x11c>
 800a84a:	2300      	movs	r3, #0
 800a84c:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d101      	bne.n	800a858 <create_name+0x128>
 800a854:	2306      	movs	r3, #6
 800a856:	e023      	b.n	800a8a0 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	2be5      	cmp	r3, #229	; 0xe5
 800a85e:	d102      	bne.n	800a866 <create_name+0x136>
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	2205      	movs	r2, #5
 800a864:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800a866:	69bb      	ldr	r3, [r7, #24]
 800a868:	2b08      	cmp	r3, #8
 800a86a:	d102      	bne.n	800a872 <create_name+0x142>
 800a86c:	7ffb      	ldrb	r3, [r7, #31]
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800a872:	7ffb      	ldrb	r3, [r7, #31]
 800a874:	f003 0303 	and.w	r3, r3, #3
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d103      	bne.n	800a884 <create_name+0x154>
 800a87c:	7fbb      	ldrb	r3, [r7, #30]
 800a87e:	f043 0310 	orr.w	r3, r3, #16
 800a882:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800a884:	7ffb      	ldrb	r3, [r7, #31]
 800a886:	f003 030c 	and.w	r3, r3, #12
 800a88a:	2b04      	cmp	r3, #4
 800a88c:	d103      	bne.n	800a896 <create_name+0x166>
 800a88e:	7fbb      	ldrb	r3, [r7, #30]
 800a890:	f043 0308 	orr.w	r3, r3, #8
 800a894:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	330b      	adds	r3, #11
 800a89a:	7fba      	ldrb	r2, [r7, #30]
 800a89c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a89e:	2300      	movs	r3, #0
#endif
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3720      	adds	r7, #32
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}
 800a8a8:	08015bcc 	.word	0x08015bcc
 800a8ac:	08015964 	.word	0x08015964

0800a8b0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	2b2f      	cmp	r3, #47	; 0x2f
 800a8c0:	d003      	beq.n	800a8ca <follow_path+0x1a>
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	2b5c      	cmp	r3, #92	; 0x5c
 800a8c8:	d102      	bne.n	800a8d0 <follow_path+0x20>
		path++;
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	2b1f      	cmp	r3, #31
 800a8de:	d80a      	bhi.n	800a8f6 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 800a8e0:	2100      	movs	r1, #0
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7ff fc74 	bl	800a1d0 <dir_sdi>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800a8f4:	e045      	b.n	800a982 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a8f6:	463b      	mov	r3, r7
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f7ff ff18 	bl	800a730 <create_name>
 800a900:	4603      	mov	r3, r0
 800a902:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800a904:	7bfb      	ldrb	r3, [r7, #15]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d136      	bne.n	800a978 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f7ff fe88 	bl	800a620 <dir_find>
 800a910:	4603      	mov	r3, r0
 800a912:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a91a:	7adb      	ldrb	r3, [r3, #11]
 800a91c:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800a91e:	7bfb      	ldrb	r3, [r7, #15]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d00a      	beq.n	800a93a <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a924:	7bfb      	ldrb	r3, [r7, #15]
 800a926:	2b04      	cmp	r3, #4
 800a928:	d128      	bne.n	800a97c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a92a:	7bbb      	ldrb	r3, [r7, #14]
 800a92c:	f003 0304 	and.w	r3, r3, #4
 800a930:	2b00      	cmp	r3, #0
 800a932:	d123      	bne.n	800a97c <follow_path+0xcc>
 800a934:	2305      	movs	r3, #5
 800a936:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800a938:	e020      	b.n	800a97c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a93a:	7bbb      	ldrb	r3, [r7, #14]
 800a93c:	f003 0304 	and.w	r3, r3, #4
 800a940:	2b00      	cmp	r3, #0
 800a942:	d11d      	bne.n	800a980 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a94a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	330b      	adds	r3, #11
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	f003 0310 	and.w	r3, r3, #16
 800a956:	2b00      	cmp	r3, #0
 800a958:	d102      	bne.n	800a960 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800a95a:	2305      	movs	r3, #5
 800a95c:	73fb      	strb	r3, [r7, #15]
 800a95e:	e010      	b.n	800a982 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a966:	68b9      	ldr	r1, [r7, #8]
 800a968:	4618      	mov	r0, r3
 800a96a:	f7ff fe06 	bl	800a57a <ld_clust>
 800a96e:	4602      	mov	r2, r0
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a976:	e7be      	b.n	800a8f6 <follow_path+0x46>
			if (res != FR_OK) break;
 800a978:	bf00      	nop
 800a97a:	e002      	b.n	800a982 <follow_path+0xd2>
				break;
 800a97c:	bf00      	nop
 800a97e:	e000      	b.n	800a982 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a980:	bf00      	nop
		}
	}

	return res;
 800a982:	7bfb      	ldrb	r3, [r7, #15]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3710      	adds	r7, #16
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b087      	sub	sp, #28
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a994:	f04f 33ff 	mov.w	r3, #4294967295
 800a998:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d031      	beq.n	800aa06 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	617b      	str	r3, [r7, #20]
 800a9a8:	e002      	b.n	800a9b0 <get_ldnumber+0x24>
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	617b      	str	r3, [r7, #20]
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	2b20      	cmp	r3, #32
 800a9b6:	d903      	bls.n	800a9c0 <get_ldnumber+0x34>
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	2b3a      	cmp	r3, #58	; 0x3a
 800a9be:	d1f4      	bne.n	800a9aa <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	2b3a      	cmp	r3, #58	; 0x3a
 800a9c6:	d11c      	bne.n	800aa02 <get_ldnumber+0x76>
			tp = *path;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	60fa      	str	r2, [r7, #12]
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	3b30      	subs	r3, #48	; 0x30
 800a9d8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	2b09      	cmp	r3, #9
 800a9de:	d80e      	bhi.n	800a9fe <get_ldnumber+0x72>
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	d10a      	bne.n	800a9fe <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d107      	bne.n	800a9fe <get_ldnumber+0x72>
					vol = (int)i;
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	617b      	str	r3, [r7, #20]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	697a      	ldr	r2, [r7, #20]
 800a9fc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	e002      	b.n	800aa08 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800aa02:	2300      	movs	r3, #0
 800aa04:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800aa06:	693b      	ldr	r3, [r7, #16]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	371c      	adds	r7, #28
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bc80      	pop	{r7}
 800aa10:	4770      	bx	lr
	...

0800aa14 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b082      	sub	sp, #8
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2200      	movs	r2, #0
 800aa22:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f04f 32ff 	mov.w	r2, #4294967295
 800aa2c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800aa30:	6839      	ldr	r1, [r7, #0]
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f7fe ffe3 	bl	80099fe <move_window>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d001      	beq.n	800aa42 <check_fs+0x2e>
		return 3;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	e04a      	b.n	800aad8 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800aa48:	3301      	adds	r3, #1
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	021b      	lsls	r3, r3, #8
 800aa4e:	b21a      	sxth	r2, r3
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800aa56:	b21b      	sxth	r3, r3
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	b21b      	sxth	r3, r3
 800aa5c:	4a20      	ldr	r2, [pc, #128]	; (800aae0 <check_fs+0xcc>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d001      	beq.n	800aa66 <check_fs+0x52>
		return 2;
 800aa62:	2302      	movs	r3, #2
 800aa64:	e038      	b.n	800aad8 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	3336      	adds	r3, #54	; 0x36
 800aa6a:	3303      	adds	r3, #3
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	061a      	lsls	r2, r3, #24
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	3336      	adds	r3, #54	; 0x36
 800aa74:	3302      	adds	r3, #2
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	041b      	lsls	r3, r3, #16
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	3236      	adds	r2, #54	; 0x36
 800aa80:	3201      	adds	r2, #1
 800aa82:	7812      	ldrb	r2, [r2, #0]
 800aa84:	0212      	lsls	r2, r2, #8
 800aa86:	4313      	orrs	r3, r2
 800aa88:	687a      	ldr	r2, [r7, #4]
 800aa8a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa94:	4a13      	ldr	r2, [pc, #76]	; (800aae4 <check_fs+0xd0>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d101      	bne.n	800aa9e <check_fs+0x8a>
		return 0;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e01c      	b.n	800aad8 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	3352      	adds	r3, #82	; 0x52
 800aaa2:	3303      	adds	r3, #3
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	061a      	lsls	r2, r3, #24
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	3352      	adds	r3, #82	; 0x52
 800aaac:	3302      	adds	r3, #2
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	041b      	lsls	r3, r3, #16
 800aab2:	4313      	orrs	r3, r2
 800aab4:	687a      	ldr	r2, [r7, #4]
 800aab6:	3252      	adds	r2, #82	; 0x52
 800aab8:	3201      	adds	r2, #1
 800aaba:	7812      	ldrb	r2, [r2, #0]
 800aabc:	0212      	lsls	r2, r2, #8
 800aabe:	4313      	orrs	r3, r2
 800aac0:	687a      	ldr	r2, [r7, #4]
 800aac2:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800aac6:	4313      	orrs	r3, r2
 800aac8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aacc:	4a05      	ldr	r2, [pc, #20]	; (800aae4 <check_fs+0xd0>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d101      	bne.n	800aad6 <check_fs+0xc2>
		return 0;
 800aad2:	2300      	movs	r3, #0
 800aad4:	e000      	b.n	800aad8 <check_fs+0xc4>

	return 1;
 800aad6:	2301      	movs	r3, #1
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3708      	adds	r7, #8
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	ffffaa55 	.word	0xffffaa55
 800aae4:	00544146 	.word	0x00544146

0800aae8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b096      	sub	sp, #88	; 0x58
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800aafc:	68b8      	ldr	r0, [r7, #8]
 800aafe:	f7ff ff45 	bl	800a98c <get_ldnumber>
 800ab02:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ab04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	da01      	bge.n	800ab0e <find_volume+0x26>
 800ab0a:	230b      	movs	r3, #11
 800ab0c:	e2aa      	b.n	800b064 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ab0e:	4a9e      	ldr	r2, [pc, #632]	; (800ad88 <find_volume+0x2a0>)
 800ab10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab16:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ab18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d101      	bne.n	800ab22 <find_volume+0x3a>
 800ab1e:	230c      	movs	r3, #12
 800ab20:	e2a0      	b.n	800b064 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab26:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800ab28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab2a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d01b      	beq.n	800ab6a <find_volume+0x82>
		stat = disk_status(fs->drv);
 800ab32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab34:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f007 ff07 	bl	801294c <disk_status>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ab44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ab48:	f003 0301 	and.w	r3, r3, #1
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d10c      	bne.n	800ab6a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800ab50:	79fb      	ldrb	r3, [r7, #7]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <find_volume+0x7e>
 800ab56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ab5a:	f003 0304 	and.w	r3, r3, #4
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d001      	beq.n	800ab66 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800ab62:	230a      	movs	r3, #10
 800ab64:	e27e      	b.n	800b064 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 800ab66:	2300      	movs	r3, #0
 800ab68:	e27c      	b.n	800b064 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ab6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ab72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab74:	b2da      	uxtb	r2, r3
 800ab76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab78:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ab7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab7e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ab82:	4618      	mov	r0, r3
 800ab84:	f007 fed6 	bl	8012934 <disk_initialize>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800ab8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ab92:	f003 0301 	and.w	r3, r3, #1
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d001      	beq.n	800ab9e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ab9a:	2303      	movs	r3, #3
 800ab9c:	e262      	b.n	800b064 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800ab9e:	79fb      	ldrb	r3, [r7, #7]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d007      	beq.n	800abb4 <find_volume+0xcc>
 800aba4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aba8:	f003 0304 	and.w	r3, r3, #4
 800abac:	2b00      	cmp	r3, #0
 800abae:	d001      	beq.n	800abb4 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800abb0:	230a      	movs	r3, #10
 800abb2:	e257      	b.n	800b064 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800abb4:	2300      	movs	r3, #0
 800abb6:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800abb8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800abba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800abbc:	f7ff ff2a 	bl	800aa14 <check_fs>
 800abc0:	4603      	mov	r3, r0
 800abc2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800abc6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800abca:	2b01      	cmp	r3, #1
 800abcc:	d155      	bne.n	800ac7a <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800abce:	2300      	movs	r3, #0
 800abd0:	643b      	str	r3, [r7, #64]	; 0x40
 800abd2:	e029      	b.n	800ac28 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800abd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800abd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abd8:	011b      	lsls	r3, r3, #4
 800abda:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800abde:	4413      	add	r3, r2
 800abe0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800abe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe4:	3304      	adds	r3, #4
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d012      	beq.n	800ac12 <find_volume+0x12a>
 800abec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abee:	330b      	adds	r3, #11
 800abf0:	781b      	ldrb	r3, [r3, #0]
 800abf2:	061a      	lsls	r2, r3, #24
 800abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf6:	330a      	adds	r3, #10
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	041b      	lsls	r3, r3, #16
 800abfc:	4313      	orrs	r3, r2
 800abfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac00:	3209      	adds	r2, #9
 800ac02:	7812      	ldrb	r2, [r2, #0]
 800ac04:	0212      	lsls	r2, r2, #8
 800ac06:	4313      	orrs	r3, r2
 800ac08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac0a:	3208      	adds	r2, #8
 800ac0c:	7812      	ldrb	r2, [r2, #0]
 800ac0e:	431a      	orrs	r2, r3
 800ac10:	e000      	b.n	800ac14 <find_volume+0x12c>
 800ac12:	2200      	movs	r2, #0
 800ac14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800ac1c:	440b      	add	r3, r1
 800ac1e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800ac22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac24:	3301      	adds	r3, #1
 800ac26:	643b      	str	r3, [r7, #64]	; 0x40
 800ac28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac2a:	2b03      	cmp	r3, #3
 800ac2c:	d9d2      	bls.n	800abd4 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800ac2e:	2300      	movs	r3, #0
 800ac30:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ac32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d002      	beq.n	800ac3e <find_volume+0x156>
 800ac38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac3a:	3b01      	subs	r3, #1
 800ac3c:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800ac3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800ac46:	4413      	add	r3, r2
 800ac48:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ac4c:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800ac4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d005      	beq.n	800ac60 <find_volume+0x178>
 800ac54:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ac56:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ac58:	f7ff fedc 	bl	800aa14 <check_fs>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	e000      	b.n	800ac62 <find_volume+0x17a>
 800ac60:	2302      	movs	r3, #2
 800ac62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800ac66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d005      	beq.n	800ac7a <find_volume+0x192>
 800ac6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac70:	3301      	adds	r3, #1
 800ac72:	643b      	str	r3, [r7, #64]	; 0x40
 800ac74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac76:	2b03      	cmp	r3, #3
 800ac78:	d9e1      	bls.n	800ac3e <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ac7a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ac7e:	2b03      	cmp	r3, #3
 800ac80:	d101      	bne.n	800ac86 <find_volume+0x19e>
 800ac82:	2301      	movs	r3, #1
 800ac84:	e1ee      	b.n	800b064 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800ac86:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <find_volume+0x1aa>
 800ac8e:	230d      	movs	r3, #13
 800ac90:	e1e8      	b.n	800b064 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ac92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac94:	7b1b      	ldrb	r3, [r3, #12]
 800ac96:	021b      	lsls	r3, r3, #8
 800ac98:	b21a      	sxth	r2, r3
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac9c:	7adb      	ldrb	r3, [r3, #11]
 800ac9e:	b21b      	sxth	r3, r3
 800aca0:	4313      	orrs	r3, r2
 800aca2:	b21b      	sxth	r3, r3
 800aca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aca8:	d001      	beq.n	800acae <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 800acaa:	230d      	movs	r3, #13
 800acac:	e1da      	b.n	800b064 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800acae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb0:	7ddb      	ldrb	r3, [r3, #23]
 800acb2:	021b      	lsls	r3, r3, #8
 800acb4:	b21a      	sxth	r2, r3
 800acb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb8:	7d9b      	ldrb	r3, [r3, #22]
 800acba:	b21b      	sxth	r3, r3
 800acbc:	4313      	orrs	r3, r2
 800acbe:	b21b      	sxth	r3, r3
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800acc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d112      	bne.n	800acf0 <find_volume+0x208>
 800acca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800accc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800acd0:	061a      	lsls	r2, r3, #24
 800acd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acd4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800acd8:	041b      	lsls	r3, r3, #16
 800acda:	4313      	orrs	r3, r2
 800acdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acde:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ace2:	0212      	lsls	r2, r2, #8
 800ace4:	4313      	orrs	r3, r2
 800ace6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ace8:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800acec:	4313      	orrs	r3, r2
 800acee:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800acf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acf2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800acf4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800acf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acfa:	7c1a      	ldrb	r2, [r3, #16]
 800acfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acfe:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800ad02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad04:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d006      	beq.n	800ad1a <find_volume+0x232>
 800ad0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad0e:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800ad12:	2b02      	cmp	r3, #2
 800ad14:	d001      	beq.n	800ad1a <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 800ad16:	230d      	movs	r3, #13
 800ad18:	e1a4      	b.n	800b064 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800ad1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad1c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800ad20:	461a      	mov	r2, r3
 800ad22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad24:	fb02 f303 	mul.w	r3, r2, r3
 800ad28:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2c:	7b5a      	ldrb	r2, [r3, #13]
 800ad2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad30:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800ad34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad36:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d00a      	beq.n	800ad54 <find_volume+0x26c>
 800ad3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad40:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800ad44:	461a      	mov	r2, r3
 800ad46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad48:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800ad4c:	3b01      	subs	r3, #1
 800ad4e:	4013      	ands	r3, r2
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d001      	beq.n	800ad58 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 800ad54:	230d      	movs	r3, #13
 800ad56:	e185      	b.n	800b064 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800ad58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad5a:	7c9b      	ldrb	r3, [r3, #18]
 800ad5c:	021b      	lsls	r3, r3, #8
 800ad5e:	b21a      	sxth	r2, r3
 800ad60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad62:	7c5b      	ldrb	r3, [r3, #17]
 800ad64:	b21b      	sxth	r3, r3
 800ad66:	4313      	orrs	r3, r2
 800ad68:	b21b      	sxth	r3, r3
 800ad6a:	b29a      	uxth	r2, r3
 800ad6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad6e:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800ad72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad74:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800ad78:	f003 030f 	and.w	r3, r3, #15
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d004      	beq.n	800ad8c <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 800ad82:	230d      	movs	r3, #13
 800ad84:	e16e      	b.n	800b064 <find_volume+0x57c>
 800ad86:	bf00      	nop
 800ad88:	200003ac 	.word	0x200003ac

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800ad8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad8e:	7d1b      	ldrb	r3, [r3, #20]
 800ad90:	021b      	lsls	r3, r3, #8
 800ad92:	b21a      	sxth	r2, r3
 800ad94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad96:	7cdb      	ldrb	r3, [r3, #19]
 800ad98:	b21b      	sxth	r3, r3
 800ad9a:	4313      	orrs	r3, r2
 800ad9c:	b21b      	sxth	r3, r3
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800ada2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d112      	bne.n	800adce <find_volume+0x2e6>
 800ada8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adaa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800adae:	061a      	lsls	r2, r3, #24
 800adb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adb2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800adb6:	041b      	lsls	r3, r3, #16
 800adb8:	4313      	orrs	r3, r2
 800adba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adbc:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800adc0:	0212      	lsls	r2, r2, #8
 800adc2:	4313      	orrs	r3, r2
 800adc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adc6:	f892 2020 	ldrb.w	r2, [r2, #32]
 800adca:	4313      	orrs	r3, r2
 800adcc:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800adce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add0:	7bdb      	ldrb	r3, [r3, #15]
 800add2:	021b      	lsls	r3, r3, #8
 800add4:	b21a      	sxth	r2, r3
 800add6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add8:	7b9b      	ldrb	r3, [r3, #14]
 800adda:	b21b      	sxth	r3, r3
 800addc:	4313      	orrs	r3, r2
 800adde:	b21b      	sxth	r3, r3
 800ade0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800ade2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d101      	bne.n	800adec <find_volume+0x304>
 800ade8:	230d      	movs	r3, #13
 800adea:	e13b      	b.n	800b064 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800adec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800adee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adf0:	4413      	add	r3, r2
 800adf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adf4:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 800adf8:	0912      	lsrs	r2, r2, #4
 800adfa:	b292      	uxth	r2, r2
 800adfc:	4413      	add	r3, r2
 800adfe:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ae00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d201      	bcs.n	800ae0c <find_volume+0x324>
 800ae08:	230d      	movs	r3, #13
 800ae0a:	e12b      	b.n	800b064 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800ae0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ae0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae14:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800ae18:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae1c:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800ae1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d101      	bne.n	800ae28 <find_volume+0x340>
 800ae24:	230d      	movs	r3, #13
 800ae26:	e11d      	b.n	800b064 <find_volume+0x57c>
	fmt = FS_FAT12;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800ae2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae30:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ae34:	4293      	cmp	r3, r2
 800ae36:	d902      	bls.n	800ae3e <find_volume+0x356>
 800ae38:	2302      	movs	r3, #2
 800ae3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800ae3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae40:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ae44:	4293      	cmp	r3, r2
 800ae46:	d902      	bls.n	800ae4e <find_volume+0x366>
 800ae48:	2303      	movs	r3, #3
 800ae4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800ae4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae50:	1c9a      	adds	r2, r3, #2
 800ae52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 800ae58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae5c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800ae60:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ae62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae64:	441a      	add	r2, r3
 800ae66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae68:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 800ae6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae70:	441a      	add	r2, r3
 800ae72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae74:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 800ae78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ae7c:	2b03      	cmp	r3, #3
 800ae7e:	d121      	bne.n	800aec4 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800ae80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae82:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d001      	beq.n	800ae8e <find_volume+0x3a6>
 800ae8a:	230d      	movs	r3, #13
 800ae8c:	e0ea      	b.n	800b064 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800ae8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae90:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ae94:	061a      	lsls	r2, r3, #24
 800ae96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae98:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800ae9c:	041b      	lsls	r3, r3, #16
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aea2:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800aea6:	0212      	lsls	r2, r2, #8
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aeac:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800aeb0:	431a      	orrs	r2, r3
 800aeb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb4:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800aeb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	647b      	str	r3, [r7, #68]	; 0x44
 800aec2:	e025      	b.n	800af10 <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800aec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aec6:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d101      	bne.n	800aed2 <find_volume+0x3ea>
 800aece:	230d      	movs	r3, #13
 800aed0:	e0c8      	b.n	800b064 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800aed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aed4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800aed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeda:	441a      	add	r2, r3
 800aedc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aede:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800aee2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aee6:	2b02      	cmp	r3, #2
 800aee8:	d104      	bne.n	800aef4 <find_volume+0x40c>
 800aeea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aef0:	005b      	lsls	r3, r3, #1
 800aef2:	e00c      	b.n	800af0e <find_volume+0x426>
 800aef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aef6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800aefa:	4613      	mov	r3, r2
 800aefc:	005b      	lsls	r3, r3, #1
 800aefe:	4413      	add	r3, r2
 800af00:	085a      	lsrs	r2, r3, #1
 800af02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af04:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800af08:	f003 0301 	and.w	r3, r3, #1
 800af0c:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800af0e:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800af10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af12:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800af16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af18:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800af1c:	0a5b      	lsrs	r3, r3, #9
 800af1e:	429a      	cmp	r2, r3
 800af20:	d201      	bcs.n	800af26 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 800af22:	230d      	movs	r3, #13
 800af24:	e09e      	b.n	800b064 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800af26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af28:	f04f 32ff 	mov.w	r2, #4294967295
 800af2c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 800af30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af32:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800af36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af38:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800af3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af3e:	2280      	movs	r2, #128	; 0x80
 800af40:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800af44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af48:	2b03      	cmp	r3, #3
 800af4a:	d177      	bne.n	800b03c <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800af4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af4e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800af52:	021b      	lsls	r3, r3, #8
 800af54:	b21a      	sxth	r2, r3
 800af56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800af5c:	b21b      	sxth	r3, r3
 800af5e:	4313      	orrs	r3, r2
 800af60:	b21b      	sxth	r3, r3
 800af62:	2b01      	cmp	r3, #1
 800af64:	d16a      	bne.n	800b03c <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 800af66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af68:	3301      	adds	r3, #1
 800af6a:	4619      	mov	r1, r3
 800af6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800af6e:	f7fe fd46 	bl	80099fe <move_window>
 800af72:	4603      	mov	r3, r0
 800af74:	2b00      	cmp	r3, #0
 800af76:	d161      	bne.n	800b03c <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 800af78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af7a:	2200      	movs	r2, #0
 800af7c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800af80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af82:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800af86:	021b      	lsls	r3, r3, #8
 800af88:	b21a      	sxth	r2, r3
 800af8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af8c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800af90:	b21b      	sxth	r3, r3
 800af92:	4313      	orrs	r3, r2
 800af94:	b21b      	sxth	r3, r3
 800af96:	4a35      	ldr	r2, [pc, #212]	; (800b06c <find_volume+0x584>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d14f      	bne.n	800b03c <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800af9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af9e:	78db      	ldrb	r3, [r3, #3]
 800afa0:	061a      	lsls	r2, r3, #24
 800afa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa4:	789b      	ldrb	r3, [r3, #2]
 800afa6:	041b      	lsls	r3, r3, #16
 800afa8:	4313      	orrs	r3, r2
 800afaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afac:	7852      	ldrb	r2, [r2, #1]
 800afae:	0212      	lsls	r2, r2, #8
 800afb0:	4313      	orrs	r3, r2
 800afb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afb4:	7812      	ldrb	r2, [r2, #0]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	4a2d      	ldr	r2, [pc, #180]	; (800b070 <find_volume+0x588>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d13e      	bne.n	800b03c <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800afbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc0:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800afc4:	061a      	lsls	r2, r3, #24
 800afc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc8:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800afcc:	041b      	lsls	r3, r3, #16
 800afce:	4313      	orrs	r3, r2
 800afd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afd2:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800afd6:	0212      	lsls	r2, r2, #8
 800afd8:	4313      	orrs	r3, r2
 800afda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afdc:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800afe0:	4313      	orrs	r3, r2
 800afe2:	4a24      	ldr	r2, [pc, #144]	; (800b074 <find_volume+0x58c>)
 800afe4:	4293      	cmp	r3, r2
 800afe6:	d129      	bne.n	800b03c <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800afe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afea:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800afee:	061a      	lsls	r2, r3, #24
 800aff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aff2:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800aff6:	041b      	lsls	r3, r3, #16
 800aff8:	4313      	orrs	r3, r2
 800affa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800affc:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800b000:	0212      	lsls	r2, r2, #8
 800b002:	4313      	orrs	r3, r2
 800b004:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b006:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800b00a:	431a      	orrs	r2, r3
 800b00c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b00e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800b012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b014:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800b018:	061a      	lsls	r2, r3, #24
 800b01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b01c:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800b020:	041b      	lsls	r3, r3, #16
 800b022:	4313      	orrs	r3, r2
 800b024:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b026:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800b02a:	0212      	lsls	r2, r2, #8
 800b02c:	4313      	orrs	r3, r2
 800b02e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b030:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800b034:	431a      	orrs	r2, r3
 800b036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b038:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800b03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b042:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 800b046:	4b0c      	ldr	r3, [pc, #48]	; (800b078 <find_volume+0x590>)
 800b048:	881b      	ldrh	r3, [r3, #0]
 800b04a:	3301      	adds	r3, #1
 800b04c:	b29a      	uxth	r2, r3
 800b04e:	4b0a      	ldr	r3, [pc, #40]	; (800b078 <find_volume+0x590>)
 800b050:	801a      	strh	r2, [r3, #0]
 800b052:	4b09      	ldr	r3, [pc, #36]	; (800b078 <find_volume+0x590>)
 800b054:	881a      	ldrh	r2, [r3, #0]
 800b056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b058:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800b05c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b05e:	f7fe fc5d 	bl	800991c <clear_lock>
#endif

	return FR_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3758      	adds	r7, #88	; 0x58
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	ffffaa55 	.word	0xffffaa55
 800b070:	41615252 	.word	0x41615252
 800b074:	61417272 	.word	0x61417272
 800b078:	200003b0 	.word	0x200003b0

0800b07c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d022      	beq.n	800b0d4 <validate+0x58>
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b094:	2b00      	cmp	r3, #0
 800b096:	d01d      	beq.n	800b0d4 <validate+0x58>
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b09e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d016      	beq.n	800b0d4 <validate+0x58>
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b0ac:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d10c      	bne.n	800b0d4 <validate+0x58>
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b0c0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f007 fc41 	bl	801294c <disk_status>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	f003 0301 	and.w	r3, r3, #1
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d001      	beq.n	800b0d8 <validate+0x5c>
		return FR_INVALID_OBJECT;
 800b0d4:	2309      	movs	r3, #9
 800b0d6:	e000      	b.n	800b0da <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3710      	adds	r7, #16
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b088      	sub	sp, #32
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800b0f6:	f107 0310 	add.w	r3, r7, #16
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7ff fc46 	bl	800a98c <get_ldnumber>
 800b100:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b102:	69fb      	ldr	r3, [r7, #28]
 800b104:	2b00      	cmp	r3, #0
 800b106:	da01      	bge.n	800b10c <f_mount+0x28>
 800b108:	230b      	movs	r3, #11
 800b10a:	e02d      	b.n	800b168 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b10c:	4a18      	ldr	r2, [pc, #96]	; (800b170 <f_mount+0x8c>)
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b114:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d006      	beq.n	800b12a <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 800b11c:	69b8      	ldr	r0, [r7, #24]
 800b11e:	f7fe fbfd 	bl	800991c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	2200      	movs	r2, #0
 800b126:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d003      	beq.n	800b138 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2200      	movs	r2, #0
 800b134:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	490d      	ldr	r1, [pc, #52]	; (800b170 <f_mount+0x8c>)
 800b13c:	69fb      	ldr	r3, [r7, #28]
 800b13e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d002      	beq.n	800b14e <f_mount+0x6a>
 800b148:	79fb      	ldrb	r3, [r7, #7]
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d001      	beq.n	800b152 <f_mount+0x6e>
 800b14e:	2300      	movs	r3, #0
 800b150:	e00a      	b.n	800b168 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800b152:	f107 0108 	add.w	r1, r7, #8
 800b156:	f107 030c 	add.w	r3, r7, #12
 800b15a:	2200      	movs	r2, #0
 800b15c:	4618      	mov	r0, r3
 800b15e:	f7ff fcc3 	bl	800aae8 <find_volume>
 800b162:	4603      	mov	r3, r0
 800b164:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b166:	7dfb      	ldrb	r3, [r7, #23]
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3720      	adds	r7, #32
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	200003ac 	.word	0x200003ac

0800b174 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	f107 030c 	add.w	r3, r7, #12
 800b180:	6018      	str	r0, [r3, #0]
 800b182:	f107 0308 	add.w	r3, r7, #8
 800b186:	6019      	str	r1, [r3, #0]
 800b188:	1dfb      	adds	r3, r7, #7
 800b18a:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800b18c:	f107 030c 	add.w	r3, r7, #12
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d101      	bne.n	800b19a <f_open+0x26>
 800b196:	2309      	movs	r3, #9
 800b198:	e1f2      	b.n	800b580 <f_open+0x40c>
	fp->fs = 0;			/* Clear file object */
 800b19a:	f107 030c 	add.w	r3, r7, #12
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800b1a6:	1dfb      	adds	r3, r7, #7
 800b1a8:	1dfa      	adds	r2, r7, #7
 800b1aa:	7812      	ldrb	r2, [r2, #0]
 800b1ac:	f002 021f 	and.w	r2, r2, #31
 800b1b0:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800b1b2:	1dfb      	adds	r3, r7, #7
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	f023 0301 	bic.w	r3, r3, #1
 800b1ba:	b2da      	uxtb	r2, r3
 800b1bc:	f107 0108 	add.w	r1, r7, #8
 800b1c0:	f107 0320 	add.w	r3, r7, #32
 800b1c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7ff fc8d 	bl	800aae8 <find_volume>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800b1d4:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	f040 81cf 	bne.w	800b57c <f_open+0x408>
		INIT_BUF(dj);
 800b1de:	f107 0320 	add.w	r3, r7, #32
 800b1e2:	f107 0214 	add.w	r2, r7, #20
 800b1e6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800b1ea:	f107 0308 	add.w	r3, r7, #8
 800b1ee:	681a      	ldr	r2, [r3, #0]
 800b1f0:	f107 0320 	add.w	r3, r7, #32
 800b1f4:	4611      	mov	r1, r2
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7ff fb5a 	bl	800a8b0 <follow_path>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 800b202:	f107 0320 	add.w	r3, r7, #32
 800b206:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b20a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b20e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b212:	2b00      	cmp	r3, #0
 800b214:	d11a      	bne.n	800b24c <f_open+0xd8>
			if (!dir)	/* Default directory itself */
 800b216:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d103      	bne.n	800b226 <f_open+0xb2>
				res = FR_INVALID_NAME;
 800b21e:	2306      	movs	r3, #6
 800b220:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800b224:	e012      	b.n	800b24c <f_open+0xd8>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b226:	1dfb      	adds	r3, r7, #7
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	f023 0301 	bic.w	r3, r3, #1
 800b22e:	2b00      	cmp	r3, #0
 800b230:	bf14      	ite	ne
 800b232:	2301      	movne	r3, #1
 800b234:	2300      	moveq	r3, #0
 800b236:	b2db      	uxtb	r3, r3
 800b238:	461a      	mov	r2, r3
 800b23a:	f107 0320 	add.w	r3, r7, #32
 800b23e:	4611      	mov	r1, r2
 800b240:	4618      	mov	r0, r3
 800b242:	f7fe f9e1 	bl	8009608 <chk_lock>
 800b246:	4603      	mov	r3, r0
 800b248:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b24c:	1dfb      	adds	r3, r7, #7
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	f003 031c 	and.w	r3, r3, #28
 800b254:	2b00      	cmp	r3, #0
 800b256:	f000 80cc 	beq.w	800b3f2 <f_open+0x27e>
			if (res != FR_OK) {					/* No file, create new */
 800b25a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d01f      	beq.n	800b2a2 <f_open+0x12e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800b262:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b266:	2b04      	cmp	r3, #4
 800b268:	d10e      	bne.n	800b288 <f_open+0x114>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b26a:	f7fe fa39 	bl	80096e0 <enq_lock>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d006      	beq.n	800b282 <f_open+0x10e>
 800b274:	f107 0320 	add.w	r3, r7, #32
 800b278:	4618      	mov	r0, r3
 800b27a:	f7ff fa20 	bl	800a6be <dir_register>
 800b27e:	4603      	mov	r3, r0
 800b280:	e000      	b.n	800b284 <f_open+0x110>
 800b282:	2312      	movs	r3, #18
 800b284:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b288:	1dfb      	adds	r3, r7, #7
 800b28a:	1dfa      	adds	r2, r7, #7
 800b28c:	7812      	ldrb	r2, [r2, #0]
 800b28e:	f042 0208 	orr.w	r2, r2, #8
 800b292:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800b294:	f107 0320 	add.w	r3, r7, #32
 800b298:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b29c:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 800b2a0:	e014      	b.n	800b2cc <f_open+0x158>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b2a2:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b2a6:	330b      	adds	r3, #11
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	f003 0311 	and.w	r3, r3, #17
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d003      	beq.n	800b2ba <f_open+0x146>
					res = FR_DENIED;
 800b2b2:	2307      	movs	r3, #7
 800b2b4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800b2b8:	e008      	b.n	800b2cc <f_open+0x158>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800b2ba:	1dfb      	adds	r3, r7, #7
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	f003 0304 	and.w	r3, r3, #4
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d002      	beq.n	800b2cc <f_open+0x158>
						res = FR_EXIST;
 800b2c6:	2308      	movs	r3, #8
 800b2c8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b2cc:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	f040 80af 	bne.w	800b434 <f_open+0x2c0>
 800b2d6:	1dfb      	adds	r3, r7, #7
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	f003 0308 	and.w	r3, r3, #8
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	f000 80a8 	beq.w	800b434 <f_open+0x2c0>
				dw = GET_FATTIME();				/* Created time */
 800b2e4:	f007 fcfe 	bl	8012ce4 <get_fattime>
 800b2e8:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 800b2ec:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b2f0:	330e      	adds	r3, #14
 800b2f2:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800b2f6:	b2d2      	uxtb	r2, r2
 800b2f8:	701a      	strb	r2, [r3, #0]
 800b2fa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b2fe:	330f      	adds	r3, #15
 800b300:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800b304:	b292      	uxth	r2, r2
 800b306:	0a12      	lsrs	r2, r2, #8
 800b308:	b292      	uxth	r2, r2
 800b30a:	b2d2      	uxtb	r2, r2
 800b30c:	701a      	strb	r2, [r3, #0]
 800b30e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b312:	3310      	adds	r3, #16
 800b314:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800b318:	0c12      	lsrs	r2, r2, #16
 800b31a:	b2d2      	uxtb	r2, r2
 800b31c:	701a      	strb	r2, [r3, #0]
 800b31e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b322:	3311      	adds	r3, #17
 800b324:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 800b328:	0e12      	lsrs	r2, r2, #24
 800b32a:	b2d2      	uxtb	r2, r2
 800b32c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800b32e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b332:	330b      	adds	r3, #11
 800b334:	2200      	movs	r2, #0
 800b336:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800b338:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b33c:	331c      	adds	r3, #28
 800b33e:	2200      	movs	r2, #0
 800b340:	701a      	strb	r2, [r3, #0]
 800b342:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b346:	331d      	adds	r3, #29
 800b348:	2200      	movs	r2, #0
 800b34a:	701a      	strb	r2, [r3, #0]
 800b34c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b350:	331e      	adds	r3, #30
 800b352:	2200      	movs	r2, #0
 800b354:	701a      	strb	r2, [r3, #0]
 800b356:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b35a:	331f      	adds	r3, #31
 800b35c:	2200      	movs	r2, #0
 800b35e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800b360:	f107 0320 	add.w	r3, r7, #32
 800b364:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b368:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7ff f904 	bl	800a57a <ld_clust>
 800b372:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 800b376:	2100      	movs	r1, #0
 800b378:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 800b37c:	f7ff f92a 	bl	800a5d4 <st_clust>
				dj.fs->wflag = 1;
 800b380:	f107 0320 	add.w	r3, r7, #32
 800b384:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b388:	2201      	movs	r2, #1
 800b38a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 800b38e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 800b392:	2b00      	cmp	r3, #0
 800b394:	d04e      	beq.n	800b434 <f_open+0x2c0>
					dw = dj.fs->winsect;
 800b396:	f107 0320 	add.w	r3, r7, #32
 800b39a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b39e:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800b3a2:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 800b3a6:	f107 0320 	add.w	r3, r7, #32
 800b3aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b3ae:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7fe fde1 	bl	8009f7a <remove_chain>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 800b3be:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d136      	bne.n	800b434 <f_open+0x2c0>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800b3c6:	f107 0320 	add.w	r3, r7, #32
 800b3ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b3ce:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 800b3d2:	3a01      	subs	r2, #1
 800b3d4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 800b3d8:	f107 0320 	add.w	r3, r7, #32
 800b3dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b3e0:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f7fe fb0a 	bl	80099fe <move_window>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800b3f0:	e020      	b.n	800b434 <f_open+0x2c0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800b3f2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d11c      	bne.n	800b434 <f_open+0x2c0>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800b3fa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b3fe:	330b      	adds	r3, #11
 800b400:	781b      	ldrb	r3, [r3, #0]
 800b402:	f003 0310 	and.w	r3, r3, #16
 800b406:	2b00      	cmp	r3, #0
 800b408:	d003      	beq.n	800b412 <f_open+0x29e>
					res = FR_NO_FILE;
 800b40a:	2304      	movs	r3, #4
 800b40c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800b410:	e010      	b.n	800b434 <f_open+0x2c0>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800b412:	1dfb      	adds	r3, r7, #7
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	f003 0302 	and.w	r3, r3, #2
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d00a      	beq.n	800b434 <f_open+0x2c0>
 800b41e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b422:	330b      	adds	r3, #11
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	f003 0301 	and.w	r3, r3, #1
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d002      	beq.n	800b434 <f_open+0x2c0>
						res = FR_DENIED;
 800b42e:	2307      	movs	r3, #7
 800b430:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 800b434:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d13d      	bne.n	800b4b8 <f_open+0x344>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b43c:	1dfb      	adds	r3, r7, #7
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	f003 0308 	and.w	r3, r3, #8
 800b444:	2b00      	cmp	r3, #0
 800b446:	d005      	beq.n	800b454 <f_open+0x2e0>
				mode |= FA__WRITTEN;
 800b448:	1dfb      	adds	r3, r7, #7
 800b44a:	1dfa      	adds	r2, r7, #7
 800b44c:	7812      	ldrb	r2, [r2, #0]
 800b44e:	f042 0220 	orr.w	r2, r2, #32
 800b452:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800b454:	f107 0320 	add.w	r3, r7, #32
 800b458:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b45c:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800b460:	f107 030c 	add.w	r3, r7, #12
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800b46a:	f107 030c 	add.w	r3, r7, #12
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800b474:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b478:	1dfb      	adds	r3, r7, #7
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	f023 0301 	bic.w	r3, r3, #1
 800b480:	2b00      	cmp	r3, #0
 800b482:	bf14      	ite	ne
 800b484:	2301      	movne	r3, #1
 800b486:	2300      	moveq	r3, #0
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	461a      	mov	r2, r3
 800b48c:	f107 0320 	add.w	r3, r7, #32
 800b490:	4611      	mov	r1, r2
 800b492:	4618      	mov	r0, r3
 800b494:	f7fe f948 	bl	8009728 <inc_lock>
 800b498:	4602      	mov	r2, r0
 800b49a:	f107 030c 	add.w	r3, r7, #12
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800b4a4:	f107 030c 	add.w	r3, r7, #12
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d102      	bne.n	800b4b8 <f_open+0x344>
 800b4b2:	2302      	movs	r3, #2
 800b4b4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800b4b8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d15d      	bne.n	800b57c <f_open+0x408>
			fp->flag = mode;					/* File access mode */
 800b4c0:	f107 030c 	add.w	r3, r7, #12
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	1dfa      	adds	r2, r7, #7
 800b4c8:	7812      	ldrb	r2, [r2, #0]
 800b4ca:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 800b4ce:	f107 030c 	add.w	r3, r7, #12
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800b4da:	f107 0320 	add.w	r3, r7, #32
 800b4de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b4e2:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f7ff f847 	bl	800a57a <ld_clust>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	f107 030c 	add.w	r3, r7, #12
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800b4f8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b4fc:	331f      	adds	r3, #31
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	061a      	lsls	r2, r3, #24
 800b502:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800b506:	331e      	adds	r3, #30
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	041b      	lsls	r3, r3, #16
 800b50c:	4313      	orrs	r3, r2
 800b50e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800b512:	321d      	adds	r2, #29
 800b514:	7812      	ldrb	r2, [r2, #0]
 800b516:	0212      	lsls	r2, r2, #8
 800b518:	4313      	orrs	r3, r2
 800b51a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800b51e:	321c      	adds	r2, #28
 800b520:	7812      	ldrb	r2, [r2, #0]
 800b522:	431a      	orrs	r2, r3
 800b524:	f107 030c 	add.w	r3, r7, #12
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 800b52e:	f107 030c 	add.w	r3, r7, #12
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	2200      	movs	r2, #0
 800b536:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800b53a:	f107 030c 	add.w	r3, r7, #12
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	2200      	movs	r2, #0
 800b542:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800b546:	f107 030c 	add.w	r3, r7, #12
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2200      	movs	r2, #0
 800b54e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800b552:	f107 0320 	add.w	r3, r7, #32
 800b556:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b55a:	f107 030c 	add.w	r3, r7, #12
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 800b564:	f107 030c 	add.w	r3, r7, #12
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b56e:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800b572:	f107 030c 	add.w	r3, r7, #12
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800b57c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 800b580:	4618      	mov	r0, r3
 800b582:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b08a      	sub	sp, #40	; 0x28
 800b58e:	af00      	add	r7, sp, #0
 800b590:	60f8      	str	r0, [r7, #12]
 800b592:	60b9      	str	r1, [r7, #8]
 800b594:	607a      	str	r2, [r7, #4]
 800b596:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f7ff fd6a 	bl	800b07c <validate>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800b5ac:	7dfb      	ldrb	r3, [r7, #23]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <f_write+0x2c>
 800b5b2:	7dfb      	ldrb	r3, [r7, #23]
 800b5b4:	e192      	b.n	800b8dc <f_write+0x352>
	if (fp->err)							/* Check error */
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d003      	beq.n	800b5c8 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800b5c6:	e189      	b.n	800b8dc <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b5ce:	f003 0302 	and.w	r3, r3, #2
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 800b5d6:	2307      	movs	r3, #7
 800b5d8:	e180      	b.n	800b8dc <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	441a      	add	r2, r3
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	f080 8158 	bcs.w	800b8a0 <f_write+0x316>
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800b5f4:	e154      	b.n	800b8a0 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b5fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b600:	2b00      	cmp	r3, #0
 800b602:	f040 8114 	bne.w	800b82e <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b60c:	0a5b      	lsrs	r3, r3, #9
 800b60e:	b2da      	uxtb	r2, r3
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b616:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800b61a:	3b01      	subs	r3, #1
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	4013      	ands	r3, r2
 800b620:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800b622:	7dbb      	ldrb	r3, [r7, #22]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d151      	bne.n	800b6cc <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d10f      	bne.n	800b652 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b638:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d121      	bne.n	800b684 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b646:	2100      	movs	r1, #0
 800b648:	4618      	mov	r0, r3
 800b64a:	f7fe fcf0 	bl	800a02e <create_chain>
 800b64e:	6278      	str	r0, [r7, #36]	; 0x24
 800b650:	e018      	b.n	800b684 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d008      	beq.n	800b66e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b662:	4619      	mov	r1, r3
 800b664:	68f8      	ldr	r0, [r7, #12]
 800b666:	f7fe fd7f 	bl	800a168 <clmt_clust>
 800b66a:	6278      	str	r0, [r7, #36]	; 0x24
 800b66c:	e00a      	b.n	800b684 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b67a:	4619      	mov	r1, r3
 800b67c:	4610      	mov	r0, r2
 800b67e:	f7fe fcd6 	bl	800a02e <create_chain>
 800b682:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b686:	2b00      	cmp	r3, #0
 800b688:	f000 810f 	beq.w	800b8aa <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800b68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68e:	2b01      	cmp	r3, #1
 800b690:	d105      	bne.n	800b69e <f_write+0x114>
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2202      	movs	r2, #2
 800b696:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b69a:	2302      	movs	r3, #2
 800b69c:	e11e      	b.n	800b8dc <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800b69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6a4:	d105      	bne.n	800b6b2 <f_write+0x128>
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2201      	movs	r2, #1
 800b6aa:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e114      	b.n	800b8dc <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d103      	bne.n	800b6cc <f_write+0x142>
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6c8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b6d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d01d      	beq.n	800b716 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b6e0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800b6e4:	68f9      	ldr	r1, [r7, #12]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	f007 f9e3 	bl	8012ab8 <disk_write>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d005      	beq.n	800b704 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b700:	2301      	movs	r3, #1
 800b702:	e0eb      	b.n	800b8dc <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b70a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b70e:	b2da      	uxtb	r2, r3
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b722:	4619      	mov	r1, r3
 800b724:	4610      	mov	r0, r2
 800b726:	f7fe fa45 	bl	8009bb4 <clust2sect>
 800b72a:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d105      	bne.n	800b73e <f_write+0x1b4>
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2202      	movs	r2, #2
 800b736:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b73a:	2302      	movs	r3, #2
 800b73c:	e0ce      	b.n	800b8dc <f_write+0x352>
			sect += csect;
 800b73e:	7dbb      	ldrb	r3, [r7, #22]
 800b740:	693a      	ldr	r2, [r7, #16]
 800b742:	4413      	add	r3, r2
 800b744:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	0a5b      	lsrs	r3, r3, #9
 800b74a:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b74c:	69fb      	ldr	r3, [r7, #28]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d048      	beq.n	800b7e4 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800b752:	7dba      	ldrb	r2, [r7, #22]
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	4413      	add	r3, r2
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800b75e:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800b762:	4293      	cmp	r3, r2
 800b764:	d908      	bls.n	800b778 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b76c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800b770:	461a      	mov	r2, r3
 800b772:	7dbb      	ldrb	r3, [r7, #22]
 800b774:	1ad3      	subs	r3, r2, r3
 800b776:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b77e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800b782:	69fb      	ldr	r3, [r7, #28]
 800b784:	693a      	ldr	r2, [r7, #16]
 800b786:	69b9      	ldr	r1, [r7, #24]
 800b788:	f007 f996 	bl	8012ab8 <disk_write>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d005      	beq.n	800b79e <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2201      	movs	r2, #1
 800b796:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b79a:	2301      	movs	r3, #1
 800b79c:	e09e      	b.n	800b8dc <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	1ad2      	subs	r2, r2, r3
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d216      	bcs.n	800b7dc <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800b7ae:	68f8      	ldr	r0, [r7, #12]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	1ad3      	subs	r3, r2, r3
 800b7ba:	025b      	lsls	r3, r3, #9
 800b7bc:	69ba      	ldr	r2, [r7, #24]
 800b7be:	4413      	add	r3, r2
 800b7c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	f7fd fea9 	bl	800951c <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b7d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b7d4:	b2da      	uxtb	r2, r3
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800b7dc:	69fb      	ldr	r3, [r7, #28]
 800b7de:	025b      	lsls	r3, r3, #9
 800b7e0:	623b      	str	r3, [r7, #32]
				continue;
 800b7e2:	e047      	b.n	800b874 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	d01a      	beq.n	800b826 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d212      	bcs.n	800b826 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b806:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800b80a:	68f9      	ldr	r1, [r7, #12]
 800b80c:	2301      	movs	r3, #1
 800b80e:	693a      	ldr	r2, [r7, #16]
 800b810:	f007 f8b8 	bl	8012984 <disk_read>
 800b814:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800b816:	2b00      	cmp	r3, #0
 800b818:	d005      	beq.n	800b826 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2201      	movs	r2, #1
 800b81e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800b822:	2301      	movs	r3, #1
 800b824:	e05a      	b.n	800b8dc <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	693a      	ldr	r2, [r7, #16]
 800b82a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b838:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800b83c:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800b83e:	6a3a      	ldr	r2, [r7, #32]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	429a      	cmp	r2, r3
 800b844:	d901      	bls.n	800b84a <f_write+0x2c0>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800b850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	4413      	add	r3, r2
 800b858:	6a3a      	ldr	r2, [r7, #32]
 800b85a:	69b9      	ldr	r1, [r7, #24]
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7fd fe5d 	bl	800951c <mem_cpy>
		fp->flag |= FA__DIRTY;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b86c:	b2da      	uxtb	r2, r3
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800b874:	69ba      	ldr	r2, [r7, #24]
 800b876:	6a3b      	ldr	r3, [r7, #32]
 800b878:	4413      	add	r3, r2
 800b87a:	61bb      	str	r3, [r7, #24]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b882:	6a3b      	ldr	r3, [r7, #32]
 800b884:	441a      	add	r2, r3
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	681a      	ldr	r2, [r3, #0]
 800b890:	6a3b      	ldr	r3, [r7, #32]
 800b892:	441a      	add	r2, r3
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	601a      	str	r2, [r3, #0]
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	1ad3      	subs	r3, r2, r3
 800b89e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f47f aea7 	bne.w	800b5f6 <f_write+0x6c>
 800b8a8:	e000      	b.n	800b8ac <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b8aa:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d905      	bls.n	800b8c8 <f_write+0x33e>
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b8ce:	f043 0320 	orr.w	r3, r3, #32
 800b8d2:	b2da      	uxtb	r2, r3
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 800b8da:	2300      	movs	r3, #0
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3728      	adds	r7, #40	; 0x28
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}

0800b8e4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b086      	sub	sp, #24
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f7ff fbc5 	bl	800b07c <validate>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b8f6:	7dfb      	ldrb	r3, [r7, #23]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	f040 80a8 	bne.w	800ba4e <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b904:	f003 0320 	and.w	r3, r3, #32
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f000 80a0 	beq.w	800ba4e <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d019      	beq.n	800b950 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800b922:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800b926:	6879      	ldr	r1, [r7, #4]
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800b92e:	2301      	movs	r3, #1
 800b930:	f007 f8c2 	bl	8012ab8 <disk_write>
 800b934:	4603      	mov	r3, r0
 800b936:	2b00      	cmp	r3, #0
 800b938:	d001      	beq.n	800b93e <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800b93a:	2301      	movs	r3, #1
 800b93c:	e088      	b.n	800ba50 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800b944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b948:	b2da      	uxtb	r2, r3
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800b95c:	4619      	mov	r1, r3
 800b95e:	4610      	mov	r0, r2
 800b960:	f7fe f84d 	bl	80099fe <move_window>
 800b964:	4603      	mov	r3, r0
 800b966:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800b968:	7dfb      	ldrb	r3, [r7, #23]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d16f      	bne.n	800ba4e <f_sync+0x16a>
				dir = fp->dir_ptr;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b974:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	330b      	adds	r3, #11
 800b97a:	693a      	ldr	r2, [r7, #16]
 800b97c:	320b      	adds	r2, #11
 800b97e:	7812      	ldrb	r2, [r2, #0]
 800b980:	f042 0220 	orr.w	r2, r2, #32
 800b984:	b2d2      	uxtb	r2, r2
 800b986:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	331c      	adds	r3, #28
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800b992:	b2d2      	uxtb	r2, r2
 800b994:	701a      	strb	r2, [r3, #0]
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	331d      	adds	r3, #29
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800b9a0:	b292      	uxth	r2, r2
 800b9a2:	0a12      	lsrs	r2, r2, #8
 800b9a4:	b292      	uxth	r2, r2
 800b9a6:	b2d2      	uxtb	r2, r2
 800b9a8:	701a      	strb	r2, [r3, #0]
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	331e      	adds	r3, #30
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800b9b4:	0c12      	lsrs	r2, r2, #16
 800b9b6:	b2d2      	uxtb	r2, r2
 800b9b8:	701a      	strb	r2, [r3, #0]
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	331f      	adds	r3, #31
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	f8d2 220c 	ldr.w	r2, [r2, #524]	; 0x20c
 800b9c4:	0e12      	lsrs	r2, r2, #24
 800b9c6:	b2d2      	uxtb	r2, r2
 800b9c8:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6938      	ldr	r0, [r7, #16]
 800b9d4:	f7fe fdfe 	bl	800a5d4 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800b9d8:	f007 f984 	bl	8012ce4 <get_fattime>
 800b9dc:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	3316      	adds	r3, #22
 800b9e2:	68fa      	ldr	r2, [r7, #12]
 800b9e4:	b2d2      	uxtb	r2, r2
 800b9e6:	701a      	strb	r2, [r3, #0]
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	3317      	adds	r3, #23
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	b292      	uxth	r2, r2
 800b9f0:	0a12      	lsrs	r2, r2, #8
 800b9f2:	b292      	uxth	r2, r2
 800b9f4:	b2d2      	uxtb	r2, r2
 800b9f6:	701a      	strb	r2, [r3, #0]
 800b9f8:	693b      	ldr	r3, [r7, #16]
 800b9fa:	3318      	adds	r3, #24
 800b9fc:	68fa      	ldr	r2, [r7, #12]
 800b9fe:	0c12      	lsrs	r2, r2, #16
 800ba00:	b2d2      	uxtb	r2, r2
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	3319      	adds	r3, #25
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	0e12      	lsrs	r2, r2, #24
 800ba0c:	b2d2      	uxtb	r2, r2
 800ba0e:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	3312      	adds	r3, #18
 800ba14:	2200      	movs	r2, #0
 800ba16:	701a      	strb	r2, [r3, #0]
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	3313      	adds	r3, #19
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800ba26:	f023 0320 	bic.w	r3, r3, #32
 800ba2a:	b2da      	uxtb	r2, r3
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ba38:	2201      	movs	r2, #1
 800ba3a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7fe f808 	bl	8009a5a <sync_fs>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800ba4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3718      	adds	r7, #24
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f7ff ff3f 	bl	800b8e4 <f_sync>
 800ba66:	4603      	mov	r3, r0
 800ba68:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d116      	bne.n	800ba9e <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f7ff fb03 	bl	800b07c <validate>
 800ba76:	4603      	mov	r3, r0
 800ba78:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ba7a:	7bfb      	ldrb	r3, [r7, #15]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d10e      	bne.n	800ba9e <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7fd ff04 	bl	8009894 <dec_lock>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ba90:	7bfb      	ldrb	r3, [r7, #15]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d103      	bne.n	800ba9e <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ba9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800baa0:	4618      	mov	r0, r3
 800baa2:	3710      	adds	r7, #16
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}

0800baa8 <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b084      	sub	sp, #16
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
 800bab0:	460b      	mov	r3, r1
 800bab2:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800bab4:	78fb      	ldrb	r3, [r7, #3]
 800bab6:	2b0a      	cmp	r3, #10
 800bab8:	d103      	bne.n	800bac2 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800baba:	210d      	movs	r1, #13
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f7ff fff3 	bl	800baa8 <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	db25      	blt.n	800bb1a <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	1c5a      	adds	r2, r3, #1
 800bad2:	60fa      	str	r2, [r7, #12]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	4413      	add	r3, r2
 800bad8:	78fa      	ldrb	r2, [r7, #3]
 800bada:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2b3c      	cmp	r3, #60	; 0x3c
 800bae0:	dd12      	ble.n	800bb08 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6818      	ldr	r0, [r3, #0]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f103 010c 	add.w	r1, r3, #12
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	f107 0308 	add.w	r3, r7, #8
 800baf2:	f7ff fd4a 	bl	800b58a <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800baf6:	68ba      	ldr	r2, [r7, #8]
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d101      	bne.n	800bb02 <putc_bfd+0x5a>
 800bafe:	2300      	movs	r3, #0
 800bb00:	e001      	b.n	800bb06 <putc_bfd+0x5e>
 800bb02:	f04f 33ff 	mov.w	r3, #4294967295
 800bb06:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	68fa      	ldr	r2, [r7, #12]
 800bb0c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	609a      	str	r2, [r3, #8]
 800bb18:	e000      	b.n	800bb1c <putc_bfd+0x74>
	if (i < 0) return;
 800bb1a:	bf00      	nop
}
 800bb1c:	3710      	adds	r7, #16
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}
	...

0800bb24 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800bb24:	b40e      	push	{r1, r2, r3}
 800bb26:	b590      	push	{r4, r7, lr}
 800bb28:	b0a2      	sub	sp, #136	; 0x88
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]
	DWORD v;
	TCHAR c, d, s[16], *p;
	putbuff pb;


	pb.fp = fp;				/* Initialize output buffer */
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	60bb      	str	r3, [r7, #8]
	pb.nchr = pb.idx = 0;
 800bb32:	2300      	movs	r3, #0
 800bb34:	60fb      	str	r3, [r7, #12]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	613b      	str	r3, [r7, #16]

	va_start(arp, fmt);
 800bb3a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800bb3e:	66bb      	str	r3, [r7, #104]	; 0x68

	for (;;) {
		c = *fmt++;
 800bb40:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bb44:	1c5a      	adds	r2, r3, #1
 800bb46:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		if (c == 0) break;			/* End of string */
 800bb50:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 81d9 	beq.w	800bf0c <f_printf+0x3e8>
		if (c != '%') {				/* Non escape character */
 800bb5a:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bb5e:	2b25      	cmp	r3, #37	; 0x25
 800bb60:	d008      	beq.n	800bb74 <f_printf+0x50>
			putc_bfd(&pb, c);
 800bb62:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 800bb66:	f107 0308 	add.w	r3, r7, #8
 800bb6a:	4611      	mov	r1, r2
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7ff ff9b 	bl	800baa8 <putc_bfd>
			continue;
 800bb72:	e1ca      	b.n	800bf0a <f_printf+0x3e6>
		}
		w = f = 0;
 800bb74:	2300      	movs	r3, #0
 800bb76:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	67bb      	str	r3, [r7, #120]	; 0x78
		c = *fmt++;
 800bb7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bb82:	1c5a      	adds	r2, r3, #1
 800bb84:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		if (c == '0') {				/* Flag: '0' padding */
 800bb8e:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bb92:	2b30      	cmp	r3, #48	; 0x30
 800bb94:	d10b      	bne.n	800bbae <f_printf+0x8a>
			f = 1; c = *fmt++;
 800bb96:	2301      	movs	r3, #1
 800bb98:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800bb9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bba0:	1c5a      	adds	r2, r3, #1
 800bba2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bba6:	781b      	ldrb	r3, [r3, #0]
 800bba8:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
 800bbac:	e022      	b.n	800bbf4 <f_printf+0xd0>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800bbae:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bbb2:	2b2d      	cmp	r3, #45	; 0x2d
 800bbb4:	d11e      	bne.n	800bbf4 <f_printf+0xd0>
				f = 2; c = *fmt++;
 800bbb6:	2302      	movs	r3, #2
 800bbb8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800bbbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bbc0:	1c5a      	adds	r2, r3, #1
 800bbc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800bbcc:	e012      	b.n	800bbf4 <f_printf+0xd0>
			w = w * 10 + c - '0';
 800bbce:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	005b      	lsls	r3, r3, #1
 800bbd8:	461a      	mov	r2, r3
 800bbda:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bbde:	4413      	add	r3, r2
 800bbe0:	3b30      	subs	r3, #48	; 0x30
 800bbe2:	67bb      	str	r3, [r7, #120]	; 0x78
			c = *fmt++;
 800bbe4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bbe8:	1c5a      	adds	r2, r3, #1
 800bbea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		while (IsDigit(c)) {		/* Precision */
 800bbf4:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bbf8:	2b2f      	cmp	r3, #47	; 0x2f
 800bbfa:	d903      	bls.n	800bc04 <f_printf+0xe0>
 800bbfc:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bc00:	2b39      	cmp	r3, #57	; 0x39
 800bc02:	d9e4      	bls.n	800bbce <f_printf+0xaa>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800bc04:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bc08:	2b6c      	cmp	r3, #108	; 0x6c
 800bc0a:	d003      	beq.n	800bc14 <f_printf+0xf0>
 800bc0c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bc10:	2b4c      	cmp	r3, #76	; 0x4c
 800bc12:	d10d      	bne.n	800bc30 <f_printf+0x10c>
			f |= 4; c = *fmt++;
 800bc14:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800bc18:	f043 0304 	orr.w	r3, r3, #4
 800bc1c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800bc20:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bc24:	1c5a      	adds	r2, r3, #1
 800bc26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bc2a:	781b      	ldrb	r3, [r3, #0]
 800bc2c:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		}
		if (!c) break;
 800bc30:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	f000 816b 	beq.w	800bf10 <f_printf+0x3ec>
		d = c;
 800bc3a:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800bc3e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		if (IsLower(d)) d -= 0x20;
 800bc42:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bc46:	2b60      	cmp	r3, #96	; 0x60
 800bc48:	d908      	bls.n	800bc5c <f_printf+0x138>
 800bc4a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bc4e:	2b7a      	cmp	r3, #122	; 0x7a
 800bc50:	d804      	bhi.n	800bc5c <f_printf+0x138>
 800bc52:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bc56:	3b20      	subs	r3, #32
 800bc58:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		switch (d) {				/* Type is... */
 800bc5c:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bc60:	3b42      	subs	r3, #66	; 0x42
 800bc62:	2b16      	cmp	r3, #22
 800bc64:	f200 808f 	bhi.w	800bd86 <f_printf+0x262>
 800bc68:	a201      	add	r2, pc, #4	; (adr r2, 800bc70 <f_printf+0x14c>)
 800bc6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc6e:	bf00      	nop
 800bc70:	0800bd67 	.word	0x0800bd67
 800bc74:	0800bd4f 	.word	0x0800bd4f
 800bc78:	0800bd77 	.word	0x0800bd77
 800bc7c:	0800bd87 	.word	0x0800bd87
 800bc80:	0800bd87 	.word	0x0800bd87
 800bc84:	0800bd87 	.word	0x0800bd87
 800bc88:	0800bd87 	.word	0x0800bd87
 800bc8c:	0800bd87 	.word	0x0800bd87
 800bc90:	0800bd87 	.word	0x0800bd87
 800bc94:	0800bd87 	.word	0x0800bd87
 800bc98:	0800bd87 	.word	0x0800bd87
 800bc9c:	0800bd87 	.word	0x0800bd87
 800bca0:	0800bd87 	.word	0x0800bd87
 800bca4:	0800bd6f 	.word	0x0800bd6f
 800bca8:	0800bd87 	.word	0x0800bd87
 800bcac:	0800bd87 	.word	0x0800bd87
 800bcb0:	0800bd87 	.word	0x0800bd87
 800bcb4:	0800bccd 	.word	0x0800bccd
 800bcb8:	0800bd87 	.word	0x0800bd87
 800bcbc:	0800bd77 	.word	0x0800bd77
 800bcc0:	0800bd87 	.word	0x0800bd87
 800bcc4:	0800bd87 	.word	0x0800bd87
 800bcc8:	0800bd7f 	.word	0x0800bd7f
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800bccc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bcce:	1d1a      	adds	r2, r3, #4
 800bcd0:	66ba      	str	r2, [r7, #104]	; 0x68
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	66fb      	str	r3, [r7, #108]	; 0x6c
			for (j = 0; p[j]; j++) ;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bcda:	e002      	b.n	800bce2 <f_printf+0x1be>
 800bcdc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bcde:	3301      	adds	r3, #1
 800bce0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bce2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bce4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bce6:	4413      	add	r3, r2
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d1f6      	bne.n	800bcdc <f_printf+0x1b8>
			if (!(f & 2)) {
 800bcee:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800bcf2:	f003 0302 	and.w	r3, r3, #2
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d117      	bne.n	800bd2a <f_printf+0x206>
				while (j++ < w) putc_bfd(&pb, ' ');
 800bcfa:	e005      	b.n	800bd08 <f_printf+0x1e4>
 800bcfc:	f107 0308 	add.w	r3, r7, #8
 800bd00:	2120      	movs	r1, #32
 800bd02:	4618      	mov	r0, r3
 800bd04:	f7ff fed0 	bl	800baa8 <putc_bfd>
 800bd08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd0a:	1c5a      	adds	r2, r3, #1
 800bd0c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bd0e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bd10:	4293      	cmp	r3, r2
 800bd12:	d3f3      	bcc.n	800bcfc <f_printf+0x1d8>
			}
			while (*p) putc_bfd(&pb, *p++);
 800bd14:	e009      	b.n	800bd2a <f_printf+0x206>
 800bd16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bd18:	1c5a      	adds	r2, r3, #1
 800bd1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bd1c:	781a      	ldrb	r2, [r3, #0]
 800bd1e:	f107 0308 	add.w	r3, r7, #8
 800bd22:	4611      	mov	r1, r2
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7ff febf 	bl	800baa8 <putc_bfd>
 800bd2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d1f1      	bne.n	800bd16 <f_printf+0x1f2>
			while (j++ < w) putc_bfd(&pb, ' ');
 800bd32:	e005      	b.n	800bd40 <f_printf+0x21c>
 800bd34:	f107 0308 	add.w	r3, r7, #8
 800bd38:	2120      	movs	r1, #32
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7ff feb4 	bl	800baa8 <putc_bfd>
 800bd40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd42:	1c5a      	adds	r2, r3, #1
 800bd44:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bd46:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d3f3      	bcc.n	800bd34 <f_printf+0x210>
			continue;
 800bd4c:	e0dd      	b.n	800bf0a <f_printf+0x3e6>
		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800bd4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bd50:	1d1a      	adds	r2, r3, #4
 800bd52:	66ba      	str	r2, [r7, #104]	; 0x68
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	b2da      	uxtb	r2, r3
 800bd58:	f107 0308 	add.w	r3, r7, #8
 800bd5c:	4611      	mov	r1, r2
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7ff fea2 	bl	800baa8 <putc_bfd>
 800bd64:	e0d1      	b.n	800bf0a <f_printf+0x3e6>
		case 'B' :					/* Binary */
			r = 2; break;
 800bd66:	2302      	movs	r3, #2
 800bd68:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800bd6c:	e014      	b.n	800bd98 <f_printf+0x274>
		case 'O' :					/* Octal */
			r = 8; break;
 800bd6e:	2308      	movs	r3, #8
 800bd70:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800bd74:	e010      	b.n	800bd98 <f_printf+0x274>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800bd76:	230a      	movs	r3, #10
 800bd78:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800bd7c:	e00c      	b.n	800bd98 <f_printf+0x274>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800bd7e:	2310      	movs	r3, #16
 800bd80:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800bd84:	e008      	b.n	800bd98 <f_printf+0x274>
		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800bd86:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 800bd8a:	f107 0308 	add.w	r3, r7, #8
 800bd8e:	4611      	mov	r1, r2
 800bd90:	4618      	mov	r0, r3
 800bd92:	f7ff fe89 	bl	800baa8 <putc_bfd>
 800bd96:	e0b8      	b.n	800bf0a <f_printf+0x3e6>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800bd98:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800bd9c:	f003 0304 	and.w	r3, r3, #4
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d004      	beq.n	800bdae <f_printf+0x28a>
 800bda4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bda6:	1d1a      	adds	r2, r3, #4
 800bda8:	66ba      	str	r2, [r7, #104]	; 0x68
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	e00c      	b.n	800bdc8 <f_printf+0x2a4>
 800bdae:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bdb2:	2b44      	cmp	r3, #68	; 0x44
 800bdb4:	d104      	bne.n	800bdc0 <f_printf+0x29c>
 800bdb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bdb8:	1d1a      	adds	r2, r3, #4
 800bdba:	66ba      	str	r2, [r7, #104]	; 0x68
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	e003      	b.n	800bdc8 <f_printf+0x2a4>
 800bdc0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bdc2:	1d1a      	adds	r2, r3, #4
 800bdc4:	66ba      	str	r2, [r7, #104]	; 0x68
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	677b      	str	r3, [r7, #116]	; 0x74
		if (d == 'D' && (v & 0x80000000)) {
 800bdca:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800bdce:	2b44      	cmp	r3, #68	; 0x44
 800bdd0:	d10b      	bne.n	800bdea <f_printf+0x2c6>
 800bdd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	da08      	bge.n	800bdea <f_printf+0x2c6>
			v = 0 - v;
 800bdd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdda:	425b      	negs	r3, r3
 800bddc:	677b      	str	r3, [r7, #116]	; 0x74
			f |= 8;
 800bdde:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800bde2:	f043 0308 	orr.w	r3, r3, #8
 800bde6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		}
		i = 0;
 800bdea:	2300      	movs	r3, #0
 800bdec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		do {
			d = (TCHAR)(v % r); v /= r;
 800bdf0:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800bdf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdf6:	fbb3 f1f2 	udiv	r1, r3, r2
 800bdfa:	fb02 f201 	mul.w	r2, r2, r1
 800bdfe:	1a9b      	subs	r3, r3, r2
 800be00:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
 800be04:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800be08:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800be0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800be0e:	677b      	str	r3, [r7, #116]	; 0x74
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800be10:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800be14:	2b09      	cmp	r3, #9
 800be16:	d90b      	bls.n	800be30 <f_printf+0x30c>
 800be18:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800be1c:	2b78      	cmp	r3, #120	; 0x78
 800be1e:	d101      	bne.n	800be24 <f_printf+0x300>
 800be20:	2227      	movs	r2, #39	; 0x27
 800be22:	e000      	b.n	800be26 <f_printf+0x302>
 800be24:	2207      	movs	r2, #7
 800be26:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800be2a:	4413      	add	r3, r2
 800be2c:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
			s[i++] = d + '0';
 800be30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be34:	1c5a      	adds	r2, r3, #1
 800be36:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800be3a:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800be3e:	3230      	adds	r2, #48	; 0x30
 800be40:	b2d2      	uxtb	r2, r2
 800be42:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800be46:	440b      	add	r3, r1
 800be48:	f803 2c34 	strb.w	r2, [r3, #-52]
		} while (v && i < sizeof s / sizeof s[0]);
 800be4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d003      	beq.n	800be5a <f_printf+0x336>
 800be52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be56:	2b0f      	cmp	r3, #15
 800be58:	d9ca      	bls.n	800bdf0 <f_printf+0x2cc>
		if (f & 8) s[i++] = '-';
 800be5a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800be5e:	f003 0308 	and.w	r3, r3, #8
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00a      	beq.n	800be7c <f_printf+0x358>
 800be66:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be6a:	1c5a      	adds	r2, r3, #1
 800be6c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800be70:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800be74:	4413      	add	r3, r2
 800be76:	222d      	movs	r2, #45	; 0x2d
 800be78:	f803 2c34 	strb.w	r2, [r3, #-52]
		j = i; d = (f & 1) ? '0' : ' ';
 800be7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800be80:	67fb      	str	r3, [r7, #124]	; 0x7c
 800be82:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800be86:	f003 0301 	and.w	r3, r3, #1
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <f_printf+0x36e>
 800be8e:	2330      	movs	r3, #48	; 0x30
 800be90:	e000      	b.n	800be94 <f_printf+0x370>
 800be92:	2320      	movs	r3, #32
 800be94:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800be98:	e007      	b.n	800beaa <f_printf+0x386>
 800be9a:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800be9e:	f107 0308 	add.w	r3, r7, #8
 800bea2:	4611      	mov	r1, r2
 800bea4:	4618      	mov	r0, r3
 800bea6:	f7ff fdff 	bl	800baa8 <putc_bfd>
 800beaa:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800beae:	f003 0302 	and.w	r3, r3, #2
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d105      	bne.n	800bec2 <f_printf+0x39e>
 800beb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800beb8:	1c5a      	adds	r2, r3, #1
 800beba:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bebc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d3eb      	bcc.n	800be9a <f_printf+0x376>
		do putc_bfd(&pb, s[--i]); while (i);
 800bec2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bec6:	3b01      	subs	r3, #1
 800bec8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800becc:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800bed0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bed4:	4413      	add	r3, r2
 800bed6:	781a      	ldrb	r2, [r3, #0]
 800bed8:	f107 0308 	add.w	r3, r7, #8
 800bedc:	4611      	mov	r1, r2
 800bede:	4618      	mov	r0, r3
 800bee0:	f7ff fde2 	bl	800baa8 <putc_bfd>
 800bee4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d1ea      	bne.n	800bec2 <f_printf+0x39e>
		while (j++ < w) putc_bfd(&pb, d);
 800beec:	e007      	b.n	800befe <f_printf+0x3da>
 800beee:	f897 2072 	ldrb.w	r2, [r7, #114]	; 0x72
 800bef2:	f107 0308 	add.w	r3, r7, #8
 800bef6:	4611      	mov	r1, r2
 800bef8:	4618      	mov	r0, r3
 800befa:	f7ff fdd5 	bl	800baa8 <putc_bfd>
 800befe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bf00:	1c5a      	adds	r2, r3, #1
 800bf02:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bf04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d3f1      	bcc.n	800beee <f_printf+0x3ca>
		c = *fmt++;
 800bf0a:	e619      	b.n	800bb40 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800bf0c:	bf00      	nop
 800bf0e:	e000      	b.n	800bf12 <f_printf+0x3ee>
		if (!c) break;
 800bf10:	bf00      	nop
	}

	va_end(arp);

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	db16      	blt.n	800bf46 <f_printf+0x422>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800bf18:	68b8      	ldr	r0, [r7, #8]
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	461c      	mov	r4, r3
 800bf1e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800bf22:	f107 0308 	add.w	r3, r7, #8
 800bf26:	f103 010c 	add.w	r1, r3, #12
 800bf2a:	4613      	mov	r3, r2
 800bf2c:	4622      	mov	r2, r4
 800bf2e:	f7ff fb2c 	bl	800b58a <f_write>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d106      	bne.n	800bf46 <f_printf+0x422>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf3e:	429a      	cmp	r2, r3
 800bf40:	d101      	bne.n	800bf46 <f_printf+0x422>
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	e001      	b.n	800bf4a <f_printf+0x426>
	return EOF;
 800bf46:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3788      	adds	r7, #136	; 0x88
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800bf54:	b003      	add	sp, #12
 800bf56:	4770      	bx	lr

0800bf58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b087      	sub	sp, #28
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4613      	mov	r3, r2
 800bf64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bf66:	2301      	movs	r3, #1
 800bf68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800bf6e:	4b1e      	ldr	r3, [pc, #120]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf70:	7a5b      	ldrb	r3, [r3, #9]
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	2b01      	cmp	r3, #1
 800bf76:	d831      	bhi.n	800bfdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bf78:	4b1b      	ldr	r3, [pc, #108]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf7a:	7a5b      	ldrb	r3, [r3, #9]
 800bf7c:	b2db      	uxtb	r3, r3
 800bf7e:	461a      	mov	r2, r3
 800bf80:	4b19      	ldr	r3, [pc, #100]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf82:	2100      	movs	r1, #0
 800bf84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800bf86:	4b18      	ldr	r3, [pc, #96]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf88:	7a5b      	ldrb	r3, [r3, #9]
 800bf8a:	b2db      	uxtb	r3, r3
 800bf8c:	4a16      	ldr	r2, [pc, #88]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	4413      	add	r3, r2
 800bf92:	68fa      	ldr	r2, [r7, #12]
 800bf94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800bf96:	4b14      	ldr	r3, [pc, #80]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bf98:	7a5b      	ldrb	r3, [r3, #9]
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	4b12      	ldr	r3, [pc, #72]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bfa0:	4413      	add	r3, r2
 800bfa2:	79fa      	ldrb	r2, [r7, #7]
 800bfa4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bfa6:	4b10      	ldr	r3, [pc, #64]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bfa8:	7a5b      	ldrb	r3, [r3, #9]
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	1c5a      	adds	r2, r3, #1
 800bfae:	b2d1      	uxtb	r1, r2
 800bfb0:	4a0d      	ldr	r2, [pc, #52]	; (800bfe8 <FATFS_LinkDriverEx+0x90>)
 800bfb2:	7251      	strb	r1, [r2, #9]
 800bfb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bfb6:	7dbb      	ldrb	r3, [r7, #22]
 800bfb8:	3330      	adds	r3, #48	; 0x30
 800bfba:	b2da      	uxtb	r2, r3
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	223a      	movs	r2, #58	; 0x3a
 800bfc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	3302      	adds	r3, #2
 800bfcc:	222f      	movs	r2, #47	; 0x2f
 800bfce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	3303      	adds	r3, #3
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800bfdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	371c      	adds	r7, #28
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bc80      	pop	{r7}
 800bfe6:	4770      	bx	lr
 800bfe8:	200003cc 	.word	0x200003cc

0800bfec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bff6:	2200      	movs	r2, #0
 800bff8:	6839      	ldr	r1, [r7, #0]
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f7ff ffac 	bl	800bf58 <FATFS_LinkDriverEx>
 800c000:	4603      	mov	r3, r0
}
 800c002:	4618      	mov	r0, r3
 800c004:	3708      	adds	r7, #8
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}

0800c00a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c00a:	b480      	push	{r7}
 800c00c:	b085      	sub	sp, #20
 800c00e:	af00      	add	r7, sp, #0
 800c010:	4603      	mov	r3, r0
 800c012:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c014:	2300      	movs	r3, #0
 800c016:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c018:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c01c:	2b84      	cmp	r3, #132	; 0x84
 800c01e:	d005      	beq.n	800c02c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c020:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	4413      	add	r3, r2
 800c028:	3303      	adds	r3, #3
 800c02a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c02c:	68fb      	ldr	r3, [r7, #12]
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3714      	adds	r7, #20
 800c032:	46bd      	mov	sp, r7
 800c034:	bc80      	pop	{r7}
 800c036:	4770      	bx	lr

0800c038 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800c038:	b480      	push	{r7}
 800c03a:	b083      	sub	sp, #12
 800c03c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c03e:	f3ef 8305 	mrs	r3, IPSR
 800c042:	607b      	str	r3, [r7, #4]
  return(result);
 800c044:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800c046:	2b00      	cmp	r3, #0
 800c048:	bf14      	ite	ne
 800c04a:	2301      	movne	r3, #1
 800c04c:	2300      	moveq	r3, #0
 800c04e:	b2db      	uxtb	r3, r3
}
 800c050:	4618      	mov	r0, r3
 800c052:	370c      	adds	r7, #12
 800c054:	46bd      	mov	sp, r7
 800c056:	bc80      	pop	{r7}
 800c058:	4770      	bx	lr

0800c05a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c05e:	f001 fa7d 	bl	800d55c <vTaskStartScheduler>
  
  return osOK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	bd80      	pop	{r7, pc}

0800c068 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c06a:	b087      	sub	sp, #28
 800c06c:	af02      	add	r7, sp, #8
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	685c      	ldr	r4, [r3, #4]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c07e:	b29e      	uxth	r6, r3
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c086:	4618      	mov	r0, r3
 800c088:	f7ff ffbf 	bl	800c00a <makeFreeRtosPriority>
 800c08c:	4602      	mov	r2, r0
 800c08e:	f107 030c 	add.w	r3, r7, #12
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	9200      	str	r2, [sp, #0]
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	4632      	mov	r2, r6
 800c09a:	4629      	mov	r1, r5
 800c09c:	4620      	mov	r0, r4
 800c09e:	f001 f872 	bl	800d186 <xTaskCreate>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d001      	beq.n	800c0ac <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	e000      	b.n	800c0ae <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c0b6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c0b6:	b580      	push	{r7, lr}
 800c0b8:	b084      	sub	sp, #16
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d001      	beq.n	800c0cc <osDelay+0x16>
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	e000      	b.n	800c0ce <osDelay+0x18>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f001 fa10 	bl	800d4f4 <vTaskDelay>
  
  return osOK;
 800c0d4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3710      	adds	r7, #16
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b082      	sub	sp, #8
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
 800c0e6:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	6818      	ldr	r0, [r3, #0]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	685b      	ldr	r3, [r3, #4]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	4619      	mov	r1, r3
 800c0f4:	f000 fbc2 	bl	800c87c <xQueueGenericCreate>
 800c0f8:	4603      	mov	r3, r0
#endif
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3708      	adds	r7, #8
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
	...

0800c104 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b086      	sub	sp, #24
 800c108:	af00      	add	r7, sp, #0
 800c10a:	60f8      	str	r0, [r7, #12]
 800c10c:	60b9      	str	r1, [r7, #8]
 800c10e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800c110:	2300      	movs	r3, #0
 800c112:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d101      	bne.n	800c122 <osMessagePut+0x1e>
    ticks = 1;
 800c11e:	2301      	movs	r3, #1
 800c120:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800c122:	f7ff ff89 	bl	800c038 <inHandlerMode>
 800c126:	4603      	mov	r3, r0
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d018      	beq.n	800c15e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800c12c:	f107 0210 	add.w	r2, r7, #16
 800c130:	f107 0108 	add.w	r1, r7, #8
 800c134:	2300      	movs	r3, #0
 800c136:	68f8      	ldr	r0, [r7, #12]
 800c138:	f000 fcf2 	bl	800cb20 <xQueueGenericSendFromISR>
 800c13c:	4603      	mov	r3, r0
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d001      	beq.n	800c146 <osMessagePut+0x42>
      return osErrorOS;
 800c142:	23ff      	movs	r3, #255	; 0xff
 800c144:	e018      	b.n	800c178 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d014      	beq.n	800c176 <osMessagePut+0x72>
 800c14c:	4b0c      	ldr	r3, [pc, #48]	; (800c180 <osMessagePut+0x7c>)
 800c14e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c152:	601a      	str	r2, [r3, #0]
 800c154:	f3bf 8f4f 	dsb	sy
 800c158:	f3bf 8f6f 	isb	sy
 800c15c:	e00b      	b.n	800c176 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800c15e:	f107 0108 	add.w	r1, r7, #8
 800c162:	2300      	movs	r3, #0
 800c164:	697a      	ldr	r2, [r7, #20]
 800c166:	68f8      	ldr	r0, [r7, #12]
 800c168:	f000 fbe0 	bl	800c92c <xQueueGenericSend>
 800c16c:	4603      	mov	r3, r0
 800c16e:	2b01      	cmp	r3, #1
 800c170:	d001      	beq.n	800c176 <osMessagePut+0x72>
      return osErrorOS;
 800c172:	23ff      	movs	r3, #255	; 0xff
 800c174:	e000      	b.n	800c178 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800c176:	2300      	movs	r3, #0
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3718      	adds	r7, #24
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}
 800c180:	e000ed04 	.word	0xe000ed04

0800c184 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800c184:	b590      	push	{r4, r7, lr}
 800c186:	b08b      	sub	sp, #44	; 0x2c
 800c188:	af00      	add	r7, sp, #0
 800c18a:	60f8      	str	r0, [r7, #12]
 800c18c:	60b9      	str	r1, [r7, #8]
 800c18e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800c194:	2300      	movs	r3, #0
 800c196:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d10a      	bne.n	800c1b4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800c19e:	2380      	movs	r3, #128	; 0x80
 800c1a0:	617b      	str	r3, [r7, #20]
    return event;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	461c      	mov	r4, r3
 800c1a6:	f107 0314 	add.w	r3, r7, #20
 800c1aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c1ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c1b2:	e054      	b.n	800c25e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c2:	d103      	bne.n	800c1cc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800c1c4:	f04f 33ff 	mov.w	r3, #4294967295
 800c1c8:	627b      	str	r3, [r7, #36]	; 0x24
 800c1ca:	e009      	b.n	800c1e0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d006      	beq.n	800c1e0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800c1d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d101      	bne.n	800c1e0 <osMessageGet+0x5c>
      ticks = 1;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800c1e0:	f7ff ff2a 	bl	800c038 <inHandlerMode>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d01c      	beq.n	800c224 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800c1ea:	f107 0220 	add.w	r2, r7, #32
 800c1ee:	f107 0314 	add.w	r3, r7, #20
 800c1f2:	3304      	adds	r3, #4
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	68b8      	ldr	r0, [r7, #8]
 800c1f8:	f000 fe38 	bl	800ce6c <xQueueReceiveFromISR>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	2b01      	cmp	r3, #1
 800c200:	d102      	bne.n	800c208 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800c202:	2310      	movs	r3, #16
 800c204:	617b      	str	r3, [r7, #20]
 800c206:	e001      	b.n	800c20c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800c208:	2300      	movs	r3, #0
 800c20a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c20c:	6a3b      	ldr	r3, [r7, #32]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d01d      	beq.n	800c24e <osMessageGet+0xca>
 800c212:	4b15      	ldr	r3, [pc, #84]	; (800c268 <osMessageGet+0xe4>)
 800c214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c218:	601a      	str	r2, [r3, #0]
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	f3bf 8f6f 	isb	sy
 800c222:	e014      	b.n	800c24e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800c224:	f107 0314 	add.w	r3, r7, #20
 800c228:	1d19      	adds	r1, r3, #4
 800c22a:	2300      	movs	r3, #0
 800c22c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c22e:	68b8      	ldr	r0, [r7, #8]
 800c230:	f000 fd0a 	bl	800cc48 <xQueueGenericReceive>
 800c234:	4603      	mov	r3, r0
 800c236:	2b01      	cmp	r3, #1
 800c238:	d102      	bne.n	800c240 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800c23a:	2310      	movs	r3, #16
 800c23c:	617b      	str	r3, [r7, #20]
 800c23e:	e006      	b.n	800c24e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800c240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c242:	2b00      	cmp	r3, #0
 800c244:	d101      	bne.n	800c24a <osMessageGet+0xc6>
 800c246:	2300      	movs	r3, #0
 800c248:	e000      	b.n	800c24c <osMessageGet+0xc8>
 800c24a:	2340      	movs	r3, #64	; 0x40
 800c24c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	461c      	mov	r4, r3
 800c252:	f107 0314 	add.w	r3, r7, #20
 800c256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c25a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800c25e:	68f8      	ldr	r0, [r7, #12]
 800c260:	372c      	adds	r7, #44	; 0x2c
 800c262:	46bd      	mov	sp, r7
 800c264:	bd90      	pop	{r4, r7, pc}
 800c266:	bf00      	nop
 800c268:	e000ed04 	.word	0xe000ed04

0800c26c <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800c270:	f001 fd54 	bl	800dd1c <xTaskGetSchedulerState>
 800c274:	4603      	mov	r3, r0
 800c276:	2b01      	cmp	r3, #1
 800c278:	d001      	beq.n	800c27e <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800c27a:	f000 f9fd 	bl	800c678 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800c27e:	bf00      	nop
 800c280:	bd80      	pop	{r7, pc}

0800c282 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c282:	b480      	push	{r7}
 800c284:	b083      	sub	sp, #12
 800c286:	af00      	add	r7, sp, #0
 800c288:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f103 0208 	add.w	r2, r3, #8
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f04f 32ff 	mov.w	r2, #4294967295
 800c29a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f103 0208 	add.w	r2, r3, #8
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f103 0208 	add.w	r2, r3, #8
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c2b6:	bf00      	nop
 800c2b8:	370c      	adds	r7, #12
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bc80      	pop	{r7}
 800c2be:	4770      	bx	lr

0800c2c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c2ce:	bf00      	nop
 800c2d0:	370c      	adds	r7, #12
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bc80      	pop	{r7}
 800c2d6:	4770      	bx	lr

0800c2d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
 800c2e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	685b      	ldr	r3, [r3, #4]
 800c2e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	68fa      	ldr	r2, [r7, #12]
 800c2ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	689a      	ldr	r2, [r3, #8]
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	683a      	ldr	r2, [r7, #0]
 800c2fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	683a      	ldr	r2, [r7, #0]
 800c302:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	1c5a      	adds	r2, r3, #1
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	601a      	str	r2, [r3, #0]
}
 800c314:	bf00      	nop
 800c316:	3714      	adds	r7, #20
 800c318:	46bd      	mov	sp, r7
 800c31a:	bc80      	pop	{r7}
 800c31c:	4770      	bx	lr

0800c31e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c31e:	b480      	push	{r7}
 800c320:	b085      	sub	sp, #20
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
 800c326:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c334:	d103      	bne.n	800c33e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	691b      	ldr	r3, [r3, #16]
 800c33a:	60fb      	str	r3, [r7, #12]
 800c33c:	e00c      	b.n	800c358 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	3308      	adds	r3, #8
 800c342:	60fb      	str	r3, [r7, #12]
 800c344:	e002      	b.n	800c34c <vListInsert+0x2e>
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	685b      	ldr	r3, [r3, #4]
 800c34a:	60fb      	str	r3, [r7, #12]
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	685b      	ldr	r3, [r3, #4]
 800c350:	681a      	ldr	r2, [r3, #0]
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	429a      	cmp	r2, r3
 800c356:	d9f6      	bls.n	800c346 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	685a      	ldr	r2, [r3, #4]
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	685b      	ldr	r3, [r3, #4]
 800c364:	683a      	ldr	r2, [r7, #0]
 800c366:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	68fa      	ldr	r2, [r7, #12]
 800c36c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	683a      	ldr	r2, [r7, #0]
 800c372:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	687a      	ldr	r2, [r7, #4]
 800c378:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	1c5a      	adds	r2, r3, #1
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	601a      	str	r2, [r3, #0]
}
 800c384:	bf00      	nop
 800c386:	3714      	adds	r7, #20
 800c388:	46bd      	mov	sp, r7
 800c38a:	bc80      	pop	{r7}
 800c38c:	4770      	bx	lr

0800c38e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c38e:	b480      	push	{r7}
 800c390:	b085      	sub	sp, #20
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	691b      	ldr	r3, [r3, #16]
 800c39a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	687a      	ldr	r2, [r7, #4]
 800c3a2:	6892      	ldr	r2, [r2, #8]
 800c3a4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	689b      	ldr	r3, [r3, #8]
 800c3aa:	687a      	ldr	r2, [r7, #4]
 800c3ac:	6852      	ldr	r2, [r2, #4]
 800c3ae:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	685a      	ldr	r2, [r3, #4]
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d103      	bne.n	800c3c2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	1e5a      	subs	r2, r3, #1
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
}
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bc80      	pop	{r7}
 800c3de:	4770      	bx	lr

0800c3e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c3e0:	b480      	push	{r7}
 800c3e2:	b085      	sub	sp, #20
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	3b04      	subs	r3, #4
 800c3f0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c3f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3b04      	subs	r3, #4
 800c3fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	f023 0201 	bic.w	r2, r3, #1
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	3b04      	subs	r3, #4
 800c40e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c410:	4a08      	ldr	r2, [pc, #32]	; (800c434 <pxPortInitialiseStack+0x54>)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	3b14      	subs	r3, #20
 800c41a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c41c:	687a      	ldr	r2, [r7, #4]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	3b20      	subs	r3, #32
 800c426:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c428:	68fb      	ldr	r3, [r7, #12]
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3714      	adds	r7, #20
 800c42e:	46bd      	mov	sp, r7
 800c430:	bc80      	pop	{r7}
 800c432:	4770      	bx	lr
 800c434:	0800c439 	.word	0x0800c439

0800c438 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c438:	b480      	push	{r7}
 800c43a:	b083      	sub	sp, #12
 800c43c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c43e:	4b0c      	ldr	r3, [pc, #48]	; (800c470 <prvTaskExitError+0x38>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c446:	d009      	beq.n	800c45c <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c44c:	f383 8811 	msr	BASEPRI, r3
 800c450:	f3bf 8f6f 	isb	sy
 800c454:	f3bf 8f4f 	dsb	sy
 800c458:	607b      	str	r3, [r7, #4]
 800c45a:	e7fe      	b.n	800c45a <prvTaskExitError+0x22>
 800c45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c460:	f383 8811 	msr	BASEPRI, r3
 800c464:	f3bf 8f6f 	isb	sy
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800c46e:	e7fe      	b.n	800c46e <prvTaskExitError+0x36>
 800c470:	20000020 	.word	0x20000020
	...

0800c480 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c480:	4b07      	ldr	r3, [pc, #28]	; (800c4a0 <pxCurrentTCBConst2>)
 800c482:	6819      	ldr	r1, [r3, #0]
 800c484:	6808      	ldr	r0, [r1, #0]
 800c486:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c48a:	f380 8809 	msr	PSP, r0
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f04f 0000 	mov.w	r0, #0
 800c496:	f380 8811 	msr	BASEPRI, r0
 800c49a:	f04e 0e0d 	orr.w	lr, lr, #13
 800c49e:	4770      	bx	lr

0800c4a0 <pxCurrentTCBConst2>:
 800c4a0:	200003e0 	.word	0x200003e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c4a4:	bf00      	nop
 800c4a6:	bf00      	nop

0800c4a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c4a8:	4806      	ldr	r0, [pc, #24]	; (800c4c4 <prvPortStartFirstTask+0x1c>)
 800c4aa:	6800      	ldr	r0, [r0, #0]
 800c4ac:	6800      	ldr	r0, [r0, #0]
 800c4ae:	f380 8808 	msr	MSP, r0
 800c4b2:	b662      	cpsie	i
 800c4b4:	b661      	cpsie	f
 800c4b6:	f3bf 8f4f 	dsb	sy
 800c4ba:	f3bf 8f6f 	isb	sy
 800c4be:	df00      	svc	0
 800c4c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c4c2:	bf00      	nop
 800c4c4:	e000ed08 	.word	0xe000ed08

0800c4c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b084      	sub	sp, #16
 800c4cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c4ce:	4b28      	ldr	r3, [pc, #160]	; (800c570 <xPortStartScheduler+0xa8>)
 800c4d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	22ff      	movs	r2, #255	; 0xff
 800c4de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	781b      	ldrb	r3, [r3, #0]
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c4e8:	79fb      	ldrb	r3, [r7, #7]
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c4f0:	b2da      	uxtb	r2, r3
 800c4f2:	4b20      	ldr	r3, [pc, #128]	; (800c574 <xPortStartScheduler+0xac>)
 800c4f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c4f6:	4b20      	ldr	r3, [pc, #128]	; (800c578 <xPortStartScheduler+0xb0>)
 800c4f8:	2207      	movs	r2, #7
 800c4fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c4fc:	e009      	b.n	800c512 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c4fe:	4b1e      	ldr	r3, [pc, #120]	; (800c578 <xPortStartScheduler+0xb0>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	3b01      	subs	r3, #1
 800c504:	4a1c      	ldr	r2, [pc, #112]	; (800c578 <xPortStartScheduler+0xb0>)
 800c506:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c508:	79fb      	ldrb	r3, [r7, #7]
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	005b      	lsls	r3, r3, #1
 800c50e:	b2db      	uxtb	r3, r3
 800c510:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c512:	79fb      	ldrb	r3, [r7, #7]
 800c514:	b2db      	uxtb	r3, r3
 800c516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c51a:	2b80      	cmp	r3, #128	; 0x80
 800c51c:	d0ef      	beq.n	800c4fe <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c51e:	4b16      	ldr	r3, [pc, #88]	; (800c578 <xPortStartScheduler+0xb0>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	021b      	lsls	r3, r3, #8
 800c524:	4a14      	ldr	r2, [pc, #80]	; (800c578 <xPortStartScheduler+0xb0>)
 800c526:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c528:	4b13      	ldr	r3, [pc, #76]	; (800c578 <xPortStartScheduler+0xb0>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c530:	4a11      	ldr	r2, [pc, #68]	; (800c578 <xPortStartScheduler+0xb0>)
 800c532:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	b2da      	uxtb	r2, r3
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c53c:	4a0f      	ldr	r2, [pc, #60]	; (800c57c <xPortStartScheduler+0xb4>)
 800c53e:	4b0f      	ldr	r3, [pc, #60]	; (800c57c <xPortStartScheduler+0xb4>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c546:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c548:	4a0c      	ldr	r2, [pc, #48]	; (800c57c <xPortStartScheduler+0xb4>)
 800c54a:	4b0c      	ldr	r3, [pc, #48]	; (800c57c <xPortStartScheduler+0xb4>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c552:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c554:	f000 f8b0 	bl	800c6b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c558:	4b09      	ldr	r3, [pc, #36]	; (800c580 <xPortStartScheduler+0xb8>)
 800c55a:	2200      	movs	r2, #0
 800c55c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c55e:	f7ff ffa3 	bl	800c4a8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800c562:	f7ff ff69 	bl	800c438 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c566:	2300      	movs	r3, #0
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3710      	adds	r7, #16
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	e000e400 	.word	0xe000e400
 800c574:	200003d8 	.word	0x200003d8
 800c578:	200003dc 	.word	0x200003dc
 800c57c:	e000ed20 	.word	0xe000ed20
 800c580:	20000020 	.word	0x20000020

0800c584 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c58e:	f383 8811 	msr	BASEPRI, r3
 800c592:	f3bf 8f6f 	isb	sy
 800c596:	f3bf 8f4f 	dsb	sy
 800c59a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c59c:	4b0e      	ldr	r3, [pc, #56]	; (800c5d8 <vPortEnterCritical+0x54>)
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	4a0d      	ldr	r2, [pc, #52]	; (800c5d8 <vPortEnterCritical+0x54>)
 800c5a4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c5a6:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <vPortEnterCritical+0x54>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	d10e      	bne.n	800c5cc <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c5ae:	4b0b      	ldr	r3, [pc, #44]	; (800c5dc <vPortEnterCritical+0x58>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d009      	beq.n	800c5cc <vPortEnterCritical+0x48>
 800c5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5bc:	f383 8811 	msr	BASEPRI, r3
 800c5c0:	f3bf 8f6f 	isb	sy
 800c5c4:	f3bf 8f4f 	dsb	sy
 800c5c8:	603b      	str	r3, [r7, #0]
 800c5ca:	e7fe      	b.n	800c5ca <vPortEnterCritical+0x46>
	}
}
 800c5cc:	bf00      	nop
 800c5ce:	370c      	adds	r7, #12
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bc80      	pop	{r7}
 800c5d4:	4770      	bx	lr
 800c5d6:	bf00      	nop
 800c5d8:	20000020 	.word	0x20000020
 800c5dc:	e000ed04 	.word	0xe000ed04

0800c5e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	b083      	sub	sp, #12
 800c5e4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c5e6:	4b10      	ldr	r3, [pc, #64]	; (800c628 <vPortExitCritical+0x48>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d109      	bne.n	800c602 <vPortExitCritical+0x22>
 800c5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	607b      	str	r3, [r7, #4]
 800c600:	e7fe      	b.n	800c600 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c602:	4b09      	ldr	r3, [pc, #36]	; (800c628 <vPortExitCritical+0x48>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	3b01      	subs	r3, #1
 800c608:	4a07      	ldr	r2, [pc, #28]	; (800c628 <vPortExitCritical+0x48>)
 800c60a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c60c:	4b06      	ldr	r3, [pc, #24]	; (800c628 <vPortExitCritical+0x48>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d104      	bne.n	800c61e <vPortExitCritical+0x3e>
 800c614:	2300      	movs	r3, #0
 800c616:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c61e:	bf00      	nop
 800c620:	370c      	adds	r7, #12
 800c622:	46bd      	mov	sp, r7
 800c624:	bc80      	pop	{r7}
 800c626:	4770      	bx	lr
 800c628:	20000020 	.word	0x20000020
 800c62c:	00000000 	.word	0x00000000

0800c630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c630:	f3ef 8009 	mrs	r0, PSP
 800c634:	f3bf 8f6f 	isb	sy
 800c638:	4b0d      	ldr	r3, [pc, #52]	; (800c670 <pxCurrentTCBConst>)
 800c63a:	681a      	ldr	r2, [r3, #0]
 800c63c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c640:	6010      	str	r0, [r2, #0]
 800c642:	e92d 4008 	stmdb	sp!, {r3, lr}
 800c646:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c64a:	f380 8811 	msr	BASEPRI, r0
 800c64e:	f001 f931 	bl	800d8b4 <vTaskSwitchContext>
 800c652:	f04f 0000 	mov.w	r0, #0
 800c656:	f380 8811 	msr	BASEPRI, r0
 800c65a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c65e:	6819      	ldr	r1, [r3, #0]
 800c660:	6808      	ldr	r0, [r1, #0]
 800c662:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c666:	f380 8809 	msr	PSP, r0
 800c66a:	f3bf 8f6f 	isb	sy
 800c66e:	4770      	bx	lr

0800c670 <pxCurrentTCBConst>:
 800c670:	200003e0 	.word	0x200003e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c674:	bf00      	nop
 800c676:	bf00      	nop

0800c678 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c682:	f383 8811 	msr	BASEPRI, r3
 800c686:	f3bf 8f6f 	isb	sy
 800c68a:	f3bf 8f4f 	dsb	sy
 800c68e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c690:	f001 f854 	bl	800d73c <xTaskIncrementTick>
 800c694:	4603      	mov	r3, r0
 800c696:	2b00      	cmp	r3, #0
 800c698:	d003      	beq.n	800c6a2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c69a:	4b06      	ldr	r3, [pc, #24]	; (800c6b4 <xPortSysTickHandler+0x3c>)
 800c69c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6a0:	601a      	str	r2, [r3, #0]
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c6ac:	bf00      	nop
 800c6ae:	3708      	adds	r7, #8
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}
 800c6b4:	e000ed04 	.word	0xe000ed04

0800c6b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c6bc:	4a07      	ldr	r2, [pc, #28]	; (800c6dc <vPortSetupTimerInterrupt+0x24>)
 800c6be:	4b08      	ldr	r3, [pc, #32]	; (800c6e0 <vPortSetupTimerInterrupt+0x28>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4908      	ldr	r1, [pc, #32]	; (800c6e4 <vPortSetupTimerInterrupt+0x2c>)
 800c6c4:	fba1 1303 	umull	r1, r3, r1, r3
 800c6c8:	099b      	lsrs	r3, r3, #6
 800c6ca:	3b01      	subs	r3, #1
 800c6cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c6ce:	4b06      	ldr	r3, [pc, #24]	; (800c6e8 <vPortSetupTimerInterrupt+0x30>)
 800c6d0:	2207      	movs	r2, #7
 800c6d2:	601a      	str	r2, [r3, #0]
}
 800c6d4:	bf00      	nop
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bc80      	pop	{r7}
 800c6da:	4770      	bx	lr
 800c6dc:	e000e014 	.word	0xe000e014
 800c6e0:	20000170 	.word	0x20000170
 800c6e4:	10624dd3 	.word	0x10624dd3
 800c6e8:	e000e010 	.word	0xe000e010

0800c6ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800c6f2:	f3ef 8305 	mrs	r3, IPSR
 800c6f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2b0f      	cmp	r3, #15
 800c6fc:	d913      	bls.n	800c726 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c6fe:	4a15      	ldr	r2, [pc, #84]	; (800c754 <vPortValidateInterruptPriority+0x68>)
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	4413      	add	r3, r2
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c708:	4b13      	ldr	r3, [pc, #76]	; (800c758 <vPortValidateInterruptPriority+0x6c>)
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	7afa      	ldrb	r2, [r7, #11]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d209      	bcs.n	800c726 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c716:	f383 8811 	msr	BASEPRI, r3
 800c71a:	f3bf 8f6f 	isb	sy
 800c71e:	f3bf 8f4f 	dsb	sy
 800c722:	607b      	str	r3, [r7, #4]
 800c724:	e7fe      	b.n	800c724 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c726:	4b0d      	ldr	r3, [pc, #52]	; (800c75c <vPortValidateInterruptPriority+0x70>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c72e:	4b0c      	ldr	r3, [pc, #48]	; (800c760 <vPortValidateInterruptPriority+0x74>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	429a      	cmp	r2, r3
 800c734:	d909      	bls.n	800c74a <vPortValidateInterruptPriority+0x5e>
 800c736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c73a:	f383 8811 	msr	BASEPRI, r3
 800c73e:	f3bf 8f6f 	isb	sy
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	603b      	str	r3, [r7, #0]
 800c748:	e7fe      	b.n	800c748 <vPortValidateInterruptPriority+0x5c>
	}
 800c74a:	bf00      	nop
 800c74c:	3714      	adds	r7, #20
 800c74e:	46bd      	mov	sp, r7
 800c750:	bc80      	pop	{r7}
 800c752:	4770      	bx	lr
 800c754:	e000e3f0 	.word	0xe000e3f0
 800c758:	200003d8 	.word	0x200003d8
 800c75c:	e000ed0c 	.word	0xe000ed0c
 800c760:	200003dc 	.word	0x200003dc

0800c764 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b084      	sub	sp, #16
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 800c76c:	f000 ff3c 	bl	800d5e8 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f006 fd03 	bl	801317c <malloc>
 800c776:	4603      	mov	r3, r0
 800c778:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c77a:	f000 ff43 	bl	800d604 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800c77e:	68fb      	ldr	r3, [r7, #12]
}
 800c780:	4618      	mov	r0, r3
 800c782:	3710      	adds	r7, #16
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}

0800c788 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b082      	sub	sp, #8
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
	if( pv )
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d006      	beq.n	800c7a4 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 800c796:	f000 ff27 	bl	800d5e8 <vTaskSuspendAll>
		{
			free( pv );
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f006 fcf6 	bl	801318c <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 800c7a0:	f000 ff30 	bl	800d604 <xTaskResumeAll>
	}
}
 800c7a4:	bf00      	nop
 800c7a6:	3708      	adds	r7, #8
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b084      	sub	sp, #16
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d109      	bne.n	800c7d4 <xQueueGenericReset+0x28>
 800c7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c4:	f383 8811 	msr	BASEPRI, r3
 800c7c8:	f3bf 8f6f 	isb	sy
 800c7cc:	f3bf 8f4f 	dsb	sy
 800c7d0:	60bb      	str	r3, [r7, #8]
 800c7d2:	e7fe      	b.n	800c7d2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800c7d4:	f7ff fed6 	bl	800c584 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	681a      	ldr	r2, [r3, #0]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7e0:	68f9      	ldr	r1, [r7, #12]
 800c7e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c7e4:	fb01 f303 	mul.w	r3, r1, r3
 800c7e8:	441a      	add	r2, r3
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681a      	ldr	r2, [r3, #0]
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c804:	3b01      	subs	r3, #1
 800c806:	68f9      	ldr	r1, [r7, #12]
 800c808:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c80a:	fb01 f303 	mul.w	r3, r1, r3
 800c80e:	441a      	add	r2, r3
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	22ff      	movs	r2, #255	; 0xff
 800c818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	22ff      	movs	r2, #255	; 0xff
 800c820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d114      	bne.n	800c854 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	691b      	ldr	r3, [r3, #16]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d01a      	beq.n	800c868 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	3310      	adds	r3, #16
 800c836:	4618      	mov	r0, r3
 800c838:	f001 f8ba 	bl	800d9b0 <xTaskRemoveFromEventList>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d012      	beq.n	800c868 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c842:	4b0d      	ldr	r3, [pc, #52]	; (800c878 <xQueueGenericReset+0xcc>)
 800c844:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c848:	601a      	str	r2, [r3, #0]
 800c84a:	f3bf 8f4f 	dsb	sy
 800c84e:	f3bf 8f6f 	isb	sy
 800c852:	e009      	b.n	800c868 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	3310      	adds	r3, #16
 800c858:	4618      	mov	r0, r3
 800c85a:	f7ff fd12 	bl	800c282 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	3324      	adds	r3, #36	; 0x24
 800c862:	4618      	mov	r0, r3
 800c864:	f7ff fd0d 	bl	800c282 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c868:	f7ff feba 	bl	800c5e0 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c86c:	2301      	movs	r3, #1
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3710      	adds	r7, #16
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}
 800c876:	bf00      	nop
 800c878:	e000ed04 	.word	0xe000ed04

0800c87c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b08a      	sub	sp, #40	; 0x28
 800c880:	af02      	add	r7, sp, #8
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	4613      	mov	r3, r2
 800c888:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d109      	bne.n	800c8a4 <xQueueGenericCreate+0x28>
 800c890:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c894:	f383 8811 	msr	BASEPRI, r3
 800c898:	f3bf 8f6f 	isb	sy
 800c89c:	f3bf 8f4f 	dsb	sy
 800c8a0:	613b      	str	r3, [r7, #16]
 800c8a2:	e7fe      	b.n	800c8a2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d102      	bne.n	800c8b0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	61fb      	str	r3, [r7, #28]
 800c8ae:	e004      	b.n	800c8ba <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	68ba      	ldr	r2, [r7, #8]
 800c8b4:	fb02 f303 	mul.w	r3, r2, r3
 800c8b8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c8ba:	69fb      	ldr	r3, [r7, #28]
 800c8bc:	3348      	adds	r3, #72	; 0x48
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f7ff ff50 	bl	800c764 <pvPortMalloc>
 800c8c4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d00b      	beq.n	800c8e4 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c8cc:	69bb      	ldr	r3, [r7, #24]
 800c8ce:	3348      	adds	r3, #72	; 0x48
 800c8d0:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c8d2:	79fa      	ldrb	r2, [r7, #7]
 800c8d4:	69bb      	ldr	r3, [r7, #24]
 800c8d6:	9300      	str	r3, [sp, #0]
 800c8d8:	4613      	mov	r3, r2
 800c8da:	697a      	ldr	r2, [r7, #20]
 800c8dc:	68b9      	ldr	r1, [r7, #8]
 800c8de:	68f8      	ldr	r0, [r7, #12]
 800c8e0:	f000 f805 	bl	800c8ee <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 800c8e4:	69bb      	ldr	r3, [r7, #24]
	}
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	3720      	adds	r7, #32
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	bd80      	pop	{r7, pc}

0800c8ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c8ee:	b580      	push	{r7, lr}
 800c8f0:	b084      	sub	sp, #16
 800c8f2:	af00      	add	r7, sp, #0
 800c8f4:	60f8      	str	r0, [r7, #12]
 800c8f6:	60b9      	str	r1, [r7, #8]
 800c8f8:	607a      	str	r2, [r7, #4]
 800c8fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d103      	bne.n	800c90a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c902:	69bb      	ldr	r3, [r7, #24]
 800c904:	69ba      	ldr	r2, [r7, #24]
 800c906:	601a      	str	r2, [r3, #0]
 800c908:	e002      	b.n	800c910 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c90a:	69bb      	ldr	r3, [r7, #24]
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c916:	69bb      	ldr	r3, [r7, #24]
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c91c:	2101      	movs	r1, #1
 800c91e:	69b8      	ldr	r0, [r7, #24]
 800c920:	f7ff ff44 	bl	800c7ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c924:	bf00      	nop
 800c926:	3710      	adds	r7, #16
 800c928:	46bd      	mov	sp, r7
 800c92a:	bd80      	pop	{r7, pc}

0800c92c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b08e      	sub	sp, #56	; 0x38
 800c930:	af00      	add	r7, sp, #0
 800c932:	60f8      	str	r0, [r7, #12]
 800c934:	60b9      	str	r1, [r7, #8]
 800c936:	607a      	str	r2, [r7, #4]
 800c938:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c93a:	2300      	movs	r3, #0
 800c93c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c944:	2b00      	cmp	r3, #0
 800c946:	d109      	bne.n	800c95c <xQueueGenericSend+0x30>
 800c948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94c:	f383 8811 	msr	BASEPRI, r3
 800c950:	f3bf 8f6f 	isb	sy
 800c954:	f3bf 8f4f 	dsb	sy
 800c958:	62bb      	str	r3, [r7, #40]	; 0x28
 800c95a:	e7fe      	b.n	800c95a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d103      	bne.n	800c96a <xQueueGenericSend+0x3e>
 800c962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c966:	2b00      	cmp	r3, #0
 800c968:	d101      	bne.n	800c96e <xQueueGenericSend+0x42>
 800c96a:	2301      	movs	r3, #1
 800c96c:	e000      	b.n	800c970 <xQueueGenericSend+0x44>
 800c96e:	2300      	movs	r3, #0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d109      	bne.n	800c988 <xQueueGenericSend+0x5c>
 800c974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c978:	f383 8811 	msr	BASEPRI, r3
 800c97c:	f3bf 8f6f 	isb	sy
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	627b      	str	r3, [r7, #36]	; 0x24
 800c986:	e7fe      	b.n	800c986 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	2b02      	cmp	r3, #2
 800c98c:	d103      	bne.n	800c996 <xQueueGenericSend+0x6a>
 800c98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c992:	2b01      	cmp	r3, #1
 800c994:	d101      	bne.n	800c99a <xQueueGenericSend+0x6e>
 800c996:	2301      	movs	r3, #1
 800c998:	e000      	b.n	800c99c <xQueueGenericSend+0x70>
 800c99a:	2300      	movs	r3, #0
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d109      	bne.n	800c9b4 <xQueueGenericSend+0x88>
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	623b      	str	r3, [r7, #32]
 800c9b2:	e7fe      	b.n	800c9b2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c9b4:	f001 f9b2 	bl	800dd1c <xTaskGetSchedulerState>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d102      	bne.n	800c9c4 <xQueueGenericSend+0x98>
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d101      	bne.n	800c9c8 <xQueueGenericSend+0x9c>
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	e000      	b.n	800c9ca <xQueueGenericSend+0x9e>
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d109      	bne.n	800c9e2 <xQueueGenericSend+0xb6>
 800c9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d2:	f383 8811 	msr	BASEPRI, r3
 800c9d6:	f3bf 8f6f 	isb	sy
 800c9da:	f3bf 8f4f 	dsb	sy
 800c9de:	61fb      	str	r3, [r7, #28]
 800c9e0:	e7fe      	b.n	800c9e0 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c9e2:	f7ff fdcf 	bl	800c584 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9ee:	429a      	cmp	r2, r3
 800c9f0:	d302      	bcc.n	800c9f8 <xQueueGenericSend+0xcc>
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	2b02      	cmp	r3, #2
 800c9f6:	d129      	bne.n	800ca4c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c9f8:	683a      	ldr	r2, [r7, #0]
 800c9fa:	68b9      	ldr	r1, [r7, #8]
 800c9fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c9fe:	f000 fab2 	bl	800cf66 <prvCopyDataToQueue>
 800ca02:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d010      	beq.n	800ca2e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca0e:	3324      	adds	r3, #36	; 0x24
 800ca10:	4618      	mov	r0, r3
 800ca12:	f000 ffcd 	bl	800d9b0 <xTaskRemoveFromEventList>
 800ca16:	4603      	mov	r3, r0
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d013      	beq.n	800ca44 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ca1c:	4b3f      	ldr	r3, [pc, #252]	; (800cb1c <xQueueGenericSend+0x1f0>)
 800ca1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca22:	601a      	str	r2, [r3, #0]
 800ca24:	f3bf 8f4f 	dsb	sy
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	e00a      	b.n	800ca44 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ca2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d007      	beq.n	800ca44 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ca34:	4b39      	ldr	r3, [pc, #228]	; (800cb1c <xQueueGenericSend+0x1f0>)
 800ca36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca3a:	601a      	str	r2, [r3, #0]
 800ca3c:	f3bf 8f4f 	dsb	sy
 800ca40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ca44:	f7ff fdcc 	bl	800c5e0 <vPortExitCritical>
				return pdPASS;
 800ca48:	2301      	movs	r3, #1
 800ca4a:	e063      	b.n	800cb14 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d103      	bne.n	800ca5a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ca52:	f7ff fdc5 	bl	800c5e0 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ca56:	2300      	movs	r3, #0
 800ca58:	e05c      	b.n	800cb14 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ca5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d106      	bne.n	800ca6e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800ca60:	f107 0314 	add.w	r3, r7, #20
 800ca64:	4618      	mov	r0, r3
 800ca66:	f001 f805 	bl	800da74 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ca6e:	f7ff fdb7 	bl	800c5e0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ca72:	f000 fdb9 	bl	800d5e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ca76:	f7ff fd85 	bl	800c584 <vPortEnterCritical>
 800ca7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ca80:	b25b      	sxtb	r3, r3
 800ca82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca86:	d103      	bne.n	800ca90 <xQueueGenericSend+0x164>
 800ca88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ca96:	b25b      	sxtb	r3, r3
 800ca98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca9c:	d103      	bne.n	800caa6 <xQueueGenericSend+0x17a>
 800ca9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800caa0:	2200      	movs	r2, #0
 800caa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800caa6:	f7ff fd9b 	bl	800c5e0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800caaa:	1d3a      	adds	r2, r7, #4
 800caac:	f107 0314 	add.w	r3, r7, #20
 800cab0:	4611      	mov	r1, r2
 800cab2:	4618      	mov	r0, r3
 800cab4:	f001 f800 	bl	800dab8 <xTaskCheckForTimeOut>
 800cab8:	4603      	mov	r3, r0
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d124      	bne.n	800cb08 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cabe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cac0:	f000 fb49 	bl	800d156 <prvIsQueueFull>
 800cac4:	4603      	mov	r3, r0
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d018      	beq.n	800cafc <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800caca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cacc:	3310      	adds	r3, #16
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	4611      	mov	r1, r2
 800cad2:	4618      	mov	r0, r3
 800cad4:	f000 ff48 	bl	800d968 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cad8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cada:	f000 fad4 	bl	800d086 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cade:	f000 fd91 	bl	800d604 <xTaskResumeAll>
 800cae2:	4603      	mov	r3, r0
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	f47f af7c 	bne.w	800c9e2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800caea:	4b0c      	ldr	r3, [pc, #48]	; (800cb1c <xQueueGenericSend+0x1f0>)
 800caec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caf0:	601a      	str	r2, [r3, #0]
 800caf2:	f3bf 8f4f 	dsb	sy
 800caf6:	f3bf 8f6f 	isb	sy
 800cafa:	e772      	b.n	800c9e2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cafc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cafe:	f000 fac2 	bl	800d086 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cb02:	f000 fd7f 	bl	800d604 <xTaskResumeAll>
 800cb06:	e76c      	b.n	800c9e2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cb08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cb0a:	f000 fabc 	bl	800d086 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cb0e:	f000 fd79 	bl	800d604 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cb12:	2300      	movs	r3, #0
		}
	}
}
 800cb14:	4618      	mov	r0, r3
 800cb16:	3738      	adds	r7, #56	; 0x38
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}
 800cb1c:	e000ed04 	.word	0xe000ed04

0800cb20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b08e      	sub	sp, #56	; 0x38
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
 800cb2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cb32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d109      	bne.n	800cb4c <xQueueGenericSendFromISR+0x2c>
 800cb38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb3c:	f383 8811 	msr	BASEPRI, r3
 800cb40:	f3bf 8f6f 	isb	sy
 800cb44:	f3bf 8f4f 	dsb	sy
 800cb48:	627b      	str	r3, [r7, #36]	; 0x24
 800cb4a:	e7fe      	b.n	800cb4a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d103      	bne.n	800cb5a <xQueueGenericSendFromISR+0x3a>
 800cb52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d101      	bne.n	800cb5e <xQueueGenericSendFromISR+0x3e>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	e000      	b.n	800cb60 <xQueueGenericSendFromISR+0x40>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d109      	bne.n	800cb78 <xQueueGenericSendFromISR+0x58>
 800cb64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb68:	f383 8811 	msr	BASEPRI, r3
 800cb6c:	f3bf 8f6f 	isb	sy
 800cb70:	f3bf 8f4f 	dsb	sy
 800cb74:	623b      	str	r3, [r7, #32]
 800cb76:	e7fe      	b.n	800cb76 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	2b02      	cmp	r3, #2
 800cb7c:	d103      	bne.n	800cb86 <xQueueGenericSendFromISR+0x66>
 800cb7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d101      	bne.n	800cb8a <xQueueGenericSendFromISR+0x6a>
 800cb86:	2301      	movs	r3, #1
 800cb88:	e000      	b.n	800cb8c <xQueueGenericSendFromISR+0x6c>
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d109      	bne.n	800cba4 <xQueueGenericSendFromISR+0x84>
 800cb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb94:	f383 8811 	msr	BASEPRI, r3
 800cb98:	f3bf 8f6f 	isb	sy
 800cb9c:	f3bf 8f4f 	dsb	sy
 800cba0:	61fb      	str	r3, [r7, #28]
 800cba2:	e7fe      	b.n	800cba2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cba4:	f7ff fda2 	bl	800c6ec <vPortValidateInterruptPriority>
	__asm volatile
 800cba8:	f3ef 8211 	mrs	r2, BASEPRI
 800cbac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb0:	f383 8811 	msr	BASEPRI, r3
 800cbb4:	f3bf 8f6f 	isb	sy
 800cbb8:	f3bf 8f4f 	dsb	sy
 800cbbc:	61ba      	str	r2, [r7, #24]
 800cbbe:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800cbc0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cbc2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cbc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbcc:	429a      	cmp	r2, r3
 800cbce:	d302      	bcc.n	800cbd6 <xQueueGenericSendFromISR+0xb6>
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	2b02      	cmp	r3, #2
 800cbd4:	d12c      	bne.n	800cc30 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbdc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cbe0:	683a      	ldr	r2, [r7, #0]
 800cbe2:	68b9      	ldr	r1, [r7, #8]
 800cbe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cbe6:	f000 f9be 	bl	800cf66 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cbea:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800cbee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbf2:	d112      	bne.n	800cc1a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d016      	beq.n	800cc2a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cbfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbfe:	3324      	adds	r3, #36	; 0x24
 800cc00:	4618      	mov	r0, r3
 800cc02:	f000 fed5 	bl	800d9b0 <xTaskRemoveFromEventList>
 800cc06:	4603      	mov	r3, r0
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d00e      	beq.n	800cc2a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d00b      	beq.n	800cc2a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2201      	movs	r2, #1
 800cc16:	601a      	str	r2, [r3, #0]
 800cc18:	e007      	b.n	800cc2a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cc1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cc1e:	3301      	adds	r3, #1
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	b25a      	sxtb	r2, r3
 800cc24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800cc2e:	e001      	b.n	800cc34 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cc30:	2300      	movs	r3, #0
 800cc32:	637b      	str	r3, [r7, #52]	; 0x34
 800cc34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc36:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cc3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3738      	adds	r7, #56	; 0x38
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}

0800cc48 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b08e      	sub	sp, #56	; 0x38
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	60f8      	str	r0, [r7, #12]
 800cc50:	60b9      	str	r1, [r7, #8]
 800cc52:	607a      	str	r2, [r7, #4]
 800cc54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cc56:	2300      	movs	r3, #0
 800cc58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cc5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d109      	bne.n	800cc78 <xQueueGenericReceive+0x30>
	__asm volatile
 800cc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc68:	f383 8811 	msr	BASEPRI, r3
 800cc6c:	f3bf 8f6f 	isb	sy
 800cc70:	f3bf 8f4f 	dsb	sy
 800cc74:	627b      	str	r3, [r7, #36]	; 0x24
 800cc76:	e7fe      	b.n	800cc76 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cc78:	68bb      	ldr	r3, [r7, #8]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d103      	bne.n	800cc86 <xQueueGenericReceive+0x3e>
 800cc7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d101      	bne.n	800cc8a <xQueueGenericReceive+0x42>
 800cc86:	2301      	movs	r3, #1
 800cc88:	e000      	b.n	800cc8c <xQueueGenericReceive+0x44>
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d109      	bne.n	800cca4 <xQueueGenericReceive+0x5c>
 800cc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	623b      	str	r3, [r7, #32]
 800cca2:	e7fe      	b.n	800cca2 <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cca4:	f001 f83a 	bl	800dd1c <xTaskGetSchedulerState>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d102      	bne.n	800ccb4 <xQueueGenericReceive+0x6c>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d101      	bne.n	800ccb8 <xQueueGenericReceive+0x70>
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e000      	b.n	800ccba <xQueueGenericReceive+0x72>
 800ccb8:	2300      	movs	r3, #0
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d109      	bne.n	800ccd2 <xQueueGenericReceive+0x8a>
 800ccbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc2:	f383 8811 	msr	BASEPRI, r3
 800ccc6:	f3bf 8f6f 	isb	sy
 800ccca:	f3bf 8f4f 	dsb	sy
 800ccce:	61fb      	str	r3, [r7, #28]
 800ccd0:	e7fe      	b.n	800ccd0 <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800ccd2:	f7ff fc57 	bl	800c584 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ccd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccda:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ccdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d046      	beq.n	800cd70 <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800cce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce4:	68db      	ldr	r3, [r3, #12]
 800cce6:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cce8:	68b9      	ldr	r1, [r7, #8]
 800ccea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ccec:	f000 f9a5 	bl	800d03a <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d121      	bne.n	800cd3a <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800ccf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccf8:	1e5a      	subs	r2, r3, #1
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccfc:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ccfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d104      	bne.n	800cd10 <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800cd06:	f001 f921 	bl	800df4c <pvTaskIncrementMutexHeldCount>
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0e:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd12:	691b      	ldr	r3, [r3, #16]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d027      	beq.n	800cd68 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd1a:	3310      	adds	r3, #16
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f000 fe47 	bl	800d9b0 <xTaskRemoveFromEventList>
 800cd22:	4603      	mov	r3, r0
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d01f      	beq.n	800cd68 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800cd28:	4b4f      	ldr	r3, [pc, #316]	; (800ce68 <xQueueGenericReceive+0x220>)
 800cd2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd2e:	601a      	str	r2, [r3, #0]
 800cd30:	f3bf 8f4f 	dsb	sy
 800cd34:	f3bf 8f6f 	isb	sy
 800cd38:	e016      	b.n	800cd68 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800cd3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd3e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d00f      	beq.n	800cd68 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd4a:	3324      	adds	r3, #36	; 0x24
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f000 fe2f 	bl	800d9b0 <xTaskRemoveFromEventList>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d007      	beq.n	800cd68 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800cd58:	4b43      	ldr	r3, [pc, #268]	; (800ce68 <xQueueGenericReceive+0x220>)
 800cd5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd5e:	601a      	str	r2, [r3, #0]
 800cd60:	f3bf 8f4f 	dsb	sy
 800cd64:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800cd68:	f7ff fc3a 	bl	800c5e0 <vPortExitCritical>
				return pdPASS;
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	e077      	b.n	800ce60 <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d103      	bne.n	800cd7e <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cd76:	f7ff fc33 	bl	800c5e0 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	e070      	b.n	800ce60 <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cd7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d106      	bne.n	800cd92 <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800cd84:	f107 0314 	add.w	r3, r7, #20
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f000 fe73 	bl	800da74 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cd8e:	2301      	movs	r3, #1
 800cd90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cd92:	f7ff fc25 	bl	800c5e0 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cd96:	f000 fc27 	bl	800d5e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd9a:	f7ff fbf3 	bl	800c584 <vPortEnterCritical>
 800cd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cda0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cda4:	b25b      	sxtb	r3, r3
 800cda6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdaa:	d103      	bne.n	800cdb4 <xQueueGenericReceive+0x16c>
 800cdac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cdba:	b25b      	sxtb	r3, r3
 800cdbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdc0:	d103      	bne.n	800cdca <xQueueGenericReceive+0x182>
 800cdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cdca:	f7ff fc09 	bl	800c5e0 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cdce:	1d3a      	adds	r2, r7, #4
 800cdd0:	f107 0314 	add.w	r3, r7, #20
 800cdd4:	4611      	mov	r1, r2
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f000 fe6e 	bl	800dab8 <xTaskCheckForTimeOut>
 800cddc:	4603      	mov	r3, r0
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d131      	bne.n	800ce46 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cde2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cde4:	f000 f9a1 	bl	800d12a <prvIsQueueEmpty>
 800cde8:	4603      	mov	r3, r0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d025      	beq.n	800ce3a <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cdee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d108      	bne.n	800ce08 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 800cdf6:	f7ff fbc5 	bl	800c584 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800cdfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdfc:	685b      	ldr	r3, [r3, #4]
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f000 ffaa 	bl	800dd58 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800ce04:	f7ff fbec 	bl	800c5e0 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ce08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce0a:	3324      	adds	r3, #36	; 0x24
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	4611      	mov	r1, r2
 800ce10:	4618      	mov	r0, r3
 800ce12:	f000 fda9 	bl	800d968 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ce16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce18:	f000 f935 	bl	800d086 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ce1c:	f000 fbf2 	bl	800d604 <xTaskResumeAll>
 800ce20:	4603      	mov	r3, r0
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f47f af55 	bne.w	800ccd2 <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 800ce28:	4b0f      	ldr	r3, [pc, #60]	; (800ce68 <xQueueGenericReceive+0x220>)
 800ce2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce2e:	601a      	str	r2, [r3, #0]
 800ce30:	f3bf 8f4f 	dsb	sy
 800ce34:	f3bf 8f6f 	isb	sy
 800ce38:	e74b      	b.n	800ccd2 <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ce3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce3c:	f000 f923 	bl	800d086 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ce40:	f000 fbe0 	bl	800d604 <xTaskResumeAll>
 800ce44:	e745      	b.n	800ccd2 <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800ce46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce48:	f000 f91d 	bl	800d086 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ce4c:	f000 fbda 	bl	800d604 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ce50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce52:	f000 f96a 	bl	800d12a <prvIsQueueEmpty>
 800ce56:	4603      	mov	r3, r0
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	f43f af3a 	beq.w	800ccd2 <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ce5e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	3738      	adds	r7, #56	; 0x38
 800ce64:	46bd      	mov	sp, r7
 800ce66:	bd80      	pop	{r7, pc}
 800ce68:	e000ed04 	.word	0xe000ed04

0800ce6c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b08e      	sub	sp, #56	; 0x38
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ce7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d109      	bne.n	800ce96 <xQueueReceiveFromISR+0x2a>
 800ce82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	623b      	str	r3, [r7, #32]
 800ce94:	e7fe      	b.n	800ce94 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d103      	bne.n	800cea4 <xQueueReceiveFromISR+0x38>
 800ce9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d101      	bne.n	800cea8 <xQueueReceiveFromISR+0x3c>
 800cea4:	2301      	movs	r3, #1
 800cea6:	e000      	b.n	800ceaa <xQueueReceiveFromISR+0x3e>
 800cea8:	2300      	movs	r3, #0
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d109      	bne.n	800cec2 <xQueueReceiveFromISR+0x56>
 800ceae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceb2:	f383 8811 	msr	BASEPRI, r3
 800ceb6:	f3bf 8f6f 	isb	sy
 800ceba:	f3bf 8f4f 	dsb	sy
 800cebe:	61fb      	str	r3, [r7, #28]
 800cec0:	e7fe      	b.n	800cec0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cec2:	f7ff fc13 	bl	800c6ec <vPortValidateInterruptPriority>
	__asm volatile
 800cec6:	f3ef 8211 	mrs	r2, BASEPRI
 800ceca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	61ba      	str	r2, [r7, #24]
 800cedc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800cede:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cee0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cee6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d02f      	beq.n	800cf4e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ceee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cef0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cef4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cef8:	68b9      	ldr	r1, [r7, #8]
 800cefa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cefc:	f000 f89d 	bl	800d03a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800cf00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf02:	1e5a      	subs	r2, r3, #1
 800cf04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf06:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800cf08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cf0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf10:	d112      	bne.n	800cf38 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf14:	691b      	ldr	r3, [r3, #16]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d016      	beq.n	800cf48 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1c:	3310      	adds	r3, #16
 800cf1e:	4618      	mov	r0, r3
 800cf20:	f000 fd46 	bl	800d9b0 <xTaskRemoveFromEventList>
 800cf24:	4603      	mov	r3, r0
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00e      	beq.n	800cf48 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d00b      	beq.n	800cf48 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	2201      	movs	r2, #1
 800cf34:	601a      	str	r2, [r3, #0]
 800cf36:	e007      	b.n	800cf48 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800cf38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	b25a      	sxtb	r2, r3
 800cf42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800cf48:	2301      	movs	r3, #1
 800cf4a:	637b      	str	r3, [r7, #52]	; 0x34
 800cf4c:	e001      	b.n	800cf52 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	637b      	str	r3, [r7, #52]	; 0x34
 800cf52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf54:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cf56:	693b      	ldr	r3, [r7, #16]
 800cf58:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cf5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3738      	adds	r7, #56	; 0x38
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}

0800cf66 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cf66:	b580      	push	{r7, lr}
 800cf68:	b086      	sub	sp, #24
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	60f8      	str	r0, [r7, #12]
 800cf6e:	60b9      	str	r1, [r7, #8]
 800cf70:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cf72:	2300      	movs	r3, #0
 800cf74:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf7a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d10d      	bne.n	800cfa0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d14d      	bne.n	800d028 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	4618      	mov	r0, r3
 800cf92:	f000 ff57 	bl	800de44 <xTaskPriorityDisinherit>
 800cf96:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	605a      	str	r2, [r3, #4]
 800cf9e:	e043      	b.n	800d028 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d119      	bne.n	800cfda <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	6898      	ldr	r0, [r3, #8]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfae:	461a      	mov	r2, r3
 800cfb0:	68b9      	ldr	r1, [r7, #8]
 800cfb2:	f006 f905 	bl	80131c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	689a      	ldr	r2, [r3, #8]
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfbe:	441a      	add	r2, r3
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	689a      	ldr	r2, [r3, #8]
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	685b      	ldr	r3, [r3, #4]
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d32b      	bcc.n	800d028 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	681a      	ldr	r2, [r3, #0]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	609a      	str	r2, [r3, #8]
 800cfd8:	e026      	b.n	800d028 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	68d8      	ldr	r0, [r3, #12]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	68b9      	ldr	r1, [r7, #8]
 800cfe6:	f006 f8eb 	bl	80131c0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	68da      	ldr	r2, [r3, #12]
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cff2:	425b      	negs	r3, r3
 800cff4:	441a      	add	r2, r3
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	68da      	ldr	r2, [r3, #12]
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	429a      	cmp	r2, r3
 800d004:	d207      	bcs.n	800d016 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	685a      	ldr	r2, [r3, #4]
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d00e:	425b      	negs	r3, r3
 800d010:	441a      	add	r2, r3
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	2b02      	cmp	r3, #2
 800d01a:	d105      	bne.n	800d028 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d002      	beq.n	800d028 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	3b01      	subs	r3, #1
 800d026:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800d028:	693b      	ldr	r3, [r7, #16]
 800d02a:	1c5a      	adds	r2, r3, #1
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d030:	697b      	ldr	r3, [r7, #20]
}
 800d032:	4618      	mov	r0, r3
 800d034:	3718      	adds	r7, #24
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}

0800d03a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b082      	sub	sp, #8
 800d03e:	af00      	add	r7, sp, #0
 800d040:	6078      	str	r0, [r7, #4]
 800d042:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d018      	beq.n	800d07e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	68da      	ldr	r2, [r3, #12]
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d054:	441a      	add	r2, r3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	68da      	ldr	r2, [r3, #12]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	685b      	ldr	r3, [r3, #4]
 800d062:	429a      	cmp	r2, r3
 800d064:	d303      	bcc.n	800d06e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681a      	ldr	r2, [r3, #0]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	68d9      	ldr	r1, [r3, #12]
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d076:	461a      	mov	r2, r3
 800d078:	6838      	ldr	r0, [r7, #0]
 800d07a:	f006 f8a1 	bl	80131c0 <memcpy>
	}
}
 800d07e:	bf00      	nop
 800d080:	3708      	adds	r7, #8
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b084      	sub	sp, #16
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d08e:	f7ff fa79 	bl	800c584 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d098:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d09a:	e011      	b.n	800d0c0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d012      	beq.n	800d0ca <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	3324      	adds	r3, #36	; 0x24
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f000 fc81 	bl	800d9b0 <xTaskRemoveFromEventList>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d001      	beq.n	800d0b8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d0b4:	f000 fd5e 	bl	800db74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d0b8:	7bfb      	ldrb	r3, [r7, #15]
 800d0ba:	3b01      	subs	r3, #1
 800d0bc:	b2db      	uxtb	r3, r3
 800d0be:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d0c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	dce9      	bgt.n	800d09c <prvUnlockQueue+0x16>
 800d0c8:	e000      	b.n	800d0cc <prvUnlockQueue+0x46>
					break;
 800d0ca:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	22ff      	movs	r2, #255	; 0xff
 800d0d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d0d4:	f7ff fa84 	bl	800c5e0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d0d8:	f7ff fa54 	bl	800c584 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d0e2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0e4:	e011      	b.n	800d10a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	691b      	ldr	r3, [r3, #16]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d012      	beq.n	800d114 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	3310      	adds	r3, #16
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f000 fc5c 	bl	800d9b0 <xTaskRemoveFromEventList>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d001      	beq.n	800d102 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d0fe:	f000 fd39 	bl	800db74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d102:	7bbb      	ldrb	r3, [r7, #14]
 800d104:	3b01      	subs	r3, #1
 800d106:	b2db      	uxtb	r3, r3
 800d108:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d10a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	dce9      	bgt.n	800d0e6 <prvUnlockQueue+0x60>
 800d112:	e000      	b.n	800d116 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d114:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	22ff      	movs	r2, #255	; 0xff
 800d11a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d11e:	f7ff fa5f 	bl	800c5e0 <vPortExitCritical>
}
 800d122:	bf00      	nop
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}

0800d12a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d12a:	b580      	push	{r7, lr}
 800d12c:	b084      	sub	sp, #16
 800d12e:	af00      	add	r7, sp, #0
 800d130:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d132:	f7ff fa27 	bl	800c584 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d102      	bne.n	800d144 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d13e:	2301      	movs	r3, #1
 800d140:	60fb      	str	r3, [r7, #12]
 800d142:	e001      	b.n	800d148 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d144:	2300      	movs	r3, #0
 800d146:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d148:	f7ff fa4a 	bl	800c5e0 <vPortExitCritical>

	return xReturn;
 800d14c:	68fb      	ldr	r3, [r7, #12]
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3710      	adds	r7, #16
 800d152:	46bd      	mov	sp, r7
 800d154:	bd80      	pop	{r7, pc}

0800d156 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d156:	b580      	push	{r7, lr}
 800d158:	b084      	sub	sp, #16
 800d15a:	af00      	add	r7, sp, #0
 800d15c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d15e:	f7ff fa11 	bl	800c584 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d16a:	429a      	cmp	r2, r3
 800d16c:	d102      	bne.n	800d174 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d16e:	2301      	movs	r3, #1
 800d170:	60fb      	str	r3, [r7, #12]
 800d172:	e001      	b.n	800d178 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d174:	2300      	movs	r3, #0
 800d176:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d178:	f7ff fa32 	bl	800c5e0 <vPortExitCritical>

	return xReturn;
 800d17c:	68fb      	ldr	r3, [r7, #12]
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3710      	adds	r7, #16
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d186:	b580      	push	{r7, lr}
 800d188:	b08c      	sub	sp, #48	; 0x30
 800d18a:	af04      	add	r7, sp, #16
 800d18c:	60f8      	str	r0, [r7, #12]
 800d18e:	60b9      	str	r1, [r7, #8]
 800d190:	603b      	str	r3, [r7, #0]
 800d192:	4613      	mov	r3, r2
 800d194:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d196:	88fb      	ldrh	r3, [r7, #6]
 800d198:	009b      	lsls	r3, r3, #2
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7ff fae2 	bl	800c764 <pvPortMalloc>
 800d1a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d00e      	beq.n	800d1c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800d1a8:	2054      	movs	r0, #84	; 0x54
 800d1aa:	f7ff fadb 	bl	800c764 <pvPortMalloc>
 800d1ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d1b0:	69fb      	ldr	r3, [r7, #28]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d003      	beq.n	800d1be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	697a      	ldr	r2, [r7, #20]
 800d1ba:	631a      	str	r2, [r3, #48]	; 0x30
 800d1bc:	e005      	b.n	800d1ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d1be:	6978      	ldr	r0, [r7, #20]
 800d1c0:	f7ff fae2 	bl	800c788 <vPortFree>
 800d1c4:	e001      	b.n	800d1ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d1ca:	69fb      	ldr	r3, [r7, #28]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d013      	beq.n	800d1f8 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d1d0:	88fa      	ldrh	r2, [r7, #6]
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	9303      	str	r3, [sp, #12]
 800d1d6:	69fb      	ldr	r3, [r7, #28]
 800d1d8:	9302      	str	r3, [sp, #8]
 800d1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1dc:	9301      	str	r3, [sp, #4]
 800d1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1e0:	9300      	str	r3, [sp, #0]
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	68b9      	ldr	r1, [r7, #8]
 800d1e6:	68f8      	ldr	r0, [r7, #12]
 800d1e8:	f000 f80e 	bl	800d208 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d1ec:	69f8      	ldr	r0, [r7, #28]
 800d1ee:	f000 f889 	bl	800d304 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d1f2:	2301      	movs	r3, #1
 800d1f4:	61bb      	str	r3, [r7, #24]
 800d1f6:	e002      	b.n	800d1fe <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800d1fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d1fe:	69bb      	ldr	r3, [r7, #24]
	}
 800d200:	4618      	mov	r0, r3
 800d202:	3720      	adds	r7, #32
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b088      	sub	sp, #32
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	60f8      	str	r0, [r7, #12]
 800d210:	60b9      	str	r1, [r7, #8]
 800d212:	607a      	str	r2, [r7, #4]
 800d214:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800d216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d220:	3b01      	subs	r3, #1
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	4413      	add	r3, r2
 800d226:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800d228:	69bb      	ldr	r3, [r7, #24]
 800d22a:	f023 0307 	bic.w	r3, r3, #7
 800d22e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d230:	69bb      	ldr	r3, [r7, #24]
 800d232:	f003 0307 	and.w	r3, r3, #7
 800d236:	2b00      	cmp	r3, #0
 800d238:	d009      	beq.n	800d24e <prvInitialiseNewTask+0x46>
	__asm volatile
 800d23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23e:	f383 8811 	msr	BASEPRI, r3
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	f3bf 8f4f 	dsb	sy
 800d24a:	617b      	str	r3, [r7, #20]
 800d24c:	e7fe      	b.n	800d24c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d24e:	2300      	movs	r3, #0
 800d250:	61fb      	str	r3, [r7, #28]
 800d252:	e012      	b.n	800d27a <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d254:	68ba      	ldr	r2, [r7, #8]
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	4413      	add	r3, r2
 800d25a:	7819      	ldrb	r1, [r3, #0]
 800d25c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	4413      	add	r3, r2
 800d262:	3334      	adds	r3, #52	; 0x34
 800d264:	460a      	mov	r2, r1
 800d266:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800d268:	68ba      	ldr	r2, [r7, #8]
 800d26a:	69fb      	ldr	r3, [r7, #28]
 800d26c:	4413      	add	r3, r2
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d006      	beq.n	800d282 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	3301      	adds	r3, #1
 800d278:	61fb      	str	r3, [r7, #28]
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	2b0f      	cmp	r3, #15
 800d27e:	d9e9      	bls.n	800d254 <prvInitialiseNewTask+0x4c>
 800d280:	e000      	b.n	800d284 <prvInitialiseNewTask+0x7c>
		{
			break;
 800d282:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d286:	2200      	movs	r2, #0
 800d288:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d28e:	2b06      	cmp	r3, #6
 800d290:	d901      	bls.n	800d296 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d292:	2306      	movs	r3, #6
 800d294:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d298:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d29a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d29e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2a0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d2a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d2a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2aa:	3304      	adds	r3, #4
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f7ff f807 	bl	800c2c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2b4:	3318      	adds	r3, #24
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7ff f802 	bl	800c2c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d2bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d2c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2c4:	f1c3 0207 	rsb	r2, r3, #7
 800d2c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d2d0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d2d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2da:	2200      	movs	r2, #0
 800d2dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d2e0:	683a      	ldr	r2, [r7, #0]
 800d2e2:	68f9      	ldr	r1, [r7, #12]
 800d2e4:	69b8      	ldr	r0, [r7, #24]
 800d2e6:	f7ff f87b 	bl	800c3e0 <pxPortInitialiseStack>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ee:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800d2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d002      	beq.n	800d2fc <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d2fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d2fc:	bf00      	nop
 800d2fe:	3720      	adds	r7, #32
 800d300:	46bd      	mov	sp, r7
 800d302:	bd80      	pop	{r7, pc}

0800d304 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b082      	sub	sp, #8
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d30c:	f7ff f93a 	bl	800c584 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d310:	4b2a      	ldr	r3, [pc, #168]	; (800d3bc <prvAddNewTaskToReadyList+0xb8>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	3301      	adds	r3, #1
 800d316:	4a29      	ldr	r2, [pc, #164]	; (800d3bc <prvAddNewTaskToReadyList+0xb8>)
 800d318:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d31a:	4b29      	ldr	r3, [pc, #164]	; (800d3c0 <prvAddNewTaskToReadyList+0xbc>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d109      	bne.n	800d336 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d322:	4a27      	ldr	r2, [pc, #156]	; (800d3c0 <prvAddNewTaskToReadyList+0xbc>)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d328:	4b24      	ldr	r3, [pc, #144]	; (800d3bc <prvAddNewTaskToReadyList+0xb8>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d110      	bne.n	800d352 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d330:	f000 fc44 	bl	800dbbc <prvInitialiseTaskLists>
 800d334:	e00d      	b.n	800d352 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d336:	4b23      	ldr	r3, [pc, #140]	; (800d3c4 <prvAddNewTaskToReadyList+0xc0>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d109      	bne.n	800d352 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d33e:	4b20      	ldr	r3, [pc, #128]	; (800d3c0 <prvAddNewTaskToReadyList+0xbc>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d348:	429a      	cmp	r2, r3
 800d34a:	d802      	bhi.n	800d352 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d34c:	4a1c      	ldr	r2, [pc, #112]	; (800d3c0 <prvAddNewTaskToReadyList+0xbc>)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d352:	4b1d      	ldr	r3, [pc, #116]	; (800d3c8 <prvAddNewTaskToReadyList+0xc4>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	3301      	adds	r3, #1
 800d358:	4a1b      	ldr	r2, [pc, #108]	; (800d3c8 <prvAddNewTaskToReadyList+0xc4>)
 800d35a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d360:	2201      	movs	r2, #1
 800d362:	409a      	lsls	r2, r3
 800d364:	4b19      	ldr	r3, [pc, #100]	; (800d3cc <prvAddNewTaskToReadyList+0xc8>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4313      	orrs	r3, r2
 800d36a:	4a18      	ldr	r2, [pc, #96]	; (800d3cc <prvAddNewTaskToReadyList+0xc8>)
 800d36c:	6013      	str	r3, [r2, #0]
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d372:	4613      	mov	r3, r2
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	4413      	add	r3, r2
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	4a15      	ldr	r2, [pc, #84]	; (800d3d0 <prvAddNewTaskToReadyList+0xcc>)
 800d37c:	441a      	add	r2, r3
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	3304      	adds	r3, #4
 800d382:	4619      	mov	r1, r3
 800d384:	4610      	mov	r0, r2
 800d386:	f7fe ffa7 	bl	800c2d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d38a:	f7ff f929 	bl	800c5e0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d38e:	4b0d      	ldr	r3, [pc, #52]	; (800d3c4 <prvAddNewTaskToReadyList+0xc0>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d00e      	beq.n	800d3b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d396:	4b0a      	ldr	r3, [pc, #40]	; (800d3c0 <prvAddNewTaskToReadyList+0xbc>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3a0:	429a      	cmp	r2, r3
 800d3a2:	d207      	bcs.n	800d3b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d3a4:	4b0b      	ldr	r3, [pc, #44]	; (800d3d4 <prvAddNewTaskToReadyList+0xd0>)
 800d3a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3aa:	601a      	str	r2, [r3, #0]
 800d3ac:	f3bf 8f4f 	dsb	sy
 800d3b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3b4:	bf00      	nop
 800d3b6:	3708      	adds	r7, #8
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	200004e0 	.word	0x200004e0
 800d3c0:	200003e0 	.word	0x200003e0
 800d3c4:	200004ec 	.word	0x200004ec
 800d3c8:	200004fc 	.word	0x200004fc
 800d3cc:	200004e8 	.word	0x200004e8
 800d3d0:	200003e4 	.word	0x200003e4
 800d3d4:	e000ed04 	.word	0xe000ed04

0800d3d8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b084      	sub	sp, #16
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d3e0:	f7ff f8d0 	bl	800c584 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d102      	bne.n	800d3f0 <vTaskDelete+0x18>
 800d3ea:	4b38      	ldr	r3, [pc, #224]	; (800d4cc <vTaskDelete+0xf4>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	e000      	b.n	800d3f2 <vTaskDelete+0x1a>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	3304      	adds	r3, #4
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	f7fe ffc8 	bl	800c38e <uxListRemove>
 800d3fe:	4603      	mov	r3, r0
 800d400:	2b00      	cmp	r3, #0
 800d402:	d115      	bne.n	800d430 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d408:	4931      	ldr	r1, [pc, #196]	; (800d4d0 <vTaskDelete+0xf8>)
 800d40a:	4613      	mov	r3, r2
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	4413      	add	r3, r2
 800d410:	009b      	lsls	r3, r3, #2
 800d412:	440b      	add	r3, r1
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d10a      	bne.n	800d430 <vTaskDelete+0x58>
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d41e:	2201      	movs	r2, #1
 800d420:	fa02 f303 	lsl.w	r3, r2, r3
 800d424:	43da      	mvns	r2, r3
 800d426:	4b2b      	ldr	r3, [pc, #172]	; (800d4d4 <vTaskDelete+0xfc>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4013      	ands	r3, r2
 800d42c:	4a29      	ldr	r2, [pc, #164]	; (800d4d4 <vTaskDelete+0xfc>)
 800d42e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d434:	2b00      	cmp	r3, #0
 800d436:	d004      	beq.n	800d442 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	3318      	adds	r3, #24
 800d43c:	4618      	mov	r0, r3
 800d43e:	f7fe ffa6 	bl	800c38e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800d442:	4b25      	ldr	r3, [pc, #148]	; (800d4d8 <vTaskDelete+0x100>)
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	3301      	adds	r3, #1
 800d448:	4a23      	ldr	r2, [pc, #140]	; (800d4d8 <vTaskDelete+0x100>)
 800d44a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800d44c:	4b1f      	ldr	r3, [pc, #124]	; (800d4cc <vTaskDelete+0xf4>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	68fa      	ldr	r2, [r7, #12]
 800d452:	429a      	cmp	r2, r3
 800d454:	d10b      	bne.n	800d46e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	3304      	adds	r3, #4
 800d45a:	4619      	mov	r1, r3
 800d45c:	481f      	ldr	r0, [pc, #124]	; (800d4dc <vTaskDelete+0x104>)
 800d45e:	f7fe ff3b 	bl	800c2d8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800d462:	4b1f      	ldr	r3, [pc, #124]	; (800d4e0 <vTaskDelete+0x108>)
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	3301      	adds	r3, #1
 800d468:	4a1d      	ldr	r2, [pc, #116]	; (800d4e0 <vTaskDelete+0x108>)
 800d46a:	6013      	str	r3, [r2, #0]
 800d46c:	e009      	b.n	800d482 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800d46e:	4b1d      	ldr	r3, [pc, #116]	; (800d4e4 <vTaskDelete+0x10c>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3b01      	subs	r3, #1
 800d474:	4a1b      	ldr	r2, [pc, #108]	; (800d4e4 <vTaskDelete+0x10c>)
 800d476:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800d478:	68f8      	ldr	r0, [r7, #12]
 800d47a:	f000 fc1b 	bl	800dcb4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800d47e:	f000 fc29 	bl	800dcd4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800d482:	f7ff f8ad 	bl	800c5e0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800d486:	4b18      	ldr	r3, [pc, #96]	; (800d4e8 <vTaskDelete+0x110>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d01a      	beq.n	800d4c4 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 800d48e:	4b0f      	ldr	r3, [pc, #60]	; (800d4cc <vTaskDelete+0xf4>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	429a      	cmp	r2, r3
 800d496:	d115      	bne.n	800d4c4 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800d498:	4b14      	ldr	r3, [pc, #80]	; (800d4ec <vTaskDelete+0x114>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d009      	beq.n	800d4b4 <vTaskDelete+0xdc>
 800d4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4a4:	f383 8811 	msr	BASEPRI, r3
 800d4a8:	f3bf 8f6f 	isb	sy
 800d4ac:	f3bf 8f4f 	dsb	sy
 800d4b0:	60bb      	str	r3, [r7, #8]
 800d4b2:	e7fe      	b.n	800d4b2 <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 800d4b4:	4b0e      	ldr	r3, [pc, #56]	; (800d4f0 <vTaskDelete+0x118>)
 800d4b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4ba:	601a      	str	r2, [r3, #0]
 800d4bc:	f3bf 8f4f 	dsb	sy
 800d4c0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d4c4:	bf00      	nop
 800d4c6:	3710      	adds	r7, #16
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}
 800d4cc:	200003e0 	.word	0x200003e0
 800d4d0:	200003e4 	.word	0x200003e4
 800d4d4:	200004e8 	.word	0x200004e8
 800d4d8:	200004fc 	.word	0x200004fc
 800d4dc:	200004b4 	.word	0x200004b4
 800d4e0:	200004c8 	.word	0x200004c8
 800d4e4:	200004e0 	.word	0x200004e0
 800d4e8:	200004ec 	.word	0x200004ec
 800d4ec:	20000508 	.word	0x20000508
 800d4f0:	e000ed04 	.word	0xe000ed04

0800d4f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b084      	sub	sp, #16
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d016      	beq.n	800d534 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d506:	4b13      	ldr	r3, [pc, #76]	; (800d554 <vTaskDelay+0x60>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d009      	beq.n	800d522 <vTaskDelay+0x2e>
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	f383 8811 	msr	BASEPRI, r3
 800d516:	f3bf 8f6f 	isb	sy
 800d51a:	f3bf 8f4f 	dsb	sy
 800d51e:	60bb      	str	r3, [r7, #8]
 800d520:	e7fe      	b.n	800d520 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800d522:	f000 f861 	bl	800d5e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d526:	2100      	movs	r1, #0
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fd23 	bl	800df74 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d52e:	f000 f869 	bl	800d604 <xTaskResumeAll>
 800d532:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d107      	bne.n	800d54a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800d53a:	4b07      	ldr	r3, [pc, #28]	; (800d558 <vTaskDelay+0x64>)
 800d53c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d540:	601a      	str	r2, [r3, #0]
 800d542:	f3bf 8f4f 	dsb	sy
 800d546:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d54a:	bf00      	nop
 800d54c:	3710      	adds	r7, #16
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	20000508 	.word	0x20000508
 800d558:	e000ed04 	.word	0xe000ed04

0800d55c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b086      	sub	sp, #24
 800d560:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800d562:	4b1b      	ldr	r3, [pc, #108]	; (800d5d0 <vTaskStartScheduler+0x74>)
 800d564:	9301      	str	r3, [sp, #4]
 800d566:	2300      	movs	r3, #0
 800d568:	9300      	str	r3, [sp, #0]
 800d56a:	2300      	movs	r3, #0
 800d56c:	2280      	movs	r2, #128	; 0x80
 800d56e:	4919      	ldr	r1, [pc, #100]	; (800d5d4 <vTaskStartScheduler+0x78>)
 800d570:	4819      	ldr	r0, [pc, #100]	; (800d5d8 <vTaskStartScheduler+0x7c>)
 800d572:	f7ff fe08 	bl	800d186 <xTaskCreate>
 800d576:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2b01      	cmp	r3, #1
 800d57c:	d115      	bne.n	800d5aa <vTaskStartScheduler+0x4e>
 800d57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d582:	f383 8811 	msr	BASEPRI, r3
 800d586:	f3bf 8f6f 	isb	sy
 800d58a:	f3bf 8f4f 	dsb	sy
 800d58e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d590:	4b12      	ldr	r3, [pc, #72]	; (800d5dc <vTaskStartScheduler+0x80>)
 800d592:	f04f 32ff 	mov.w	r2, #4294967295
 800d596:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d598:	4b11      	ldr	r3, [pc, #68]	; (800d5e0 <vTaskStartScheduler+0x84>)
 800d59a:	2201      	movs	r2, #1
 800d59c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800d59e:	4b11      	ldr	r3, [pc, #68]	; (800d5e4 <vTaskStartScheduler+0x88>)
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d5a4:	f7fe ff90 	bl	800c4c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d5a8:	e00d      	b.n	800d5c6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b0:	d109      	bne.n	800d5c6 <vTaskStartScheduler+0x6a>
 800d5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b6:	f383 8811 	msr	BASEPRI, r3
 800d5ba:	f3bf 8f6f 	isb	sy
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	607b      	str	r3, [r7, #4]
 800d5c4:	e7fe      	b.n	800d5c4 <vTaskStartScheduler+0x68>
}
 800d5c6:	bf00      	nop
 800d5c8:	3710      	adds	r7, #16
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	bf00      	nop
 800d5d0:	20000504 	.word	0x20000504
 800d5d4:	080159a8 	.word	0x080159a8
 800d5d8:	0800db8d 	.word	0x0800db8d
 800d5dc:	20000500 	.word	0x20000500
 800d5e0:	200004ec 	.word	0x200004ec
 800d5e4:	200004e4 	.word	0x200004e4

0800d5e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d5ec:	4b04      	ldr	r3, [pc, #16]	; (800d600 <vTaskSuspendAll+0x18>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	3301      	adds	r3, #1
 800d5f2:	4a03      	ldr	r2, [pc, #12]	; (800d600 <vTaskSuspendAll+0x18>)
 800d5f4:	6013      	str	r3, [r2, #0]
}
 800d5f6:	bf00      	nop
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bc80      	pop	{r7}
 800d5fc:	4770      	bx	lr
 800d5fe:	bf00      	nop
 800d600:	20000508 	.word	0x20000508

0800d604 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b084      	sub	sp, #16
 800d608:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d60a:	2300      	movs	r3, #0
 800d60c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d60e:	2300      	movs	r3, #0
 800d610:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d612:	4b41      	ldr	r3, [pc, #260]	; (800d718 <xTaskResumeAll+0x114>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d109      	bne.n	800d62e <xTaskResumeAll+0x2a>
 800d61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d61e:	f383 8811 	msr	BASEPRI, r3
 800d622:	f3bf 8f6f 	isb	sy
 800d626:	f3bf 8f4f 	dsb	sy
 800d62a:	603b      	str	r3, [r7, #0]
 800d62c:	e7fe      	b.n	800d62c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d62e:	f7fe ffa9 	bl	800c584 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d632:	4b39      	ldr	r3, [pc, #228]	; (800d718 <xTaskResumeAll+0x114>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	3b01      	subs	r3, #1
 800d638:	4a37      	ldr	r2, [pc, #220]	; (800d718 <xTaskResumeAll+0x114>)
 800d63a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d63c:	4b36      	ldr	r3, [pc, #216]	; (800d718 <xTaskResumeAll+0x114>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d161      	bne.n	800d708 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d644:	4b35      	ldr	r3, [pc, #212]	; (800d71c <xTaskResumeAll+0x118>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d05d      	beq.n	800d708 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d64c:	e02e      	b.n	800d6ac <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d64e:	4b34      	ldr	r3, [pc, #208]	; (800d720 <xTaskResumeAll+0x11c>)
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	3318      	adds	r3, #24
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7fe fe97 	bl	800c38e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	3304      	adds	r3, #4
 800d664:	4618      	mov	r0, r3
 800d666:	f7fe fe92 	bl	800c38e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d66e:	2201      	movs	r2, #1
 800d670:	409a      	lsls	r2, r3
 800d672:	4b2c      	ldr	r3, [pc, #176]	; (800d724 <xTaskResumeAll+0x120>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4313      	orrs	r3, r2
 800d678:	4a2a      	ldr	r2, [pc, #168]	; (800d724 <xTaskResumeAll+0x120>)
 800d67a:	6013      	str	r3, [r2, #0]
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d680:	4613      	mov	r3, r2
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	4413      	add	r3, r2
 800d686:	009b      	lsls	r3, r3, #2
 800d688:	4a27      	ldr	r2, [pc, #156]	; (800d728 <xTaskResumeAll+0x124>)
 800d68a:	441a      	add	r2, r3
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	3304      	adds	r3, #4
 800d690:	4619      	mov	r1, r3
 800d692:	4610      	mov	r0, r2
 800d694:	f7fe fe20 	bl	800c2d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d69c:	4b23      	ldr	r3, [pc, #140]	; (800d72c <xTaskResumeAll+0x128>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d302      	bcc.n	800d6ac <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800d6a6:	4b22      	ldr	r3, [pc, #136]	; (800d730 <xTaskResumeAll+0x12c>)
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d6ac:	4b1c      	ldr	r3, [pc, #112]	; (800d720 <xTaskResumeAll+0x11c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d1cc      	bne.n	800d64e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d001      	beq.n	800d6be <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d6ba:	f000 fb0b 	bl	800dcd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d6be:	4b1d      	ldr	r3, [pc, #116]	; (800d734 <xTaskResumeAll+0x130>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d010      	beq.n	800d6ec <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d6ca:	f000 f837 	bl	800d73c <xTaskIncrementTick>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d002      	beq.n	800d6da <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800d6d4:	4b16      	ldr	r3, [pc, #88]	; (800d730 <xTaskResumeAll+0x12c>)
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d1f1      	bne.n	800d6ca <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800d6e6:	4b13      	ldr	r3, [pc, #76]	; (800d734 <xTaskResumeAll+0x130>)
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d6ec:	4b10      	ldr	r3, [pc, #64]	; (800d730 <xTaskResumeAll+0x12c>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d009      	beq.n	800d708 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d6f8:	4b0f      	ldr	r3, [pc, #60]	; (800d738 <xTaskResumeAll+0x134>)
 800d6fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6fe:	601a      	str	r2, [r3, #0]
 800d700:	f3bf 8f4f 	dsb	sy
 800d704:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d708:	f7fe ff6a 	bl	800c5e0 <vPortExitCritical>

	return xAlreadyYielded;
 800d70c:	68bb      	ldr	r3, [r7, #8]
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3710      	adds	r7, #16
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	20000508 	.word	0x20000508
 800d71c:	200004e0 	.word	0x200004e0
 800d720:	200004a0 	.word	0x200004a0
 800d724:	200004e8 	.word	0x200004e8
 800d728:	200003e4 	.word	0x200003e4
 800d72c:	200003e0 	.word	0x200003e0
 800d730:	200004f4 	.word	0x200004f4
 800d734:	200004f0 	.word	0x200004f0
 800d738:	e000ed04 	.word	0xe000ed04

0800d73c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b086      	sub	sp, #24
 800d740:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d742:	2300      	movs	r3, #0
 800d744:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d746:	4b50      	ldr	r3, [pc, #320]	; (800d888 <xTaskIncrementTick+0x14c>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	f040 808c 	bne.w	800d868 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800d750:	4b4e      	ldr	r3, [pc, #312]	; (800d88c <xTaskIncrementTick+0x150>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	3301      	adds	r3, #1
 800d756:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d758:	4a4c      	ldr	r2, [pc, #304]	; (800d88c <xTaskIncrementTick+0x150>)
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d11f      	bne.n	800d7a4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d764:	4b4a      	ldr	r3, [pc, #296]	; (800d890 <xTaskIncrementTick+0x154>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d009      	beq.n	800d782 <xTaskIncrementTick+0x46>
 800d76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d772:	f383 8811 	msr	BASEPRI, r3
 800d776:	f3bf 8f6f 	isb	sy
 800d77a:	f3bf 8f4f 	dsb	sy
 800d77e:	603b      	str	r3, [r7, #0]
 800d780:	e7fe      	b.n	800d780 <xTaskIncrementTick+0x44>
 800d782:	4b43      	ldr	r3, [pc, #268]	; (800d890 <xTaskIncrementTick+0x154>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	60fb      	str	r3, [r7, #12]
 800d788:	4b42      	ldr	r3, [pc, #264]	; (800d894 <xTaskIncrementTick+0x158>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	4a40      	ldr	r2, [pc, #256]	; (800d890 <xTaskIncrementTick+0x154>)
 800d78e:	6013      	str	r3, [r2, #0]
 800d790:	4a40      	ldr	r2, [pc, #256]	; (800d894 <xTaskIncrementTick+0x158>)
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	6013      	str	r3, [r2, #0]
 800d796:	4b40      	ldr	r3, [pc, #256]	; (800d898 <xTaskIncrementTick+0x15c>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	3301      	adds	r3, #1
 800d79c:	4a3e      	ldr	r2, [pc, #248]	; (800d898 <xTaskIncrementTick+0x15c>)
 800d79e:	6013      	str	r3, [r2, #0]
 800d7a0:	f000 fa98 	bl	800dcd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d7a4:	4b3d      	ldr	r3, [pc, #244]	; (800d89c <xTaskIncrementTick+0x160>)
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	693a      	ldr	r2, [r7, #16]
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d34d      	bcc.n	800d84a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d7ae:	4b38      	ldr	r3, [pc, #224]	; (800d890 <xTaskIncrementTick+0x154>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d101      	bne.n	800d7bc <xTaskIncrementTick+0x80>
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e000      	b.n	800d7be <xTaskIncrementTick+0x82>
 800d7bc:	2300      	movs	r3, #0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d004      	beq.n	800d7cc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7c2:	4b36      	ldr	r3, [pc, #216]	; (800d89c <xTaskIncrementTick+0x160>)
 800d7c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d7c8:	601a      	str	r2, [r3, #0]
					break;
 800d7ca:	e03e      	b.n	800d84a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800d7cc:	4b30      	ldr	r3, [pc, #192]	; (800d890 <xTaskIncrementTick+0x154>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	68db      	ldr	r3, [r3, #12]
 800d7d2:	68db      	ldr	r3, [r3, #12]
 800d7d4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d7d6:	68bb      	ldr	r3, [r7, #8]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d7dc:	693a      	ldr	r2, [r7, #16]
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	429a      	cmp	r2, r3
 800d7e2:	d203      	bcs.n	800d7ec <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d7e4:	4a2d      	ldr	r2, [pc, #180]	; (800d89c <xTaskIncrementTick+0x160>)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6013      	str	r3, [r2, #0]
						break;
 800d7ea:	e02e      	b.n	800d84a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	3304      	adds	r3, #4
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f7fe fdcc 	bl	800c38e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d004      	beq.n	800d808 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	3318      	adds	r3, #24
 800d802:	4618      	mov	r0, r3
 800d804:	f7fe fdc3 	bl	800c38e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d80c:	2201      	movs	r2, #1
 800d80e:	409a      	lsls	r2, r3
 800d810:	4b23      	ldr	r3, [pc, #140]	; (800d8a0 <xTaskIncrementTick+0x164>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4313      	orrs	r3, r2
 800d816:	4a22      	ldr	r2, [pc, #136]	; (800d8a0 <xTaskIncrementTick+0x164>)
 800d818:	6013      	str	r3, [r2, #0]
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d81e:	4613      	mov	r3, r2
 800d820:	009b      	lsls	r3, r3, #2
 800d822:	4413      	add	r3, r2
 800d824:	009b      	lsls	r3, r3, #2
 800d826:	4a1f      	ldr	r2, [pc, #124]	; (800d8a4 <xTaskIncrementTick+0x168>)
 800d828:	441a      	add	r2, r3
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	3304      	adds	r3, #4
 800d82e:	4619      	mov	r1, r3
 800d830:	4610      	mov	r0, r2
 800d832:	f7fe fd51 	bl	800c2d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d83a:	4b1b      	ldr	r3, [pc, #108]	; (800d8a8 <xTaskIncrementTick+0x16c>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d840:	429a      	cmp	r2, r3
 800d842:	d3b4      	bcc.n	800d7ae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d844:	2301      	movs	r3, #1
 800d846:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d848:	e7b1      	b.n	800d7ae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d84a:	4b17      	ldr	r3, [pc, #92]	; (800d8a8 <xTaskIncrementTick+0x16c>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d850:	4914      	ldr	r1, [pc, #80]	; (800d8a4 <xTaskIncrementTick+0x168>)
 800d852:	4613      	mov	r3, r2
 800d854:	009b      	lsls	r3, r3, #2
 800d856:	4413      	add	r3, r2
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	440b      	add	r3, r1
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	2b01      	cmp	r3, #1
 800d860:	d907      	bls.n	800d872 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800d862:	2301      	movs	r3, #1
 800d864:	617b      	str	r3, [r7, #20]
 800d866:	e004      	b.n	800d872 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d868:	4b10      	ldr	r3, [pc, #64]	; (800d8ac <xTaskIncrementTick+0x170>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	3301      	adds	r3, #1
 800d86e:	4a0f      	ldr	r2, [pc, #60]	; (800d8ac <xTaskIncrementTick+0x170>)
 800d870:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d872:	4b0f      	ldr	r3, [pc, #60]	; (800d8b0 <xTaskIncrementTick+0x174>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d001      	beq.n	800d87e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800d87a:	2301      	movs	r3, #1
 800d87c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d87e:	697b      	ldr	r3, [r7, #20]
}
 800d880:	4618      	mov	r0, r3
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	20000508 	.word	0x20000508
 800d88c:	200004e4 	.word	0x200004e4
 800d890:	20000498 	.word	0x20000498
 800d894:	2000049c 	.word	0x2000049c
 800d898:	200004f8 	.word	0x200004f8
 800d89c:	20000500 	.word	0x20000500
 800d8a0:	200004e8 	.word	0x200004e8
 800d8a4:	200003e4 	.word	0x200003e4
 800d8a8:	200003e0 	.word	0x200003e0
 800d8ac:	200004f0 	.word	0x200004f0
 800d8b0:	200004f4 	.word	0x200004f4

0800d8b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d8b4:	b480      	push	{r7}
 800d8b6:	b087      	sub	sp, #28
 800d8b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d8ba:	4b26      	ldr	r3, [pc, #152]	; (800d954 <vTaskSwitchContext+0xa0>)
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d003      	beq.n	800d8ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d8c2:	4b25      	ldr	r3, [pc, #148]	; (800d958 <vTaskSwitchContext+0xa4>)
 800d8c4:	2201      	movs	r2, #1
 800d8c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d8c8:	e03e      	b.n	800d948 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800d8ca:	4b23      	ldr	r3, [pc, #140]	; (800d958 <vTaskSwitchContext+0xa4>)
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800d8d0:	4b22      	ldr	r3, [pc, #136]	; (800d95c <vTaskSwitchContext+0xa8>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	fab3 f383 	clz	r3, r3
 800d8dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d8de:	7afb      	ldrb	r3, [r7, #11]
 800d8e0:	f1c3 031f 	rsb	r3, r3, #31
 800d8e4:	617b      	str	r3, [r7, #20]
 800d8e6:	491e      	ldr	r1, [pc, #120]	; (800d960 <vTaskSwitchContext+0xac>)
 800d8e8:	697a      	ldr	r2, [r7, #20]
 800d8ea:	4613      	mov	r3, r2
 800d8ec:	009b      	lsls	r3, r3, #2
 800d8ee:	4413      	add	r3, r2
 800d8f0:	009b      	lsls	r3, r3, #2
 800d8f2:	440b      	add	r3, r1
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d109      	bne.n	800d90e <vTaskSwitchContext+0x5a>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	607b      	str	r3, [r7, #4]
 800d90c:	e7fe      	b.n	800d90c <vTaskSwitchContext+0x58>
 800d90e:	697a      	ldr	r2, [r7, #20]
 800d910:	4613      	mov	r3, r2
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	4413      	add	r3, r2
 800d916:	009b      	lsls	r3, r3, #2
 800d918:	4a11      	ldr	r2, [pc, #68]	; (800d960 <vTaskSwitchContext+0xac>)
 800d91a:	4413      	add	r3, r2
 800d91c:	613b      	str	r3, [r7, #16]
 800d91e:	693b      	ldr	r3, [r7, #16]
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	685a      	ldr	r2, [r3, #4]
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	605a      	str	r2, [r3, #4]
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	685a      	ldr	r2, [r3, #4]
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	3308      	adds	r3, #8
 800d930:	429a      	cmp	r2, r3
 800d932:	d104      	bne.n	800d93e <vTaskSwitchContext+0x8a>
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	685b      	ldr	r3, [r3, #4]
 800d938:	685a      	ldr	r2, [r3, #4]
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	605a      	str	r2, [r3, #4]
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	4a07      	ldr	r2, [pc, #28]	; (800d964 <vTaskSwitchContext+0xb0>)
 800d946:	6013      	str	r3, [r2, #0]
}
 800d948:	bf00      	nop
 800d94a:	371c      	adds	r7, #28
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bc80      	pop	{r7}
 800d950:	4770      	bx	lr
 800d952:	bf00      	nop
 800d954:	20000508 	.word	0x20000508
 800d958:	200004f4 	.word	0x200004f4
 800d95c:	200004e8 	.word	0x200004e8
 800d960:	200003e4 	.word	0x200003e4
 800d964:	200003e0 	.word	0x200003e0

0800d968 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d109      	bne.n	800d98c <vTaskPlaceOnEventList+0x24>
 800d978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97c:	f383 8811 	msr	BASEPRI, r3
 800d980:	f3bf 8f6f 	isb	sy
 800d984:	f3bf 8f4f 	dsb	sy
 800d988:	60fb      	str	r3, [r7, #12]
 800d98a:	e7fe      	b.n	800d98a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d98c:	4b07      	ldr	r3, [pc, #28]	; (800d9ac <vTaskPlaceOnEventList+0x44>)
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	3318      	adds	r3, #24
 800d992:	4619      	mov	r1, r3
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f7fe fcc2 	bl	800c31e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d99a:	2101      	movs	r1, #1
 800d99c:	6838      	ldr	r0, [r7, #0]
 800d99e:	f000 fae9 	bl	800df74 <prvAddCurrentTaskToDelayedList>
}
 800d9a2:	bf00      	nop
 800d9a4:	3710      	adds	r7, #16
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}
 800d9aa:	bf00      	nop
 800d9ac:	200003e0 	.word	0x200003e0

0800d9b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b086      	sub	sp, #24
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	68db      	ldr	r3, [r3, #12]
 800d9bc:	68db      	ldr	r3, [r3, #12]
 800d9be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d109      	bne.n	800d9da <xTaskRemoveFromEventList+0x2a>
 800d9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ca:	f383 8811 	msr	BASEPRI, r3
 800d9ce:	f3bf 8f6f 	isb	sy
 800d9d2:	f3bf 8f4f 	dsb	sy
 800d9d6:	60fb      	str	r3, [r7, #12]
 800d9d8:	e7fe      	b.n	800d9d8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	3318      	adds	r3, #24
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7fe fcd5 	bl	800c38e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d9e4:	4b1d      	ldr	r3, [pc, #116]	; (800da5c <xTaskRemoveFromEventList+0xac>)
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d11c      	bne.n	800da26 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	3304      	adds	r3, #4
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	f7fe fccc 	bl	800c38e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d9f6:	693b      	ldr	r3, [r7, #16]
 800d9f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	409a      	lsls	r2, r3
 800d9fe:	4b18      	ldr	r3, [pc, #96]	; (800da60 <xTaskRemoveFromEventList+0xb0>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	4313      	orrs	r3, r2
 800da04:	4a16      	ldr	r2, [pc, #88]	; (800da60 <xTaskRemoveFromEventList+0xb0>)
 800da06:	6013      	str	r3, [r2, #0]
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da0c:	4613      	mov	r3, r2
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	4413      	add	r3, r2
 800da12:	009b      	lsls	r3, r3, #2
 800da14:	4a13      	ldr	r2, [pc, #76]	; (800da64 <xTaskRemoveFromEventList+0xb4>)
 800da16:	441a      	add	r2, r3
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	3304      	adds	r3, #4
 800da1c:	4619      	mov	r1, r3
 800da1e:	4610      	mov	r0, r2
 800da20:	f7fe fc5a 	bl	800c2d8 <vListInsertEnd>
 800da24:	e005      	b.n	800da32 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800da26:	693b      	ldr	r3, [r7, #16]
 800da28:	3318      	adds	r3, #24
 800da2a:	4619      	mov	r1, r3
 800da2c:	480e      	ldr	r0, [pc, #56]	; (800da68 <xTaskRemoveFromEventList+0xb8>)
 800da2e:	f7fe fc53 	bl	800c2d8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da36:	4b0d      	ldr	r3, [pc, #52]	; (800da6c <xTaskRemoveFromEventList+0xbc>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da3c:	429a      	cmp	r2, r3
 800da3e:	d905      	bls.n	800da4c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800da40:	2301      	movs	r3, #1
 800da42:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800da44:	4b0a      	ldr	r3, [pc, #40]	; (800da70 <xTaskRemoveFromEventList+0xc0>)
 800da46:	2201      	movs	r2, #1
 800da48:	601a      	str	r2, [r3, #0]
 800da4a:	e001      	b.n	800da50 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800da4c:	2300      	movs	r3, #0
 800da4e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800da50:	697b      	ldr	r3, [r7, #20]
}
 800da52:	4618      	mov	r0, r3
 800da54:	3718      	adds	r7, #24
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}
 800da5a:	bf00      	nop
 800da5c:	20000508 	.word	0x20000508
 800da60:	200004e8 	.word	0x200004e8
 800da64:	200003e4 	.word	0x200003e4
 800da68:	200004a0 	.word	0x200004a0
 800da6c:	200003e0 	.word	0x200003e0
 800da70:	200004f4 	.word	0x200004f4

0800da74 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800da74:	b480      	push	{r7}
 800da76:	b085      	sub	sp, #20
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d109      	bne.n	800da96 <vTaskSetTimeOutState+0x22>
 800da82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da86:	f383 8811 	msr	BASEPRI, r3
 800da8a:	f3bf 8f6f 	isb	sy
 800da8e:	f3bf 8f4f 	dsb	sy
 800da92:	60fb      	str	r3, [r7, #12]
 800da94:	e7fe      	b.n	800da94 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800da96:	4b06      	ldr	r3, [pc, #24]	; (800dab0 <vTaskSetTimeOutState+0x3c>)
 800da98:	681a      	ldr	r2, [r3, #0]
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800da9e:	4b05      	ldr	r3, [pc, #20]	; (800dab4 <vTaskSetTimeOutState+0x40>)
 800daa0:	681a      	ldr	r2, [r3, #0]
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	605a      	str	r2, [r3, #4]
}
 800daa6:	bf00      	nop
 800daa8:	3714      	adds	r7, #20
 800daaa:	46bd      	mov	sp, r7
 800daac:	bc80      	pop	{r7}
 800daae:	4770      	bx	lr
 800dab0:	200004f8 	.word	0x200004f8
 800dab4:	200004e4 	.word	0x200004e4

0800dab8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b086      	sub	sp, #24
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
 800dac0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d109      	bne.n	800dadc <xTaskCheckForTimeOut+0x24>
 800dac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dacc:	f383 8811 	msr	BASEPRI, r3
 800dad0:	f3bf 8f6f 	isb	sy
 800dad4:	f3bf 8f4f 	dsb	sy
 800dad8:	60fb      	str	r3, [r7, #12]
 800dada:	e7fe      	b.n	800dada <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d109      	bne.n	800daf6 <xTaskCheckForTimeOut+0x3e>
 800dae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae6:	f383 8811 	msr	BASEPRI, r3
 800daea:	f3bf 8f6f 	isb	sy
 800daee:	f3bf 8f4f 	dsb	sy
 800daf2:	60bb      	str	r3, [r7, #8]
 800daf4:	e7fe      	b.n	800daf4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800daf6:	f7fe fd45 	bl	800c584 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dafa:	4b1c      	ldr	r3, [pc, #112]	; (800db6c <xTaskCheckForTimeOut+0xb4>)
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db08:	d102      	bne.n	800db10 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800db0a:	2300      	movs	r3, #0
 800db0c:	617b      	str	r3, [r7, #20]
 800db0e:	e026      	b.n	800db5e <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681a      	ldr	r2, [r3, #0]
 800db14:	4b16      	ldr	r3, [pc, #88]	; (800db70 <xTaskCheckForTimeOut+0xb8>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	429a      	cmp	r2, r3
 800db1a:	d007      	beq.n	800db2c <xTaskCheckForTimeOut+0x74>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	685a      	ldr	r2, [r3, #4]
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	429a      	cmp	r2, r3
 800db24:	d802      	bhi.n	800db2c <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800db26:	2301      	movs	r3, #1
 800db28:	617b      	str	r3, [r7, #20]
 800db2a:	e018      	b.n	800db5e <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	685b      	ldr	r3, [r3, #4]
 800db30:	693a      	ldr	r2, [r7, #16]
 800db32:	1ad2      	subs	r2, r2, r3
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d20e      	bcs.n	800db5a <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	681a      	ldr	r2, [r3, #0]
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6859      	ldr	r1, [r3, #4]
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	1acb      	subs	r3, r1, r3
 800db48:	441a      	add	r2, r3
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f7ff ff90 	bl	800da74 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800db54:	2300      	movs	r3, #0
 800db56:	617b      	str	r3, [r7, #20]
 800db58:	e001      	b.n	800db5e <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 800db5a:	2301      	movs	r3, #1
 800db5c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800db5e:	f7fe fd3f 	bl	800c5e0 <vPortExitCritical>

	return xReturn;
 800db62:	697b      	ldr	r3, [r7, #20]
}
 800db64:	4618      	mov	r0, r3
 800db66:	3718      	adds	r7, #24
 800db68:	46bd      	mov	sp, r7
 800db6a:	bd80      	pop	{r7, pc}
 800db6c:	200004e4 	.word	0x200004e4
 800db70:	200004f8 	.word	0x200004f8

0800db74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800db74:	b480      	push	{r7}
 800db76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800db78:	4b03      	ldr	r3, [pc, #12]	; (800db88 <vTaskMissedYield+0x14>)
 800db7a:	2201      	movs	r2, #1
 800db7c:	601a      	str	r2, [r3, #0]
}
 800db7e:	bf00      	nop
 800db80:	46bd      	mov	sp, r7
 800db82:	bc80      	pop	{r7}
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	200004f4 	.word	0x200004f4

0800db8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800db94:	f000 f852 	bl	800dc3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800db98:	4b06      	ldr	r3, [pc, #24]	; (800dbb4 <prvIdleTask+0x28>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d9f9      	bls.n	800db94 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dba0:	4b05      	ldr	r3, [pc, #20]	; (800dbb8 <prvIdleTask+0x2c>)
 800dba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dba6:	601a      	str	r2, [r3, #0]
 800dba8:	f3bf 8f4f 	dsb	sy
 800dbac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dbb0:	e7f0      	b.n	800db94 <prvIdleTask+0x8>
 800dbb2:	bf00      	nop
 800dbb4:	200003e4 	.word	0x200003e4
 800dbb8:	e000ed04 	.word	0xe000ed04

0800dbbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b082      	sub	sp, #8
 800dbc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	607b      	str	r3, [r7, #4]
 800dbc6:	e00c      	b.n	800dbe2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	4613      	mov	r3, r2
 800dbcc:	009b      	lsls	r3, r3, #2
 800dbce:	4413      	add	r3, r2
 800dbd0:	009b      	lsls	r3, r3, #2
 800dbd2:	4a12      	ldr	r2, [pc, #72]	; (800dc1c <prvInitialiseTaskLists+0x60>)
 800dbd4:	4413      	add	r3, r2
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7fe fb53 	bl	800c282 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	3301      	adds	r3, #1
 800dbe0:	607b      	str	r3, [r7, #4]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2b06      	cmp	r3, #6
 800dbe6:	d9ef      	bls.n	800dbc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dbe8:	480d      	ldr	r0, [pc, #52]	; (800dc20 <prvInitialiseTaskLists+0x64>)
 800dbea:	f7fe fb4a 	bl	800c282 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dbee:	480d      	ldr	r0, [pc, #52]	; (800dc24 <prvInitialiseTaskLists+0x68>)
 800dbf0:	f7fe fb47 	bl	800c282 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dbf4:	480c      	ldr	r0, [pc, #48]	; (800dc28 <prvInitialiseTaskLists+0x6c>)
 800dbf6:	f7fe fb44 	bl	800c282 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dbfa:	480c      	ldr	r0, [pc, #48]	; (800dc2c <prvInitialiseTaskLists+0x70>)
 800dbfc:	f7fe fb41 	bl	800c282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dc00:	480b      	ldr	r0, [pc, #44]	; (800dc30 <prvInitialiseTaskLists+0x74>)
 800dc02:	f7fe fb3e 	bl	800c282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dc06:	4b0b      	ldr	r3, [pc, #44]	; (800dc34 <prvInitialiseTaskLists+0x78>)
 800dc08:	4a05      	ldr	r2, [pc, #20]	; (800dc20 <prvInitialiseTaskLists+0x64>)
 800dc0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dc0c:	4b0a      	ldr	r3, [pc, #40]	; (800dc38 <prvInitialiseTaskLists+0x7c>)
 800dc0e:	4a05      	ldr	r2, [pc, #20]	; (800dc24 <prvInitialiseTaskLists+0x68>)
 800dc10:	601a      	str	r2, [r3, #0]
}
 800dc12:	bf00      	nop
 800dc14:	3708      	adds	r7, #8
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd80      	pop	{r7, pc}
 800dc1a:	bf00      	nop
 800dc1c:	200003e4 	.word	0x200003e4
 800dc20:	20000470 	.word	0x20000470
 800dc24:	20000484 	.word	0x20000484
 800dc28:	200004a0 	.word	0x200004a0
 800dc2c:	200004b4 	.word	0x200004b4
 800dc30:	200004cc 	.word	0x200004cc
 800dc34:	20000498 	.word	0x20000498
 800dc38:	2000049c 	.word	0x2000049c

0800dc3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b082      	sub	sp, #8
 800dc40:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc42:	e028      	b.n	800dc96 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800dc44:	f7ff fcd0 	bl	800d5e8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800dc48:	4b17      	ldr	r3, [pc, #92]	; (800dca8 <prvCheckTasksWaitingTermination+0x6c>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	bf0c      	ite	eq
 800dc50:	2301      	moveq	r3, #1
 800dc52:	2300      	movne	r3, #0
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800dc58:	f7ff fcd4 	bl	800d604 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d119      	bne.n	800dc96 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800dc62:	f7fe fc8f 	bl	800c584 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800dc66:	4b10      	ldr	r3, [pc, #64]	; (800dca8 <prvCheckTasksWaitingTermination+0x6c>)
 800dc68:	68db      	ldr	r3, [r3, #12]
 800dc6a:	68db      	ldr	r3, [r3, #12]
 800dc6c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	3304      	adds	r3, #4
 800dc72:	4618      	mov	r0, r3
 800dc74:	f7fe fb8b 	bl	800c38e <uxListRemove>
					--uxCurrentNumberOfTasks;
 800dc78:	4b0c      	ldr	r3, [pc, #48]	; (800dcac <prvCheckTasksWaitingTermination+0x70>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	3b01      	subs	r3, #1
 800dc7e:	4a0b      	ldr	r2, [pc, #44]	; (800dcac <prvCheckTasksWaitingTermination+0x70>)
 800dc80:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800dc82:	4b0b      	ldr	r3, [pc, #44]	; (800dcb0 <prvCheckTasksWaitingTermination+0x74>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	3b01      	subs	r3, #1
 800dc88:	4a09      	ldr	r2, [pc, #36]	; (800dcb0 <prvCheckTasksWaitingTermination+0x74>)
 800dc8a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800dc8c:	f7fe fca8 	bl	800c5e0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800dc90:	6838      	ldr	r0, [r7, #0]
 800dc92:	f000 f80f 	bl	800dcb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc96:	4b06      	ldr	r3, [pc, #24]	; (800dcb0 <prvCheckTasksWaitingTermination+0x74>)
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1d2      	bne.n	800dc44 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800dc9e:	bf00      	nop
 800dca0:	3708      	adds	r7, #8
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	200004b4 	.word	0x200004b4
 800dcac:	200004e0 	.word	0x200004e0
 800dcb0:	200004c8 	.word	0x200004c8

0800dcb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b082      	sub	sp, #8
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7fe fd61 	bl	800c788 <vPortFree>
			vPortFree( pxTCB );
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f7fe fd5e 	bl	800c788 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dccc:	bf00      	nop
 800dcce:	3708      	adds	r7, #8
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	b083      	sub	sp, #12
 800dcd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dcda:	4b0e      	ldr	r3, [pc, #56]	; (800dd14 <prvResetNextTaskUnblockTime+0x40>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d101      	bne.n	800dce8 <prvResetNextTaskUnblockTime+0x14>
 800dce4:	2301      	movs	r3, #1
 800dce6:	e000      	b.n	800dcea <prvResetNextTaskUnblockTime+0x16>
 800dce8:	2300      	movs	r3, #0
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d004      	beq.n	800dcf8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dcee:	4b0a      	ldr	r3, [pc, #40]	; (800dd18 <prvResetNextTaskUnblockTime+0x44>)
 800dcf0:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dcf6:	e008      	b.n	800dd0a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800dcf8:	4b06      	ldr	r3, [pc, #24]	; (800dd14 <prvResetNextTaskUnblockTime+0x40>)
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	68db      	ldr	r3, [r3, #12]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	4a04      	ldr	r2, [pc, #16]	; (800dd18 <prvResetNextTaskUnblockTime+0x44>)
 800dd08:	6013      	str	r3, [r2, #0]
}
 800dd0a:	bf00      	nop
 800dd0c:	370c      	adds	r7, #12
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bc80      	pop	{r7}
 800dd12:	4770      	bx	lr
 800dd14:	20000498 	.word	0x20000498
 800dd18:	20000500 	.word	0x20000500

0800dd1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dd22:	4b0b      	ldr	r3, [pc, #44]	; (800dd50 <xTaskGetSchedulerState+0x34>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d102      	bne.n	800dd30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dd2a:	2301      	movs	r3, #1
 800dd2c:	607b      	str	r3, [r7, #4]
 800dd2e:	e008      	b.n	800dd42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd30:	4b08      	ldr	r3, [pc, #32]	; (800dd54 <xTaskGetSchedulerState+0x38>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d102      	bne.n	800dd3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dd38:	2302      	movs	r3, #2
 800dd3a:	607b      	str	r3, [r7, #4]
 800dd3c:	e001      	b.n	800dd42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dd42:	687b      	ldr	r3, [r7, #4]
	}
 800dd44:	4618      	mov	r0, r3
 800dd46:	370c      	adds	r7, #12
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bc80      	pop	{r7}
 800dd4c:	4770      	bx	lr
 800dd4e:	bf00      	nop
 800dd50:	200004ec 	.word	0x200004ec
 800dd54:	20000508 	.word	0x20000508

0800dd58 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d062      	beq.n	800de30 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd6e:	4b32      	ldr	r3, [pc, #200]	; (800de38 <vTaskPriorityInherit+0xe0>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd74:	429a      	cmp	r2, r3
 800dd76:	d25b      	bcs.n	800de30 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	699b      	ldr	r3, [r3, #24]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	db06      	blt.n	800dd8e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd80:	4b2d      	ldr	r3, [pc, #180]	; (800de38 <vTaskPriorityInherit+0xe0>)
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd86:	f1c3 0207 	rsb	r2, r3, #7
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	6959      	ldr	r1, [r3, #20]
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd96:	4613      	mov	r3, r2
 800dd98:	009b      	lsls	r3, r3, #2
 800dd9a:	4413      	add	r3, r2
 800dd9c:	009b      	lsls	r3, r3, #2
 800dd9e:	4a27      	ldr	r2, [pc, #156]	; (800de3c <vTaskPriorityInherit+0xe4>)
 800dda0:	4413      	add	r3, r2
 800dda2:	4299      	cmp	r1, r3
 800dda4:	d101      	bne.n	800ddaa <vTaskPriorityInherit+0x52>
 800dda6:	2301      	movs	r3, #1
 800dda8:	e000      	b.n	800ddac <vTaskPriorityInherit+0x54>
 800ddaa:	2300      	movs	r3, #0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d03a      	beq.n	800de26 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	3304      	adds	r3, #4
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	f7fe faea 	bl	800c38e <uxListRemove>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d115      	bne.n	800ddec <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddc4:	491d      	ldr	r1, [pc, #116]	; (800de3c <vTaskPriorityInherit+0xe4>)
 800ddc6:	4613      	mov	r3, r2
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	4413      	add	r3, r2
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	440b      	add	r3, r1
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d10a      	bne.n	800ddec <vTaskPriorityInherit+0x94>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddda:	2201      	movs	r2, #1
 800dddc:	fa02 f303 	lsl.w	r3, r2, r3
 800dde0:	43da      	mvns	r2, r3
 800dde2:	4b17      	ldr	r3, [pc, #92]	; (800de40 <vTaskPriorityInherit+0xe8>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	4013      	ands	r3, r2
 800dde8:	4a15      	ldr	r2, [pc, #84]	; (800de40 <vTaskPriorityInherit+0xe8>)
 800ddea:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ddec:	4b12      	ldr	r3, [pc, #72]	; (800de38 <vTaskPriorityInherit+0xe0>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddfa:	2201      	movs	r2, #1
 800ddfc:	409a      	lsls	r2, r3
 800ddfe:	4b10      	ldr	r3, [pc, #64]	; (800de40 <vTaskPriorityInherit+0xe8>)
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	4313      	orrs	r3, r2
 800de04:	4a0e      	ldr	r2, [pc, #56]	; (800de40 <vTaskPriorityInherit+0xe8>)
 800de06:	6013      	str	r3, [r2, #0]
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de0c:	4613      	mov	r3, r2
 800de0e:	009b      	lsls	r3, r3, #2
 800de10:	4413      	add	r3, r2
 800de12:	009b      	lsls	r3, r3, #2
 800de14:	4a09      	ldr	r2, [pc, #36]	; (800de3c <vTaskPriorityInherit+0xe4>)
 800de16:	441a      	add	r2, r3
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	3304      	adds	r3, #4
 800de1c:	4619      	mov	r1, r3
 800de1e:	4610      	mov	r0, r2
 800de20:	f7fe fa5a 	bl	800c2d8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800de24:	e004      	b.n	800de30 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800de26:	4b04      	ldr	r3, [pc, #16]	; (800de38 <vTaskPriorityInherit+0xe0>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800de30:	bf00      	nop
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	200003e0 	.word	0x200003e0
 800de3c:	200003e4 	.word	0x200003e4
 800de40:	200004e8 	.word	0x200004e8

0800de44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800de44:	b580      	push	{r7, lr}
 800de46:	b086      	sub	sp, #24
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800de50:	2300      	movs	r3, #0
 800de52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d06c      	beq.n	800df34 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800de5a:	4b39      	ldr	r3, [pc, #228]	; (800df40 <xTaskPriorityDisinherit+0xfc>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	693a      	ldr	r2, [r7, #16]
 800de60:	429a      	cmp	r2, r3
 800de62:	d009      	beq.n	800de78 <xTaskPriorityDisinherit+0x34>
 800de64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de68:	f383 8811 	msr	BASEPRI, r3
 800de6c:	f3bf 8f6f 	isb	sy
 800de70:	f3bf 8f4f 	dsb	sy
 800de74:	60fb      	str	r3, [r7, #12]
 800de76:	e7fe      	b.n	800de76 <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 800de78:	693b      	ldr	r3, [r7, #16]
 800de7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d109      	bne.n	800de94 <xTaskPriorityDisinherit+0x50>
 800de80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de84:	f383 8811 	msr	BASEPRI, r3
 800de88:	f3bf 8f6f 	isb	sy
 800de8c:	f3bf 8f4f 	dsb	sy
 800de90:	60bb      	str	r3, [r7, #8]
 800de92:	e7fe      	b.n	800de92 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de98:	1e5a      	subs	r2, r3, #1
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800de9e:	693b      	ldr	r3, [r7, #16]
 800dea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dea2:	693b      	ldr	r3, [r7, #16]
 800dea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dea6:	429a      	cmp	r2, r3
 800dea8:	d044      	beq.n	800df34 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d140      	bne.n	800df34 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	3304      	adds	r3, #4
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7fe fa69 	bl	800c38e <uxListRemove>
 800debc:	4603      	mov	r3, r0
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d115      	bne.n	800deee <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dec6:	491f      	ldr	r1, [pc, #124]	; (800df44 <xTaskPriorityDisinherit+0x100>)
 800dec8:	4613      	mov	r3, r2
 800deca:	009b      	lsls	r3, r3, #2
 800decc:	4413      	add	r3, r2
 800dece:	009b      	lsls	r3, r3, #2
 800ded0:	440b      	add	r3, r1
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d10a      	bne.n	800deee <xTaskPriorityDisinherit+0xaa>
 800ded8:	693b      	ldr	r3, [r7, #16]
 800deda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dedc:	2201      	movs	r2, #1
 800dede:	fa02 f303 	lsl.w	r3, r2, r3
 800dee2:	43da      	mvns	r2, r3
 800dee4:	4b18      	ldr	r3, [pc, #96]	; (800df48 <xTaskPriorityDisinherit+0x104>)
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	4013      	ands	r3, r2
 800deea:	4a17      	ldr	r2, [pc, #92]	; (800df48 <xTaskPriorityDisinherit+0x104>)
 800deec:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800deee:	693b      	ldr	r3, [r7, #16]
 800def0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800def6:	693b      	ldr	r3, [r7, #16]
 800def8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800defa:	f1c3 0207 	rsb	r2, r3, #7
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800df02:	693b      	ldr	r3, [r7, #16]
 800df04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df06:	2201      	movs	r2, #1
 800df08:	409a      	lsls	r2, r3
 800df0a:	4b0f      	ldr	r3, [pc, #60]	; (800df48 <xTaskPriorityDisinherit+0x104>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	4313      	orrs	r3, r2
 800df10:	4a0d      	ldr	r2, [pc, #52]	; (800df48 <xTaskPriorityDisinherit+0x104>)
 800df12:	6013      	str	r3, [r2, #0]
 800df14:	693b      	ldr	r3, [r7, #16]
 800df16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df18:	4613      	mov	r3, r2
 800df1a:	009b      	lsls	r3, r3, #2
 800df1c:	4413      	add	r3, r2
 800df1e:	009b      	lsls	r3, r3, #2
 800df20:	4a08      	ldr	r2, [pc, #32]	; (800df44 <xTaskPriorityDisinherit+0x100>)
 800df22:	441a      	add	r2, r3
 800df24:	693b      	ldr	r3, [r7, #16]
 800df26:	3304      	adds	r3, #4
 800df28:	4619      	mov	r1, r3
 800df2a:	4610      	mov	r0, r2
 800df2c:	f7fe f9d4 	bl	800c2d8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800df30:	2301      	movs	r3, #1
 800df32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800df34:	697b      	ldr	r3, [r7, #20]
	}
 800df36:	4618      	mov	r0, r3
 800df38:	3718      	adds	r7, #24
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
 800df3e:	bf00      	nop
 800df40:	200003e0 	.word	0x200003e0
 800df44:	200003e4 	.word	0x200003e4
 800df48:	200004e8 	.word	0x200004e8

0800df4c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800df4c:	b480      	push	{r7}
 800df4e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800df50:	4b07      	ldr	r3, [pc, #28]	; (800df70 <pvTaskIncrementMutexHeldCount+0x24>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d004      	beq.n	800df62 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800df58:	4b05      	ldr	r3, [pc, #20]	; (800df70 <pvTaskIncrementMutexHeldCount+0x24>)
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800df5e:	3201      	adds	r2, #1
 800df60:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800df62:	4b03      	ldr	r3, [pc, #12]	; (800df70 <pvTaskIncrementMutexHeldCount+0x24>)
 800df64:	681b      	ldr	r3, [r3, #0]
	}
 800df66:	4618      	mov	r0, r3
 800df68:	46bd      	mov	sp, r7
 800df6a:	bc80      	pop	{r7}
 800df6c:	4770      	bx	lr
 800df6e:	bf00      	nop
 800df70:	200003e0 	.word	0x200003e0

0800df74 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b084      	sub	sp, #16
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
 800df7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800df7e:	4b29      	ldr	r3, [pc, #164]	; (800e024 <prvAddCurrentTaskToDelayedList+0xb0>)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df84:	4b28      	ldr	r3, [pc, #160]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	3304      	adds	r3, #4
 800df8a:	4618      	mov	r0, r3
 800df8c:	f7fe f9ff 	bl	800c38e <uxListRemove>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d10b      	bne.n	800dfae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800df96:	4b24      	ldr	r3, [pc, #144]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df9c:	2201      	movs	r2, #1
 800df9e:	fa02 f303 	lsl.w	r3, r2, r3
 800dfa2:	43da      	mvns	r2, r3
 800dfa4:	4b21      	ldr	r3, [pc, #132]	; (800e02c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	4013      	ands	r3, r2
 800dfaa:	4a20      	ldr	r2, [pc, #128]	; (800e02c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfb4:	d10a      	bne.n	800dfcc <prvAddCurrentTaskToDelayedList+0x58>
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d007      	beq.n	800dfcc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dfbc:	4b1a      	ldr	r3, [pc, #104]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	3304      	adds	r3, #4
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	481a      	ldr	r0, [pc, #104]	; (800e030 <prvAddCurrentTaskToDelayedList+0xbc>)
 800dfc6:	f7fe f987 	bl	800c2d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dfca:	e026      	b.n	800e01a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dfcc:	68fa      	ldr	r2, [r7, #12]
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	4413      	add	r3, r2
 800dfd2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dfd4:	4b14      	ldr	r3, [pc, #80]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	68ba      	ldr	r2, [r7, #8]
 800dfda:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dfdc:	68ba      	ldr	r2, [r7, #8]
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	429a      	cmp	r2, r3
 800dfe2:	d209      	bcs.n	800dff8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dfe4:	4b13      	ldr	r3, [pc, #76]	; (800e034 <prvAddCurrentTaskToDelayedList+0xc0>)
 800dfe6:	681a      	ldr	r2, [r3, #0]
 800dfe8:	4b0f      	ldr	r3, [pc, #60]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	3304      	adds	r3, #4
 800dfee:	4619      	mov	r1, r3
 800dff0:	4610      	mov	r0, r2
 800dff2:	f7fe f994 	bl	800c31e <vListInsert>
}
 800dff6:	e010      	b.n	800e01a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dff8:	4b0f      	ldr	r3, [pc, #60]	; (800e038 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dffa:	681a      	ldr	r2, [r3, #0]
 800dffc:	4b0a      	ldr	r3, [pc, #40]	; (800e028 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	3304      	adds	r3, #4
 800e002:	4619      	mov	r1, r3
 800e004:	4610      	mov	r0, r2
 800e006:	f7fe f98a 	bl	800c31e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e00a:	4b0c      	ldr	r3, [pc, #48]	; (800e03c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	68ba      	ldr	r2, [r7, #8]
 800e010:	429a      	cmp	r2, r3
 800e012:	d202      	bcs.n	800e01a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e014:	4a09      	ldr	r2, [pc, #36]	; (800e03c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e016:	68bb      	ldr	r3, [r7, #8]
 800e018:	6013      	str	r3, [r2, #0]
}
 800e01a:	bf00      	nop
 800e01c:	3710      	adds	r7, #16
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd80      	pop	{r7, pc}
 800e022:	bf00      	nop
 800e024:	200004e4 	.word	0x200004e4
 800e028:	200003e0 	.word	0x200003e0
 800e02c:	200004e8 	.word	0x200004e8
 800e030:	200004cc 	.word	0x200004cc
 800e034:	2000049c 	.word	0x2000049c
 800e038:	20000498 	.word	0x20000498
 800e03c:	20000500 	.word	0x20000500

0800e040 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b084      	sub	sp, #16
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800e048:	4b22      	ldr	r3, [pc, #136]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e04a:	689b      	ldr	r3, [r3, #8]
 800e04c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800e04e:	4b21      	ldr	r3, [pc, #132]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e050:	691b      	ldr	r3, [r3, #16]
 800e052:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800e054:	4b1f      	ldr	r3, [pc, #124]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e056:	6a1b      	ldr	r3, [r3, #32]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d003      	beq.n	800e064 <WIZCHIP_READ+0x24>
 800e05c:	4b1d      	ldr	r3, [pc, #116]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e05e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e060:	2b00      	cmp	r3, #0
 800e062:	d114      	bne.n	800e08e <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800e064:	4b1b      	ldr	r3, [pc, #108]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e066:	69db      	ldr	r3, [r3, #28]
 800e068:	687a      	ldr	r2, [r7, #4]
 800e06a:	0c12      	lsrs	r2, r2, #16
 800e06c:	b2d2      	uxtb	r2, r2
 800e06e:	4610      	mov	r0, r2
 800e070:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800e072:	4b18      	ldr	r3, [pc, #96]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e074:	69db      	ldr	r3, [r3, #28]
 800e076:	687a      	ldr	r2, [r7, #4]
 800e078:	0a12      	lsrs	r2, r2, #8
 800e07a:	b2d2      	uxtb	r2, r2
 800e07c:	4610      	mov	r0, r2
 800e07e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800e080:	4b14      	ldr	r3, [pc, #80]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e082:	69db      	ldr	r3, [r3, #28]
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	b2d2      	uxtb	r2, r2
 800e088:	4610      	mov	r0, r2
 800e08a:	4798      	blx	r3
 800e08c:	e011      	b.n	800e0b2 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	0c1b      	lsrs	r3, r3, #16
 800e092:	b2db      	uxtb	r3, r3
 800e094:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	0a1b      	lsrs	r3, r3, #8
 800e09a:	b2db      	uxtb	r3, r3
 800e09c:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	b2db      	uxtb	r3, r3
 800e0a2:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800e0a4:	4b0b      	ldr	r3, [pc, #44]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0a8:	f107 020c 	add.w	r2, r7, #12
 800e0ac:	2103      	movs	r1, #3
 800e0ae:	4610      	mov	r0, r2
 800e0b0:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800e0b2:	4b08      	ldr	r3, [pc, #32]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e0b4:	699b      	ldr	r3, [r3, #24]
 800e0b6:	4798      	blx	r3
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 800e0bc:	4b05      	ldr	r3, [pc, #20]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e0be:	695b      	ldr	r3, [r3, #20]
 800e0c0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800e0c2:	4b04      	ldr	r3, [pc, #16]	; (800e0d4 <WIZCHIP_READ+0x94>)
 800e0c4:	68db      	ldr	r3, [r3, #12]
 800e0c6:	4798      	blx	r3
   return ret;
 800e0c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3710      	adds	r7, #16
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	20000028 	.word	0x20000028

0800e0d8 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b084      	sub	sp, #16
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
 800e0e0:	460b      	mov	r3, r1
 800e0e2:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800e0e4:	4b22      	ldr	r3, [pc, #136]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	4798      	blx	r3
   WIZCHIP.CS._select();
 800e0ea:	4b21      	ldr	r3, [pc, #132]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e0ec:	691b      	ldr	r3, [r3, #16]
 800e0ee:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f043 0304 	orr.w	r3, r3, #4
 800e0f6:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800e0f8:	4b1d      	ldr	r3, [pc, #116]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d119      	bne.n	800e134 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800e100:	4b1b      	ldr	r3, [pc, #108]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e102:	69db      	ldr	r3, [r3, #28]
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	0c12      	lsrs	r2, r2, #16
 800e108:	b2d2      	uxtb	r2, r2
 800e10a:	4610      	mov	r0, r2
 800e10c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800e10e:	4b18      	ldr	r3, [pc, #96]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e110:	69db      	ldr	r3, [r3, #28]
 800e112:	687a      	ldr	r2, [r7, #4]
 800e114:	0a12      	lsrs	r2, r2, #8
 800e116:	b2d2      	uxtb	r2, r2
 800e118:	4610      	mov	r0, r2
 800e11a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800e11c:	4b14      	ldr	r3, [pc, #80]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e11e:	69db      	ldr	r3, [r3, #28]
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	b2d2      	uxtb	r2, r2
 800e124:	4610      	mov	r0, r2
 800e126:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800e128:	4b11      	ldr	r3, [pc, #68]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e12a:	69db      	ldr	r3, [r3, #28]
 800e12c:	78fa      	ldrb	r2, [r7, #3]
 800e12e:	4610      	mov	r0, r2
 800e130:	4798      	blx	r3
 800e132:	e013      	b.n	800e15c <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	0c1b      	lsrs	r3, r3, #16
 800e138:	b2db      	uxtb	r3, r3
 800e13a:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	0a1b      	lsrs	r3, r3, #8
 800e140:	b2db      	uxtb	r3, r3
 800e142:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	b2db      	uxtb	r3, r3
 800e148:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800e14a:	78fb      	ldrb	r3, [r7, #3]
 800e14c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800e14e:	4b08      	ldr	r3, [pc, #32]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e152:	f107 020c 	add.w	r2, r7, #12
 800e156:	2104      	movs	r1, #4
 800e158:	4610      	mov	r0, r2
 800e15a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800e15c:	4b04      	ldr	r3, [pc, #16]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e15e:	695b      	ldr	r3, [r3, #20]
 800e160:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800e162:	4b03      	ldr	r3, [pc, #12]	; (800e170 <WIZCHIP_WRITE+0x98>)
 800e164:	68db      	ldr	r3, [r3, #12]
 800e166:	4798      	blx	r3
}
 800e168:	bf00      	nop
 800e16a:	3710      	adds	r7, #16
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}
 800e170:	20000028 	.word	0x20000028

0800e174 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800e174:	b590      	push	{r4, r7, lr}
 800e176:	b087      	sub	sp, #28
 800e178:	af00      	add	r7, sp, #0
 800e17a:	60f8      	str	r0, [r7, #12]
 800e17c:	60b9      	str	r1, [r7, #8]
 800e17e:	4613      	mov	r3, r2
 800e180:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800e182:	4b2b      	ldr	r3, [pc, #172]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e184:	689b      	ldr	r3, [r3, #8]
 800e186:	4798      	blx	r3
   WIZCHIP.CS._select();
 800e188:	4b29      	ldr	r3, [pc, #164]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e18a:	691b      	ldr	r3, [r3, #16]
 800e18c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800e18e:	4b28      	ldr	r3, [pc, #160]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e190:	6a1b      	ldr	r3, [r3, #32]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d003      	beq.n	800e19e <WIZCHIP_READ_BUF+0x2a>
 800e196:	4b26      	ldr	r3, [pc, #152]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d126      	bne.n	800e1ec <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800e19e:	4b24      	ldr	r3, [pc, #144]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e1a0:	69db      	ldr	r3, [r3, #28]
 800e1a2:	68fa      	ldr	r2, [r7, #12]
 800e1a4:	0c12      	lsrs	r2, r2, #16
 800e1a6:	b2d2      	uxtb	r2, r2
 800e1a8:	4610      	mov	r0, r2
 800e1aa:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800e1ac:	4b20      	ldr	r3, [pc, #128]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e1ae:	69db      	ldr	r3, [r3, #28]
 800e1b0:	68fa      	ldr	r2, [r7, #12]
 800e1b2:	0a12      	lsrs	r2, r2, #8
 800e1b4:	b2d2      	uxtb	r2, r2
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800e1ba:	4b1d      	ldr	r3, [pc, #116]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e1bc:	69db      	ldr	r3, [r3, #28]
 800e1be:	68fa      	ldr	r2, [r7, #12]
 800e1c0:	b2d2      	uxtb	r2, r2
 800e1c2:	4610      	mov	r0, r2
 800e1c4:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	82fb      	strh	r3, [r7, #22]
 800e1ca:	e00a      	b.n	800e1e2 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 800e1cc:	8afb      	ldrh	r3, [r7, #22]
 800e1ce:	68ba      	ldr	r2, [r7, #8]
 800e1d0:	18d4      	adds	r4, r2, r3
 800e1d2:	4b17      	ldr	r3, [pc, #92]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e1d4:	699b      	ldr	r3, [r3, #24]
 800e1d6:	4798      	blx	r3
 800e1d8:	4603      	mov	r3, r0
 800e1da:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 800e1dc:	8afb      	ldrh	r3, [r7, #22]
 800e1de:	3301      	adds	r3, #1
 800e1e0:	82fb      	strh	r3, [r7, #22]
 800e1e2:	8afa      	ldrh	r2, [r7, #22]
 800e1e4:	88fb      	ldrh	r3, [r7, #6]
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d3f0      	bcc.n	800e1cc <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800e1ea:	e017      	b.n	800e21c <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	0c1b      	lsrs	r3, r3, #16
 800e1f0:	b2db      	uxtb	r3, r3
 800e1f2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	0a1b      	lsrs	r3, r3, #8
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	b2db      	uxtb	r3, r3
 800e200:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800e202:	4b0b      	ldr	r3, [pc, #44]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e206:	f107 0210 	add.w	r2, r7, #16
 800e20a:	2103      	movs	r1, #3
 800e20c:	4610      	mov	r0, r2
 800e20e:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800e210:	4b07      	ldr	r3, [pc, #28]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e212:	6a1b      	ldr	r3, [r3, #32]
 800e214:	88fa      	ldrh	r2, [r7, #6]
 800e216:	4611      	mov	r1, r2
 800e218:	68b8      	ldr	r0, [r7, #8]
 800e21a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800e21c:	4b04      	ldr	r3, [pc, #16]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e21e:	695b      	ldr	r3, [r3, #20]
 800e220:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800e222:	4b03      	ldr	r3, [pc, #12]	; (800e230 <WIZCHIP_READ_BUF+0xbc>)
 800e224:	68db      	ldr	r3, [r3, #12]
 800e226:	4798      	blx	r3
}
 800e228:	bf00      	nop
 800e22a:	371c      	adds	r7, #28
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd90      	pop	{r4, r7, pc}
 800e230:	20000028 	.word	0x20000028

0800e234 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b086      	sub	sp, #24
 800e238:	af00      	add	r7, sp, #0
 800e23a:	60f8      	str	r0, [r7, #12]
 800e23c:	60b9      	str	r1, [r7, #8]
 800e23e:	4613      	mov	r3, r2
 800e240:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800e242:	4b2b      	ldr	r3, [pc, #172]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e244:	689b      	ldr	r3, [r3, #8]
 800e246:	4798      	blx	r3
   WIZCHIP.CS._select();
 800e248:	4b29      	ldr	r3, [pc, #164]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e24a:	691b      	ldr	r3, [r3, #16]
 800e24c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	f043 0304 	orr.w	r3, r3, #4
 800e254:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800e256:	4b26      	ldr	r3, [pc, #152]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d126      	bne.n	800e2ac <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800e25e:	4b24      	ldr	r3, [pc, #144]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e260:	69db      	ldr	r3, [r3, #28]
 800e262:	68fa      	ldr	r2, [r7, #12]
 800e264:	0c12      	lsrs	r2, r2, #16
 800e266:	b2d2      	uxtb	r2, r2
 800e268:	4610      	mov	r0, r2
 800e26a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800e26c:	4b20      	ldr	r3, [pc, #128]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e26e:	69db      	ldr	r3, [r3, #28]
 800e270:	68fa      	ldr	r2, [r7, #12]
 800e272:	0a12      	lsrs	r2, r2, #8
 800e274:	b2d2      	uxtb	r2, r2
 800e276:	4610      	mov	r0, r2
 800e278:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800e27a:	4b1d      	ldr	r3, [pc, #116]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e27c:	69db      	ldr	r3, [r3, #28]
 800e27e:	68fa      	ldr	r2, [r7, #12]
 800e280:	b2d2      	uxtb	r2, r2
 800e282:	4610      	mov	r0, r2
 800e284:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800e286:	2300      	movs	r3, #0
 800e288:	82fb      	strh	r3, [r7, #22]
 800e28a:	e00a      	b.n	800e2a2 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 800e28c:	4b18      	ldr	r3, [pc, #96]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e28e:	69db      	ldr	r3, [r3, #28]
 800e290:	8afa      	ldrh	r2, [r7, #22]
 800e292:	68b9      	ldr	r1, [r7, #8]
 800e294:	440a      	add	r2, r1
 800e296:	7812      	ldrb	r2, [r2, #0]
 800e298:	4610      	mov	r0, r2
 800e29a:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800e29c:	8afb      	ldrh	r3, [r7, #22]
 800e29e:	3301      	adds	r3, #1
 800e2a0:	82fb      	strh	r3, [r7, #22]
 800e2a2:	8afa      	ldrh	r2, [r7, #22]
 800e2a4:	88fb      	ldrh	r3, [r7, #6]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d3f0      	bcc.n	800e28c <WIZCHIP_WRITE_BUF+0x58>
 800e2aa:	e017      	b.n	800e2dc <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	0c1b      	lsrs	r3, r3, #16
 800e2b0:	b2db      	uxtb	r3, r3
 800e2b2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	0a1b      	lsrs	r3, r3, #8
 800e2b8:	b2db      	uxtb	r3, r3
 800e2ba:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	b2db      	uxtb	r3, r3
 800e2c0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800e2c2:	4b0b      	ldr	r3, [pc, #44]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2c6:	f107 0210 	add.w	r2, r7, #16
 800e2ca:	2103      	movs	r1, #3
 800e2cc:	4610      	mov	r0, r2
 800e2ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800e2d0:	4b07      	ldr	r3, [pc, #28]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d4:	88fa      	ldrh	r2, [r7, #6]
 800e2d6:	4611      	mov	r1, r2
 800e2d8:	68b8      	ldr	r0, [r7, #8]
 800e2da:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800e2dc:	4b04      	ldr	r3, [pc, #16]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e2de:	695b      	ldr	r3, [r3, #20]
 800e2e0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800e2e2:	4b03      	ldr	r3, [pc, #12]	; (800e2f0 <WIZCHIP_WRITE_BUF+0xbc>)
 800e2e4:	68db      	ldr	r3, [r3, #12]
 800e2e6:	4798      	blx	r3
}
 800e2e8:	bf00      	nop
 800e2ea:	3718      	adds	r7, #24
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	20000028 	.word	0x20000028

0800e2f4 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800e2f4:	b590      	push	{r4, r7, lr}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	4603      	mov	r3, r0
 800e2fc:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800e2fe:	2300      	movs	r3, #0
 800e300:	81fb      	strh	r3, [r7, #14]
 800e302:	2300      	movs	r3, #0
 800e304:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800e306:	79fb      	ldrb	r3, [r7, #7]
 800e308:	009b      	lsls	r3, r3, #2
 800e30a:	3301      	adds	r3, #1
 800e30c:	00db      	lsls	r3, r3, #3
 800e30e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800e312:	4618      	mov	r0, r3
 800e314:	f7ff fe94 	bl	800e040 <WIZCHIP_READ>
 800e318:	4603      	mov	r3, r0
 800e31a:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800e31c:	89bb      	ldrh	r3, [r7, #12]
 800e31e:	021b      	lsls	r3, r3, #8
 800e320:	b29c      	uxth	r4, r3
 800e322:	79fb      	ldrb	r3, [r7, #7]
 800e324:	009b      	lsls	r3, r3, #2
 800e326:	3301      	adds	r3, #1
 800e328:	00db      	lsls	r3, r3, #3
 800e32a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800e32e:	4618      	mov	r0, r3
 800e330:	f7ff fe86 	bl	800e040 <WIZCHIP_READ>
 800e334:	4603      	mov	r3, r0
 800e336:	b29b      	uxth	r3, r3
 800e338:	4423      	add	r3, r4
 800e33a:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800e33c:	89bb      	ldrh	r3, [r7, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d01a      	beq.n	800e378 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800e342:	79fb      	ldrb	r3, [r7, #7]
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	3301      	adds	r3, #1
 800e348:	00db      	lsls	r3, r3, #3
 800e34a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800e34e:	4618      	mov	r0, r3
 800e350:	f7ff fe76 	bl	800e040 <WIZCHIP_READ>
 800e354:	4603      	mov	r3, r0
 800e356:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800e358:	89fb      	ldrh	r3, [r7, #14]
 800e35a:	021b      	lsls	r3, r3, #8
 800e35c:	b29c      	uxth	r4, r3
 800e35e:	79fb      	ldrb	r3, [r7, #7]
 800e360:	009b      	lsls	r3, r3, #2
 800e362:	3301      	adds	r3, #1
 800e364:	00db      	lsls	r3, r3, #3
 800e366:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7ff fe68 	bl	800e040 <WIZCHIP_READ>
 800e370:	4603      	mov	r3, r0
 800e372:	b29b      	uxth	r3, r3
 800e374:	4423      	add	r3, r4
 800e376:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800e378:	89fa      	ldrh	r2, [r7, #14]
 800e37a:	89bb      	ldrh	r3, [r7, #12]
 800e37c:	429a      	cmp	r2, r3
 800e37e:	d1c2      	bne.n	800e306 <getSn_TX_FSR+0x12>
   return val;
 800e380:	89fb      	ldrh	r3, [r7, #14]
}
 800e382:	4618      	mov	r0, r3
 800e384:	3714      	adds	r7, #20
 800e386:	46bd      	mov	sp, r7
 800e388:	bd90      	pop	{r4, r7, pc}

0800e38a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800e38a:	b590      	push	{r4, r7, lr}
 800e38c:	b085      	sub	sp, #20
 800e38e:	af00      	add	r7, sp, #0
 800e390:	4603      	mov	r3, r0
 800e392:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800e394:	2300      	movs	r3, #0
 800e396:	81fb      	strh	r3, [r7, #14]
 800e398:	2300      	movs	r3, #0
 800e39a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800e39c:	79fb      	ldrb	r3, [r7, #7]
 800e39e:	009b      	lsls	r3, r3, #2
 800e3a0:	3301      	adds	r3, #1
 800e3a2:	00db      	lsls	r3, r3, #3
 800e3a4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7ff fe49 	bl	800e040 <WIZCHIP_READ>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800e3b2:	89bb      	ldrh	r3, [r7, #12]
 800e3b4:	021b      	lsls	r3, r3, #8
 800e3b6:	b29c      	uxth	r4, r3
 800e3b8:	79fb      	ldrb	r3, [r7, #7]
 800e3ba:	009b      	lsls	r3, r3, #2
 800e3bc:	3301      	adds	r3, #1
 800e3be:	00db      	lsls	r3, r3, #3
 800e3c0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f7ff fe3b 	bl	800e040 <WIZCHIP_READ>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	b29b      	uxth	r3, r3
 800e3ce:	4423      	add	r3, r4
 800e3d0:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800e3d2:	89bb      	ldrh	r3, [r7, #12]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d01a      	beq.n	800e40e <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 800e3d8:	79fb      	ldrb	r3, [r7, #7]
 800e3da:	009b      	lsls	r3, r3, #2
 800e3dc:	3301      	adds	r3, #1
 800e3de:	00db      	lsls	r3, r3, #3
 800e3e0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f7ff fe2b 	bl	800e040 <WIZCHIP_READ>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800e3ee:	89fb      	ldrh	r3, [r7, #14]
 800e3f0:	021b      	lsls	r3, r3, #8
 800e3f2:	b29c      	uxth	r4, r3
 800e3f4:	79fb      	ldrb	r3, [r7, #7]
 800e3f6:	009b      	lsls	r3, r3, #2
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	00db      	lsls	r3, r3, #3
 800e3fc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800e400:	4618      	mov	r0, r3
 800e402:	f7ff fe1d 	bl	800e040 <WIZCHIP_READ>
 800e406:	4603      	mov	r3, r0
 800e408:	b29b      	uxth	r3, r3
 800e40a:	4423      	add	r3, r4
 800e40c:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800e40e:	89fa      	ldrh	r2, [r7, #14]
 800e410:	89bb      	ldrh	r3, [r7, #12]
 800e412:	429a      	cmp	r2, r3
 800e414:	d1c2      	bne.n	800e39c <getSn_RX_RSR+0x12>
   return val;
 800e416:	89fb      	ldrh	r3, [r7, #14]
}
 800e418:	4618      	mov	r0, r3
 800e41a:	3714      	adds	r7, #20
 800e41c:	46bd      	mov	sp, r7
 800e41e:	bd90      	pop	{r4, r7, pc}

0800e420 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800e420:	b590      	push	{r4, r7, lr}
 800e422:	b085      	sub	sp, #20
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	6039      	str	r1, [r7, #0]
 800e42a:	71fb      	strb	r3, [r7, #7]
 800e42c:	4613      	mov	r3, r2
 800e42e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800e430:	2300      	movs	r3, #0
 800e432:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800e434:	2300      	movs	r3, #0
 800e436:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800e438:	88bb      	ldrh	r3, [r7, #4]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d048      	beq.n	800e4d0 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 800e43e:	79fb      	ldrb	r3, [r7, #7]
 800e440:	009b      	lsls	r3, r3, #2
 800e442:	3301      	adds	r3, #1
 800e444:	00db      	lsls	r3, r3, #3
 800e446:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7ff fdf8 	bl	800e040 <WIZCHIP_READ>
 800e450:	4603      	mov	r3, r0
 800e452:	b29b      	uxth	r3, r3
 800e454:	021b      	lsls	r3, r3, #8
 800e456:	b29c      	uxth	r4, r3
 800e458:	79fb      	ldrb	r3, [r7, #7]
 800e45a:	009b      	lsls	r3, r3, #2
 800e45c:	3301      	adds	r3, #1
 800e45e:	00db      	lsls	r3, r3, #3
 800e460:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800e464:	4618      	mov	r0, r3
 800e466:	f7ff fdeb 	bl	800e040 <WIZCHIP_READ>
 800e46a:	4603      	mov	r3, r0
 800e46c:	b29b      	uxth	r3, r3
 800e46e:	4423      	add	r3, r4
 800e470:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800e472:	89fb      	ldrh	r3, [r7, #14]
 800e474:	021b      	lsls	r3, r3, #8
 800e476:	79fa      	ldrb	r2, [r7, #7]
 800e478:	0092      	lsls	r2, r2, #2
 800e47a:	3202      	adds	r2, #2
 800e47c:	00d2      	lsls	r2, r2, #3
 800e47e:	4413      	add	r3, r2
 800e480:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800e482:	88bb      	ldrh	r3, [r7, #4]
 800e484:	461a      	mov	r2, r3
 800e486:	6839      	ldr	r1, [r7, #0]
 800e488:	68b8      	ldr	r0, [r7, #8]
 800e48a:	f7ff fed3 	bl	800e234 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800e48e:	89fa      	ldrh	r2, [r7, #14]
 800e490:	88bb      	ldrh	r3, [r7, #4]
 800e492:	4413      	add	r3, r2
 800e494:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800e496:	79fb      	ldrb	r3, [r7, #7]
 800e498:	009b      	lsls	r3, r3, #2
 800e49a:	3301      	adds	r3, #1
 800e49c:	00db      	lsls	r3, r3, #3
 800e49e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800e4a2:	461a      	mov	r2, r3
 800e4a4:	89fb      	ldrh	r3, [r7, #14]
 800e4a6:	0a1b      	lsrs	r3, r3, #8
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	b2db      	uxtb	r3, r3
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	4610      	mov	r0, r2
 800e4b0:	f7ff fe12 	bl	800e0d8 <WIZCHIP_WRITE>
 800e4b4:	79fb      	ldrb	r3, [r7, #7]
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	3301      	adds	r3, #1
 800e4ba:	00db      	lsls	r3, r3, #3
 800e4bc:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800e4c0:	461a      	mov	r2, r3
 800e4c2:	89fb      	ldrh	r3, [r7, #14]
 800e4c4:	b2db      	uxtb	r3, r3
 800e4c6:	4619      	mov	r1, r3
 800e4c8:	4610      	mov	r0, r2
 800e4ca:	f7ff fe05 	bl	800e0d8 <WIZCHIP_WRITE>
 800e4ce:	e000      	b.n	800e4d2 <wiz_send_data+0xb2>
   if(len == 0)  return;
 800e4d0:	bf00      	nop
}
 800e4d2:	3714      	adds	r7, #20
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd90      	pop	{r4, r7, pc}

0800e4d8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800e4d8:	b590      	push	{r4, r7, lr}
 800e4da:	b085      	sub	sp, #20
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	4603      	mov	r3, r0
 800e4e0:	6039      	str	r1, [r7, #0]
 800e4e2:	71fb      	strb	r3, [r7, #7]
 800e4e4:	4613      	mov	r3, r2
 800e4e6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800e4f0:	88bb      	ldrh	r3, [r7, #4]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d048      	beq.n	800e588 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800e4f6:	79fb      	ldrb	r3, [r7, #7]
 800e4f8:	009b      	lsls	r3, r3, #2
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	00db      	lsls	r3, r3, #3
 800e4fe:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800e502:	4618      	mov	r0, r3
 800e504:	f7ff fd9c 	bl	800e040 <WIZCHIP_READ>
 800e508:	4603      	mov	r3, r0
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	021b      	lsls	r3, r3, #8
 800e50e:	b29c      	uxth	r4, r3
 800e510:	79fb      	ldrb	r3, [r7, #7]
 800e512:	009b      	lsls	r3, r3, #2
 800e514:	3301      	adds	r3, #1
 800e516:	00db      	lsls	r3, r3, #3
 800e518:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800e51c:	4618      	mov	r0, r3
 800e51e:	f7ff fd8f 	bl	800e040 <WIZCHIP_READ>
 800e522:	4603      	mov	r3, r0
 800e524:	b29b      	uxth	r3, r3
 800e526:	4423      	add	r3, r4
 800e528:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 800e52a:	89fb      	ldrh	r3, [r7, #14]
 800e52c:	021b      	lsls	r3, r3, #8
 800e52e:	79fa      	ldrb	r2, [r7, #7]
 800e530:	0092      	lsls	r2, r2, #2
 800e532:	3203      	adds	r2, #3
 800e534:	00d2      	lsls	r2, r2, #3
 800e536:	4413      	add	r3, r2
 800e538:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800e53a:	88bb      	ldrh	r3, [r7, #4]
 800e53c:	461a      	mov	r2, r3
 800e53e:	6839      	ldr	r1, [r7, #0]
 800e540:	68b8      	ldr	r0, [r7, #8]
 800e542:	f7ff fe17 	bl	800e174 <WIZCHIP_READ_BUF>
   ptr += len;
 800e546:	89fa      	ldrh	r2, [r7, #14]
 800e548:	88bb      	ldrh	r3, [r7, #4]
 800e54a:	4413      	add	r3, r2
 800e54c:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800e54e:	79fb      	ldrb	r3, [r7, #7]
 800e550:	009b      	lsls	r3, r3, #2
 800e552:	3301      	adds	r3, #1
 800e554:	00db      	lsls	r3, r3, #3
 800e556:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800e55a:	461a      	mov	r2, r3
 800e55c:	89fb      	ldrh	r3, [r7, #14]
 800e55e:	0a1b      	lsrs	r3, r3, #8
 800e560:	b29b      	uxth	r3, r3
 800e562:	b2db      	uxtb	r3, r3
 800e564:	4619      	mov	r1, r3
 800e566:	4610      	mov	r0, r2
 800e568:	f7ff fdb6 	bl	800e0d8 <WIZCHIP_WRITE>
 800e56c:	79fb      	ldrb	r3, [r7, #7]
 800e56e:	009b      	lsls	r3, r3, #2
 800e570:	3301      	adds	r3, #1
 800e572:	00db      	lsls	r3, r3, #3
 800e574:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800e578:	461a      	mov	r2, r3
 800e57a:	89fb      	ldrh	r3, [r7, #14]
 800e57c:	b2db      	uxtb	r3, r3
 800e57e:	4619      	mov	r1, r3
 800e580:	4610      	mov	r0, r2
 800e582:	f7ff fda9 	bl	800e0d8 <WIZCHIP_WRITE>
 800e586:	e000      	b.n	800e58a <wiz_recv_data+0xb2>
   if(len == 0) return;
 800e588:	bf00      	nop
}
 800e58a:	3714      	adds	r7, #20
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd90      	pop	{r4, r7, pc}

0800e590 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800e590:	b590      	push	{r4, r7, lr}
 800e592:	b085      	sub	sp, #20
 800e594:	af00      	add	r7, sp, #0
 800e596:	4604      	mov	r4, r0
 800e598:	4608      	mov	r0, r1
 800e59a:	4611      	mov	r1, r2
 800e59c:	461a      	mov	r2, r3
 800e59e:	4623      	mov	r3, r4
 800e5a0:	71fb      	strb	r3, [r7, #7]
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	71bb      	strb	r3, [r7, #6]
 800e5a6:	460b      	mov	r3, r1
 800e5a8:	80bb      	strh	r3, [r7, #4]
 800e5aa:	4613      	mov	r3, r2
 800e5ac:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800e5ae:	79fb      	ldrb	r3, [r7, #7]
 800e5b0:	2b08      	cmp	r3, #8
 800e5b2:	d902      	bls.n	800e5ba <socket+0x2a>
 800e5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800e5b8:	e0ee      	b.n	800e798 <socket+0x208>
	switch(protocol)
 800e5ba:	79bb      	ldrb	r3, [r7, #6]
 800e5bc:	2b02      	cmp	r3, #2
 800e5be:	d014      	beq.n	800e5ea <socket+0x5a>
 800e5c0:	2b04      	cmp	r3, #4
 800e5c2:	d012      	beq.n	800e5ea <socket+0x5a>
 800e5c4:	2b01      	cmp	r3, #1
 800e5c6:	d10d      	bne.n	800e5e4 <socket+0x54>
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 800e5c8:	f107 030c 	add.w	r3, r7, #12
 800e5cc:	2204      	movs	r2, #4
 800e5ce:	4619      	mov	r1, r3
 800e5d0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800e5d4:	f7ff fdce 	bl	800e174 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d105      	bne.n	800e5ea <socket+0x5a>
 800e5de:	f06f 0302 	mvn.w	r3, #2
 800e5e2:	e0d9      	b.n	800e798 <socket+0x208>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800e5e4:	f06f 0304 	mvn.w	r3, #4
 800e5e8:	e0d6      	b.n	800e798 <socket+0x208>
         break;
 800e5ea:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800e5ec:	78fb      	ldrb	r3, [r7, #3]
 800e5ee:	f003 0304 	and.w	r3, r3, #4
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d002      	beq.n	800e5fc <socket+0x6c>
 800e5f6:	f06f 0305 	mvn.w	r3, #5
 800e5fa:	e0cd      	b.n	800e798 <socket+0x208>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800e5fc:	78fb      	ldrb	r3, [r7, #3]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d028      	beq.n	800e654 <socket+0xc4>
	{
   	switch(protocol)
 800e602:	79bb      	ldrb	r3, [r7, #6]
 800e604:	2b01      	cmp	r3, #1
 800e606:	d002      	beq.n	800e60e <socket+0x7e>
 800e608:	2b02      	cmp	r3, #2
 800e60a:	d008      	beq.n	800e61e <socket+0x8e>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800e60c:	e022      	b.n	800e654 <socket+0xc4>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800e60e:	78fb      	ldrb	r3, [r7, #3]
 800e610:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800e614:	2b00      	cmp	r3, #0
 800e616:	d11a      	bne.n	800e64e <socket+0xbe>
 800e618:	f06f 0305 	mvn.w	r3, #5
 800e61c:	e0bc      	b.n	800e798 <socket+0x208>
   	      if(flag & SF_IGMP_VER2)
 800e61e:	78fb      	ldrb	r3, [r7, #3]
 800e620:	f003 0320 	and.w	r3, r3, #32
 800e624:	2b00      	cmp	r3, #0
 800e626:	d006      	beq.n	800e636 <socket+0xa6>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 800e628:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	db02      	blt.n	800e636 <socket+0xa6>
 800e630:	f06f 0305 	mvn.w	r3, #5
 800e634:	e0b0      	b.n	800e798 <socket+0x208>
      	      if(flag & SF_UNI_BLOCK)
 800e636:	78fb      	ldrb	r3, [r7, #3]
 800e638:	f003 0310 	and.w	r3, r3, #16
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d008      	beq.n	800e652 <socket+0xc2>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800e640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e644:	2b00      	cmp	r3, #0
 800e646:	db04      	blt.n	800e652 <socket+0xc2>
 800e648:	f06f 0305 	mvn.w	r3, #5
 800e64c:	e0a4      	b.n	800e798 <socket+0x208>
   	      break;
 800e64e:	bf00      	nop
 800e650:	e000      	b.n	800e654 <socket+0xc4>
   	      break;
 800e652:	bf00      	nop
   	}
   }
	close(sn);
 800e654:	79fb      	ldrb	r3, [r7, #7]
 800e656:	4618      	mov	r0, r3
 800e658:	f000 f8ac 	bl	800e7b4 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 800e65c:	79fb      	ldrb	r3, [r7, #7]
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	3301      	adds	r3, #1
 800e662:	00db      	lsls	r3, r3, #3
 800e664:	4618      	mov	r0, r3
 800e666:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e66a:	f023 030f 	bic.w	r3, r3, #15
 800e66e:	b25a      	sxtb	r2, r3
 800e670:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800e674:	4313      	orrs	r3, r2
 800e676:	b25b      	sxtb	r3, r3
 800e678:	b2db      	uxtb	r3, r3
 800e67a:	4619      	mov	r1, r3
 800e67c:	f7ff fd2c 	bl	800e0d8 <WIZCHIP_WRITE>
    #endif
	if(!port)
 800e680:	88bb      	ldrh	r3, [r7, #4]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d110      	bne.n	800e6a8 <socket+0x118>
	{
	   port = sock_any_port++;
 800e686:	4b46      	ldr	r3, [pc, #280]	; (800e7a0 <socket+0x210>)
 800e688:	881b      	ldrh	r3, [r3, #0]
 800e68a:	1c5a      	adds	r2, r3, #1
 800e68c:	b291      	uxth	r1, r2
 800e68e:	4a44      	ldr	r2, [pc, #272]	; (800e7a0 <socket+0x210>)
 800e690:	8011      	strh	r1, [r2, #0]
 800e692:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 800e694:	4b42      	ldr	r3, [pc, #264]	; (800e7a0 <socket+0x210>)
 800e696:	881b      	ldrh	r3, [r3, #0]
 800e698:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d103      	bne.n	800e6a8 <socket+0x118>
 800e6a0:	4b3f      	ldr	r3, [pc, #252]	; (800e7a0 <socket+0x210>)
 800e6a2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800e6a6:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 800e6a8:	79fb      	ldrb	r3, [r7, #7]
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	3301      	adds	r3, #1
 800e6ae:	00db      	lsls	r3, r3, #3
 800e6b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	88bb      	ldrh	r3, [r7, #4]
 800e6b8:	0a1b      	lsrs	r3, r3, #8
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	b2db      	uxtb	r3, r3
 800e6be:	4619      	mov	r1, r3
 800e6c0:	4610      	mov	r0, r2
 800e6c2:	f7ff fd09 	bl	800e0d8 <WIZCHIP_WRITE>
 800e6c6:	79fb      	ldrb	r3, [r7, #7]
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	00db      	lsls	r3, r3, #3
 800e6ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e6d2:	461a      	mov	r2, r3
 800e6d4:	88bb      	ldrh	r3, [r7, #4]
 800e6d6:	b2db      	uxtb	r3, r3
 800e6d8:	4619      	mov	r1, r3
 800e6da:	4610      	mov	r0, r2
 800e6dc:	f7ff fcfc 	bl	800e0d8 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800e6e0:	79fb      	ldrb	r3, [r7, #7]
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	00db      	lsls	r3, r3, #3
 800e6e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e6ec:	2101      	movs	r1, #1
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f7ff fcf2 	bl	800e0d8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800e6f4:	bf00      	nop
 800e6f6:	79fb      	ldrb	r3, [r7, #7]
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	3301      	adds	r3, #1
 800e6fc:	00db      	lsls	r3, r3, #3
 800e6fe:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e702:	4618      	mov	r0, r3
 800e704:	f7ff fc9c 	bl	800e040 <WIZCHIP_READ>
 800e708:	4603      	mov	r3, r0
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d1f3      	bne.n	800e6f6 <socket+0x166>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800e70e:	79fb      	ldrb	r3, [r7, #7]
 800e710:	2201      	movs	r2, #1
 800e712:	fa02 f303 	lsl.w	r3, r2, r3
 800e716:	b21b      	sxth	r3, r3
 800e718:	43db      	mvns	r3, r3
 800e71a:	b21a      	sxth	r2, r3
 800e71c:	4b21      	ldr	r3, [pc, #132]	; (800e7a4 <socket+0x214>)
 800e71e:	881b      	ldrh	r3, [r3, #0]
 800e720:	b21b      	sxth	r3, r3
 800e722:	4013      	ands	r3, r2
 800e724:	b21b      	sxth	r3, r3
 800e726:	b29a      	uxth	r2, r3
 800e728:	4b1e      	ldr	r3, [pc, #120]	; (800e7a4 <socket+0x214>)
 800e72a:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800e72c:	78fb      	ldrb	r3, [r7, #3]
 800e72e:	f003 0201 	and.w	r2, r3, #1
 800e732:	79fb      	ldrb	r3, [r7, #7]
 800e734:	fa02 f303 	lsl.w	r3, r2, r3
 800e738:	b21a      	sxth	r2, r3
 800e73a:	4b1a      	ldr	r3, [pc, #104]	; (800e7a4 <socket+0x214>)
 800e73c:	881b      	ldrh	r3, [r3, #0]
 800e73e:	b21b      	sxth	r3, r3
 800e740:	4313      	orrs	r3, r2
 800e742:	b21b      	sxth	r3, r3
 800e744:	b29a      	uxth	r2, r3
 800e746:	4b17      	ldr	r3, [pc, #92]	; (800e7a4 <socket+0x214>)
 800e748:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800e74a:	79fb      	ldrb	r3, [r7, #7]
 800e74c:	2201      	movs	r2, #1
 800e74e:	fa02 f303 	lsl.w	r3, r2, r3
 800e752:	b21b      	sxth	r3, r3
 800e754:	43db      	mvns	r3, r3
 800e756:	b21a      	sxth	r2, r3
 800e758:	4b13      	ldr	r3, [pc, #76]	; (800e7a8 <socket+0x218>)
 800e75a:	881b      	ldrh	r3, [r3, #0]
 800e75c:	b21b      	sxth	r3, r3
 800e75e:	4013      	ands	r3, r2
 800e760:	b21b      	sxth	r3, r3
 800e762:	b29a      	uxth	r2, r3
 800e764:	4b10      	ldr	r3, [pc, #64]	; (800e7a8 <socket+0x218>)
 800e766:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 800e768:	79fb      	ldrb	r3, [r7, #7]
 800e76a:	4a10      	ldr	r2, [pc, #64]	; (800e7ac <socket+0x21c>)
 800e76c:	2100      	movs	r1, #0
 800e76e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 800e772:	79fb      	ldrb	r3, [r7, #7]
 800e774:	4a0e      	ldr	r2, [pc, #56]	; (800e7b0 <socket+0x220>)
 800e776:	2100      	movs	r1, #0
 800e778:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 800e77a:	bf00      	nop
 800e77c:	79fb      	ldrb	r3, [r7, #7]
 800e77e:	009b      	lsls	r3, r3, #2
 800e780:	3301      	adds	r3, #1
 800e782:	00db      	lsls	r3, r3, #3
 800e784:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800e788:	4618      	mov	r0, r3
 800e78a:	f7ff fc59 	bl	800e040 <WIZCHIP_READ>
 800e78e:	4603      	mov	r3, r0
 800e790:	2b00      	cmp	r3, #0
 800e792:	d0f3      	beq.n	800e77c <socket+0x1ec>
   return (int8_t)sn;
 800e794:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 800e798:	4618      	mov	r0, r3
 800e79a:	3714      	adds	r7, #20
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd90      	pop	{r4, r7, pc}
 800e7a0:	20000024 	.word	0x20000024
 800e7a4:	2000050c 	.word	0x2000050c
 800e7a8:	2000050e 	.word	0x2000050e
 800e7ac:	20000510 	.word	0x20000510
 800e7b0:	20000520 	.word	0x20000520

0800e7b4 <close>:

int8_t close(uint8_t sn)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800e7be:	79fb      	ldrb	r3, [r7, #7]
 800e7c0:	2b08      	cmp	r3, #8
 800e7c2:	d902      	bls.n	800e7ca <close+0x16>
 800e7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e7c8:	e055      	b.n	800e876 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 800e7ca:	79fb      	ldrb	r3, [r7, #7]
 800e7cc:	009b      	lsls	r3, r3, #2
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	00db      	lsls	r3, r3, #3
 800e7d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e7d6:	2110      	movs	r1, #16
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f7ff fc7d 	bl	800e0d8 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800e7de:	bf00      	nop
 800e7e0:	79fb      	ldrb	r3, [r7, #7]
 800e7e2:	009b      	lsls	r3, r3, #2
 800e7e4:	3301      	adds	r3, #1
 800e7e6:	00db      	lsls	r3, r3, #3
 800e7e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f7ff fc27 	bl	800e040 <WIZCHIP_READ>
 800e7f2:	4603      	mov	r3, r0
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d1f3      	bne.n	800e7e0 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 800e7f8:	79fb      	ldrb	r3, [r7, #7]
 800e7fa:	009b      	lsls	r3, r3, #2
 800e7fc:	3301      	adds	r3, #1
 800e7fe:	00db      	lsls	r3, r3, #3
 800e800:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e804:	211f      	movs	r1, #31
 800e806:	4618      	mov	r0, r3
 800e808:	f7ff fc66 	bl	800e0d8 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 800e80c:	79fb      	ldrb	r3, [r7, #7]
 800e80e:	2201      	movs	r2, #1
 800e810:	fa02 f303 	lsl.w	r3, r2, r3
 800e814:	b21b      	sxth	r3, r3
 800e816:	43db      	mvns	r3, r3
 800e818:	b21a      	sxth	r2, r3
 800e81a:	4b19      	ldr	r3, [pc, #100]	; (800e880 <close+0xcc>)
 800e81c:	881b      	ldrh	r3, [r3, #0]
 800e81e:	b21b      	sxth	r3, r3
 800e820:	4013      	ands	r3, r2
 800e822:	b21b      	sxth	r3, r3
 800e824:	b29a      	uxth	r2, r3
 800e826:	4b16      	ldr	r3, [pc, #88]	; (800e880 <close+0xcc>)
 800e828:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800e82a:	79fb      	ldrb	r3, [r7, #7]
 800e82c:	2201      	movs	r2, #1
 800e82e:	fa02 f303 	lsl.w	r3, r2, r3
 800e832:	b21b      	sxth	r3, r3
 800e834:	43db      	mvns	r3, r3
 800e836:	b21a      	sxth	r2, r3
 800e838:	4b12      	ldr	r3, [pc, #72]	; (800e884 <close+0xd0>)
 800e83a:	881b      	ldrh	r3, [r3, #0]
 800e83c:	b21b      	sxth	r3, r3
 800e83e:	4013      	ands	r3, r2
 800e840:	b21b      	sxth	r3, r3
 800e842:	b29a      	uxth	r2, r3
 800e844:	4b0f      	ldr	r3, [pc, #60]	; (800e884 <close+0xd0>)
 800e846:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800e848:	79fb      	ldrb	r3, [r7, #7]
 800e84a:	4a0f      	ldr	r2, [pc, #60]	; (800e888 <close+0xd4>)
 800e84c:	2100      	movs	r1, #0
 800e84e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 800e852:	79fb      	ldrb	r3, [r7, #7]
 800e854:	4a0d      	ldr	r2, [pc, #52]	; (800e88c <close+0xd8>)
 800e856:	2100      	movs	r1, #0
 800e858:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800e85a:	bf00      	nop
 800e85c:	79fb      	ldrb	r3, [r7, #7]
 800e85e:	009b      	lsls	r3, r3, #2
 800e860:	3301      	adds	r3, #1
 800e862:	00db      	lsls	r3, r3, #3
 800e864:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800e868:	4618      	mov	r0, r3
 800e86a:	f7ff fbe9 	bl	800e040 <WIZCHIP_READ>
 800e86e:	4603      	mov	r3, r0
 800e870:	2b00      	cmp	r3, #0
 800e872:	d1f3      	bne.n	800e85c <close+0xa8>
	return SOCK_OK;
 800e874:	2301      	movs	r3, #1
}
 800e876:	4618      	mov	r0, r3
 800e878:	3708      	adds	r7, #8
 800e87a:	46bd      	mov	sp, r7
 800e87c:	bd80      	pop	{r7, pc}
 800e87e:	bf00      	nop
 800e880:	2000050c 	.word	0x2000050c
 800e884:	2000050e 	.word	0x2000050e
 800e888:	20000510 	.word	0x20000510
 800e88c:	20000520 	.word	0x20000520

0800e890 <listen>:

int8_t listen(uint8_t sn)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	4603      	mov	r3, r0
 800e898:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800e89a:	79fb      	ldrb	r3, [r7, #7]
 800e89c:	2b08      	cmp	r3, #8
 800e89e:	d902      	bls.n	800e8a6 <listen+0x16>
 800e8a0:	f04f 33ff 	mov.w	r3, #4294967295
 800e8a4:	e049      	b.n	800e93a <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800e8a6:	79fb      	ldrb	r3, [r7, #7]
 800e8a8:	009b      	lsls	r3, r3, #2
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	00db      	lsls	r3, r3, #3
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7ff fbc6 	bl	800e040 <WIZCHIP_READ>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	f003 030f 	and.w	r3, r3, #15
 800e8ba:	2b01      	cmp	r3, #1
 800e8bc:	d002      	beq.n	800e8c4 <listen+0x34>
 800e8be:	f06f 0304 	mvn.w	r3, #4
 800e8c2:	e03a      	b.n	800e93a <listen+0xaa>
	CHECK_SOCKINIT();
 800e8c4:	79fb      	ldrb	r3, [r7, #7]
 800e8c6:	009b      	lsls	r3, r3, #2
 800e8c8:	3301      	adds	r3, #1
 800e8ca:	00db      	lsls	r3, r3, #3
 800e8cc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	f7ff fbb5 	bl	800e040 <WIZCHIP_READ>
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	2b13      	cmp	r3, #19
 800e8da:	d002      	beq.n	800e8e2 <listen+0x52>
 800e8dc:	f06f 0302 	mvn.w	r3, #2
 800e8e0:	e02b      	b.n	800e93a <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 800e8e2:	79fb      	ldrb	r3, [r7, #7]
 800e8e4:	009b      	lsls	r3, r3, #2
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	00db      	lsls	r3, r3, #3
 800e8ea:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e8ee:	2102      	movs	r1, #2
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f7ff fbf1 	bl	800e0d8 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 800e8f6:	bf00      	nop
 800e8f8:	79fb      	ldrb	r3, [r7, #7]
 800e8fa:	009b      	lsls	r3, r3, #2
 800e8fc:	3301      	adds	r3, #1
 800e8fe:	00db      	lsls	r3, r3, #3
 800e900:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800e904:	4618      	mov	r0, r3
 800e906:	f7ff fb9b 	bl	800e040 <WIZCHIP_READ>
 800e90a:	4603      	mov	r3, r0
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d1f3      	bne.n	800e8f8 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800e910:	e006      	b.n	800e920 <listen+0x90>
   {
         close(sn);
 800e912:	79fb      	ldrb	r3, [r7, #7]
 800e914:	4618      	mov	r0, r3
 800e916:	f7ff ff4d 	bl	800e7b4 <close>
         return SOCKERR_SOCKCLOSED;
 800e91a:	f06f 0303 	mvn.w	r3, #3
 800e91e:	e00c      	b.n	800e93a <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800e920:	79fb      	ldrb	r3, [r7, #7]
 800e922:	009b      	lsls	r3, r3, #2
 800e924:	3301      	adds	r3, #1
 800e926:	00db      	lsls	r3, r3, #3
 800e928:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800e92c:	4618      	mov	r0, r3
 800e92e:	f7ff fb87 	bl	800e040 <WIZCHIP_READ>
 800e932:	4603      	mov	r3, r0
 800e934:	2b14      	cmp	r3, #20
 800e936:	d1ec      	bne.n	800e912 <listen+0x82>
   }
   return SOCK_OK;
 800e938:	2301      	movs	r3, #1
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3708      	adds	r7, #8
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}
	...

0800e944 <send>:
	}
	return SOCK_OK;
}

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b084      	sub	sp, #16
 800e948:	af00      	add	r7, sp, #0
 800e94a:	4603      	mov	r3, r0
 800e94c:	6039      	str	r1, [r7, #0]
 800e94e:	71fb      	strb	r3, [r7, #7]
 800e950:	4613      	mov	r3, r2
 800e952:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 800e954:	2300      	movs	r3, #0
 800e956:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 800e958:	2300      	movs	r3, #0
 800e95a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800e95c:	79fb      	ldrb	r3, [r7, #7]
 800e95e:	2b08      	cmp	r3, #8
 800e960:	d902      	bls.n	800e968 <send+0x24>
 800e962:	f04f 33ff 	mov.w	r3, #4294967295
 800e966:	e0de      	b.n	800eb26 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800e968:	79fb      	ldrb	r3, [r7, #7]
 800e96a:	009b      	lsls	r3, r3, #2
 800e96c:	3301      	adds	r3, #1
 800e96e:	00db      	lsls	r3, r3, #3
 800e970:	4618      	mov	r0, r3
 800e972:	f7ff fb65 	bl	800e040 <WIZCHIP_READ>
 800e976:	4603      	mov	r3, r0
 800e978:	f003 030f 	and.w	r3, r3, #15
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d002      	beq.n	800e986 <send+0x42>
 800e980:	f06f 0304 	mvn.w	r3, #4
 800e984:	e0cf      	b.n	800eb26 <send+0x1e2>
   CHECK_SOCKDATA();
 800e986:	88bb      	ldrh	r3, [r7, #4]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d102      	bne.n	800e992 <send+0x4e>
 800e98c:	f06f 030d 	mvn.w	r3, #13
 800e990:	e0c9      	b.n	800eb26 <send+0x1e2>
   tmp = getSn_SR(sn);
 800e992:	79fb      	ldrb	r3, [r7, #7]
 800e994:	009b      	lsls	r3, r3, #2
 800e996:	3301      	adds	r3, #1
 800e998:	00db      	lsls	r3, r3, #3
 800e99a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f7ff fb4e 	bl	800e040 <WIZCHIP_READ>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 800e9a8:	7bfb      	ldrb	r3, [r7, #15]
 800e9aa:	2b17      	cmp	r3, #23
 800e9ac:	d005      	beq.n	800e9ba <send+0x76>
 800e9ae:	7bfb      	ldrb	r3, [r7, #15]
 800e9b0:	2b1c      	cmp	r3, #28
 800e9b2:	d002      	beq.n	800e9ba <send+0x76>
 800e9b4:	f06f 0306 	mvn.w	r3, #6
 800e9b8:	e0b5      	b.n	800eb26 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 800e9ba:	4b5d      	ldr	r3, [pc, #372]	; (800eb30 <send+0x1ec>)
 800e9bc:	881b      	ldrh	r3, [r3, #0]
 800e9be:	461a      	mov	r2, r3
 800e9c0:	79fb      	ldrb	r3, [r7, #7]
 800e9c2:	fa42 f303 	asr.w	r3, r2, r3
 800e9c6:	f003 0301 	and.w	r3, r3, #1
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d039      	beq.n	800ea42 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 800e9ce:	79fb      	ldrb	r3, [r7, #7]
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	00db      	lsls	r3, r3, #3
 800e9d6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7ff fb30 	bl	800e040 <WIZCHIP_READ>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	f003 031f 	and.w	r3, r3, #31
 800e9e6:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 800e9e8:	7bfb      	ldrb	r3, [r7, #15]
 800e9ea:	f003 0310 	and.w	r3, r3, #16
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d019      	beq.n	800ea26 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800e9f2:	79fb      	ldrb	r3, [r7, #7]
 800e9f4:	009b      	lsls	r3, r3, #2
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	00db      	lsls	r3, r3, #3
 800e9fa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e9fe:	2110      	movs	r1, #16
 800ea00:	4618      	mov	r0, r3
 800ea02:	f7ff fb69 	bl	800e0d8 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 800ea06:	79fb      	ldrb	r3, [r7, #7]
 800ea08:	2201      	movs	r2, #1
 800ea0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ea0e:	b21b      	sxth	r3, r3
 800ea10:	43db      	mvns	r3, r3
 800ea12:	b21a      	sxth	r2, r3
 800ea14:	4b46      	ldr	r3, [pc, #280]	; (800eb30 <send+0x1ec>)
 800ea16:	881b      	ldrh	r3, [r3, #0]
 800ea18:	b21b      	sxth	r3, r3
 800ea1a:	4013      	ands	r3, r2
 800ea1c:	b21b      	sxth	r3, r3
 800ea1e:	b29a      	uxth	r2, r3
 800ea20:	4b43      	ldr	r3, [pc, #268]	; (800eb30 <send+0x1ec>)
 800ea22:	801a      	strh	r2, [r3, #0]
 800ea24:	e00d      	b.n	800ea42 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 800ea26:	7bfb      	ldrb	r3, [r7, #15]
 800ea28:	f003 0308 	and.w	r3, r3, #8
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d006      	beq.n	800ea3e <send+0xfa>
      {
         close(sn);
 800ea30:	79fb      	ldrb	r3, [r7, #7]
 800ea32:	4618      	mov	r0, r3
 800ea34:	f7ff febe 	bl	800e7b4 <close>
         return SOCKERR_TIMEOUT;
 800ea38:	f06f 030c 	mvn.w	r3, #12
 800ea3c:	e073      	b.n	800eb26 <send+0x1e2>
      }
      else return SOCK_BUSY;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	e071      	b.n	800eb26 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 800ea42:	79fb      	ldrb	r3, [r7, #7]
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	3301      	adds	r3, #1
 800ea48:	00db      	lsls	r3, r3, #3
 800ea4a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800ea4e:	4618      	mov	r0, r3
 800ea50:	f7ff faf6 	bl	800e040 <WIZCHIP_READ>
 800ea54:	4603      	mov	r3, r0
 800ea56:	b29b      	uxth	r3, r3
 800ea58:	029b      	lsls	r3, r3, #10
 800ea5a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800ea5c:	88ba      	ldrh	r2, [r7, #4]
 800ea5e:	89bb      	ldrh	r3, [r7, #12]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d901      	bls.n	800ea68 <send+0x124>
 800ea64:	89bb      	ldrh	r3, [r7, #12]
 800ea66:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 800ea68:	79fb      	ldrb	r3, [r7, #7]
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7ff fc42 	bl	800e2f4 <getSn_TX_FSR>
 800ea70:	4603      	mov	r3, r0
 800ea72:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 800ea74:	79fb      	ldrb	r3, [r7, #7]
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	3301      	adds	r3, #1
 800ea7a:	00db      	lsls	r3, r3, #3
 800ea7c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800ea80:	4618      	mov	r0, r3
 800ea82:	f7ff fadd 	bl	800e040 <WIZCHIP_READ>
 800ea86:	4603      	mov	r3, r0
 800ea88:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800ea8a:	7bfb      	ldrb	r3, [r7, #15]
 800ea8c:	2b17      	cmp	r3, #23
 800ea8e:	d009      	beq.n	800eaa4 <send+0x160>
 800ea90:	7bfb      	ldrb	r3, [r7, #15]
 800ea92:	2b1c      	cmp	r3, #28
 800ea94:	d006      	beq.n	800eaa4 <send+0x160>
      {
         close(sn);
 800ea96:	79fb      	ldrb	r3, [r7, #7]
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f7ff fe8b 	bl	800e7b4 <close>
         return SOCKERR_SOCKSTATUS;
 800ea9e:	f06f 0306 	mvn.w	r3, #6
 800eaa2:	e040      	b.n	800eb26 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800eaa4:	4b23      	ldr	r3, [pc, #140]	; (800eb34 <send+0x1f0>)
 800eaa6:	881b      	ldrh	r3, [r3, #0]
 800eaa8:	461a      	mov	r2, r3
 800eaaa:	79fb      	ldrb	r3, [r7, #7]
 800eaac:	fa42 f303 	asr.w	r3, r2, r3
 800eab0:	f003 0301 	and.w	r3, r3, #1
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d005      	beq.n	800eac4 <send+0x180>
 800eab8:	88ba      	ldrh	r2, [r7, #4]
 800eaba:	89bb      	ldrh	r3, [r7, #12]
 800eabc:	429a      	cmp	r2, r3
 800eabe:	d901      	bls.n	800eac4 <send+0x180>
 800eac0:	2300      	movs	r3, #0
 800eac2:	e030      	b.n	800eb26 <send+0x1e2>
      if(len <= freesize) break;
 800eac4:	88ba      	ldrh	r2, [r7, #4]
 800eac6:	89bb      	ldrh	r3, [r7, #12]
 800eac8:	429a      	cmp	r2, r3
 800eaca:	d900      	bls.n	800eace <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 800eacc:	e7cc      	b.n	800ea68 <send+0x124>
      if(len <= freesize) break;
 800eace:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800ead0:	88ba      	ldrh	r2, [r7, #4]
 800ead2:	79fb      	ldrb	r3, [r7, #7]
 800ead4:	6839      	ldr	r1, [r7, #0]
 800ead6:	4618      	mov	r0, r3
 800ead8:	f7ff fca2 	bl	800e420 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 800eadc:	79fb      	ldrb	r3, [r7, #7]
 800eade:	009b      	lsls	r3, r3, #2
 800eae0:	3301      	adds	r3, #1
 800eae2:	00db      	lsls	r3, r3, #3
 800eae4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800eae8:	2120      	movs	r1, #32
 800eaea:	4618      	mov	r0, r3
 800eaec:	f7ff faf4 	bl	800e0d8 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 800eaf0:	bf00      	nop
 800eaf2:	79fb      	ldrb	r3, [r7, #7]
 800eaf4:	009b      	lsls	r3, r3, #2
 800eaf6:	3301      	adds	r3, #1
 800eaf8:	00db      	lsls	r3, r3, #3
 800eafa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800eafe:	4618      	mov	r0, r3
 800eb00:	f7ff fa9e 	bl	800e040 <WIZCHIP_READ>
 800eb04:	4603      	mov	r3, r0
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d1f3      	bne.n	800eaf2 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 800eb0a:	79fb      	ldrb	r3, [r7, #7]
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	fa02 f303 	lsl.w	r3, r2, r3
 800eb12:	b21a      	sxth	r2, r3
 800eb14:	4b06      	ldr	r3, [pc, #24]	; (800eb30 <send+0x1ec>)
 800eb16:	881b      	ldrh	r3, [r3, #0]
 800eb18:	b21b      	sxth	r3, r3
 800eb1a:	4313      	orrs	r3, r2
 800eb1c:	b21b      	sxth	r3, r3
 800eb1e:	b29a      	uxth	r2, r3
 800eb20:	4b03      	ldr	r3, [pc, #12]	; (800eb30 <send+0x1ec>)
 800eb22:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800eb24:	88bb      	ldrh	r3, [r7, #4]
}
 800eb26:	4618      	mov	r0, r3
 800eb28:	3710      	adds	r7, #16
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}
 800eb2e:	bf00      	nop
 800eb30:	2000050e 	.word	0x2000050e
 800eb34:	2000050c 	.word	0x2000050c

0800eb38 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 800eb38:	b590      	push	{r4, r7, lr}
 800eb3a:	b085      	sub	sp, #20
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	4603      	mov	r3, r0
 800eb40:	6039      	str	r1, [r7, #0]
 800eb42:	71fb      	strb	r3, [r7, #7]
 800eb44:	4613      	mov	r3, r2
 800eb46:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 800eb48:	2300      	movs	r3, #0
 800eb4a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 800eb50:	79fb      	ldrb	r3, [r7, #7]
 800eb52:	2b08      	cmp	r3, #8
 800eb54:	d902      	bls.n	800eb5c <recv+0x24>
 800eb56:	f04f 33ff 	mov.w	r3, #4294967295
 800eb5a:	e09c      	b.n	800ec96 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800eb5c:	79fb      	ldrb	r3, [r7, #7]
 800eb5e:	009b      	lsls	r3, r3, #2
 800eb60:	3301      	adds	r3, #1
 800eb62:	00db      	lsls	r3, r3, #3
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7ff fa6b 	bl	800e040 <WIZCHIP_READ>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	f003 030f 	and.w	r3, r3, #15
 800eb70:	2b01      	cmp	r3, #1
 800eb72:	d002      	beq.n	800eb7a <recv+0x42>
 800eb74:	f06f 0304 	mvn.w	r3, #4
 800eb78:	e08d      	b.n	800ec96 <recv+0x15e>
   CHECK_SOCKDATA();
 800eb7a:	88bb      	ldrh	r3, [r7, #4]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d102      	bne.n	800eb86 <recv+0x4e>
 800eb80:	f06f 030d 	mvn.w	r3, #13
 800eb84:	e087      	b.n	800ec96 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 800eb86:	79fb      	ldrb	r3, [r7, #7]
 800eb88:	009b      	lsls	r3, r3, #2
 800eb8a:	3301      	adds	r3, #1
 800eb8c:	00db      	lsls	r3, r3, #3
 800eb8e:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7ff fa54 	bl	800e040 <WIZCHIP_READ>
 800eb98:	4603      	mov	r3, r0
 800eb9a:	b29b      	uxth	r3, r3
 800eb9c:	029b      	lsls	r3, r3, #10
 800eb9e:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 800eba0:	89ba      	ldrh	r2, [r7, #12]
 800eba2:	88bb      	ldrh	r3, [r7, #4]
 800eba4:	429a      	cmp	r2, r3
 800eba6:	d201      	bcs.n	800ebac <recv+0x74>
 800eba8:	89bb      	ldrh	r3, [r7, #12]
 800ebaa:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 800ebac:	79fb      	ldrb	r3, [r7, #7]
 800ebae:	4618      	mov	r0, r3
 800ebb0:	f7ff fbeb 	bl	800e38a <getSn_RX_RSR>
 800ebb4:	4603      	mov	r3, r0
 800ebb6:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 800ebb8:	79fb      	ldrb	r3, [r7, #7]
 800ebba:	009b      	lsls	r3, r3, #2
 800ebbc:	3301      	adds	r3, #1
 800ebbe:	00db      	lsls	r3, r3, #3
 800ebc0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	f7ff fa3b 	bl	800e040 <WIZCHIP_READ>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 800ebce:	7bfb      	ldrb	r3, [r7, #15]
 800ebd0:	2b17      	cmp	r3, #23
 800ebd2:	d026      	beq.n	800ec22 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800ebd4:	7bfb      	ldrb	r3, [r7, #15]
 800ebd6:	2b1c      	cmp	r3, #28
 800ebd8:	d11c      	bne.n	800ec14 <recv+0xdc>
            {
               if(recvsize != 0) break;
 800ebda:	89bb      	ldrh	r3, [r7, #12]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d133      	bne.n	800ec48 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 800ebe0:	79fb      	ldrb	r3, [r7, #7]
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7ff fb86 	bl	800e2f4 <getSn_TX_FSR>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	461c      	mov	r4, r3
 800ebec:	79fb      	ldrb	r3, [r7, #7]
 800ebee:	009b      	lsls	r3, r3, #2
 800ebf0:	3301      	adds	r3, #1
 800ebf2:	00db      	lsls	r3, r3, #3
 800ebf4:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f7ff fa21 	bl	800e040 <WIZCHIP_READ>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	029b      	lsls	r3, r3, #10
 800ec02:	429c      	cmp	r4, r3
 800ec04:	d10d      	bne.n	800ec22 <recv+0xea>
               {
                  close(sn);
 800ec06:	79fb      	ldrb	r3, [r7, #7]
 800ec08:	4618      	mov	r0, r3
 800ec0a:	f7ff fdd3 	bl	800e7b4 <close>
                  return SOCKERR_SOCKSTATUS;
 800ec0e:	f06f 0306 	mvn.w	r3, #6
 800ec12:	e040      	b.n	800ec96 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 800ec14:	79fb      	ldrb	r3, [r7, #7]
 800ec16:	4618      	mov	r0, r3
 800ec18:	f7ff fdcc 	bl	800e7b4 <close>
               return SOCKERR_SOCKSTATUS;
 800ec1c:	f06f 0306 	mvn.w	r3, #6
 800ec20:	e039      	b.n	800ec96 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800ec22:	4b1f      	ldr	r3, [pc, #124]	; (800eca0 <recv+0x168>)
 800ec24:	881b      	ldrh	r3, [r3, #0]
 800ec26:	461a      	mov	r2, r3
 800ec28:	79fb      	ldrb	r3, [r7, #7]
 800ec2a:	fa42 f303 	asr.w	r3, r2, r3
 800ec2e:	f003 0301 	and.w	r3, r3, #1
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d004      	beq.n	800ec40 <recv+0x108>
 800ec36:	89bb      	ldrh	r3, [r7, #12]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d101      	bne.n	800ec40 <recv+0x108>
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	e02a      	b.n	800ec96 <recv+0x15e>
         if(recvsize != 0) break;
 800ec40:	89bb      	ldrh	r3, [r7, #12]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d102      	bne.n	800ec4c <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 800ec46:	e7b1      	b.n	800ebac <recv+0x74>
               if(recvsize != 0) break;
 800ec48:	bf00      	nop
 800ec4a:	e000      	b.n	800ec4e <recv+0x116>
         if(recvsize != 0) break;
 800ec4c:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 800ec4e:	89ba      	ldrh	r2, [r7, #12]
 800ec50:	88bb      	ldrh	r3, [r7, #4]
 800ec52:	429a      	cmp	r2, r3
 800ec54:	d201      	bcs.n	800ec5a <recv+0x122>
 800ec56:	89bb      	ldrh	r3, [r7, #12]
 800ec58:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 800ec5a:	88ba      	ldrh	r2, [r7, #4]
 800ec5c:	79fb      	ldrb	r3, [r7, #7]
 800ec5e:	6839      	ldr	r1, [r7, #0]
 800ec60:	4618      	mov	r0, r3
 800ec62:	f7ff fc39 	bl	800e4d8 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800ec66:	79fb      	ldrb	r3, [r7, #7]
 800ec68:	009b      	lsls	r3, r3, #2
 800ec6a:	3301      	adds	r3, #1
 800ec6c:	00db      	lsls	r3, r3, #3
 800ec6e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800ec72:	2140      	movs	r1, #64	; 0x40
 800ec74:	4618      	mov	r0, r3
 800ec76:	f7ff fa2f 	bl	800e0d8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800ec7a:	bf00      	nop
 800ec7c:	79fb      	ldrb	r3, [r7, #7]
 800ec7e:	009b      	lsls	r3, r3, #2
 800ec80:	3301      	adds	r3, #1
 800ec82:	00db      	lsls	r3, r3, #3
 800ec84:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800ec88:	4618      	mov	r0, r3
 800ec8a:	f7ff f9d9 	bl	800e040 <WIZCHIP_READ>
 800ec8e:	4603      	mov	r3, r0
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d1f3      	bne.n	800ec7c <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800ec94:	88bb      	ldrh	r3, [r7, #4]
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3714      	adds	r7, #20
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd90      	pop	{r4, r7, pc}
 800ec9e:	bf00      	nop
 800eca0:	2000050c 	.word	0x2000050c

0800eca4 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800eca4:	b480      	push	{r7}
 800eca6:	af00      	add	r7, sp, #0
 800eca8:	bf00      	nop
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bc80      	pop	{r7}
 800ecae:	4770      	bx	lr

0800ecb0 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800ecb0:	b480      	push	{r7}
 800ecb2:	af00      	add	r7, sp, #0
 800ecb4:	bf00      	nop
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bc80      	pop	{r7}
 800ecba:	4770      	bx	lr

0800ecbc <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 800ecbc:	b480      	push	{r7}
 800ecbe:	af00      	add	r7, sp, #0
 800ecc0:	bf00      	nop
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bc80      	pop	{r7}
 800ecc6:	4770      	bx	lr

0800ecc8 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800ecc8:	b480      	push	{r7}
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	bf00      	nop
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bc80      	pop	{r7}
 800ecd2:	4770      	bx	lr

0800ecd4 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800ecd4:	b480      	push	{r7}
 800ecd6:	b083      	sub	sp, #12
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	781b      	ldrb	r3, [r3, #0]
 800ece0:	b2db      	uxtb	r3, r3
 800ece2:	4618      	mov	r0, r3
 800ece4:	370c      	adds	r7, #12
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bc80      	pop	{r7}
 800ecea:	4770      	bx	lr

0800ecec <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800ecec:	b480      	push	{r7}
 800ecee:	b083      	sub	sp, #12
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	460b      	mov	r3, r1
 800ecf6:	70fb      	strb	r3, [r7, #3]
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	78fa      	ldrb	r2, [r7, #3]
 800ecfc:	701a      	strb	r2, [r3, #0]
 800ecfe:	bf00      	nop
 800ed00:	370c      	adds	r7, #12
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bc80      	pop	{r7}
 800ed06:	4770      	bx	lr

0800ed08 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 800ed08:	b480      	push	{r7}
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	4618      	mov	r0, r3
 800ed10:	46bd      	mov	sp, r7
 800ed12:	bc80      	pop	{r7}
 800ed14:	4770      	bx	lr

0800ed16 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800ed16:	b480      	push	{r7}
 800ed18:	b083      	sub	sp, #12
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	4603      	mov	r3, r0
 800ed1e:	71fb      	strb	r3, [r7, #7]
 800ed20:	bf00      	nop
 800ed22:	370c      	adds	r7, #12
 800ed24:	46bd      	mov	sp, r7
 800ed26:	bc80      	pop	{r7}
 800ed28:	4770      	bx	lr
	...

0800ed2c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	b083      	sub	sp, #12
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
 800ed34:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d002      	beq.n	800ed42 <reg_wizchip_cs_cbfunc+0x16>
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d106      	bne.n	800ed50 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800ed42:	4b09      	ldr	r3, [pc, #36]	; (800ed68 <reg_wizchip_cs_cbfunc+0x3c>)
 800ed44:	4a09      	ldr	r2, [pc, #36]	; (800ed6c <reg_wizchip_cs_cbfunc+0x40>)
 800ed46:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800ed48:	4b07      	ldr	r3, [pc, #28]	; (800ed68 <reg_wizchip_cs_cbfunc+0x3c>)
 800ed4a:	4a09      	ldr	r2, [pc, #36]	; (800ed70 <reg_wizchip_cs_cbfunc+0x44>)
 800ed4c:	615a      	str	r2, [r3, #20]
 800ed4e:	e005      	b.n	800ed5c <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 800ed50:	4a05      	ldr	r2, [pc, #20]	; (800ed68 <reg_wizchip_cs_cbfunc+0x3c>)
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800ed56:	4a04      	ldr	r2, [pc, #16]	; (800ed68 <reg_wizchip_cs_cbfunc+0x3c>)
 800ed58:	683b      	ldr	r3, [r7, #0]
 800ed5a:	6153      	str	r3, [r2, #20]
   }
}
 800ed5c:	bf00      	nop
 800ed5e:	370c      	adds	r7, #12
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bc80      	pop	{r7}
 800ed64:	4770      	bx	lr
 800ed66:	bf00      	nop
 800ed68:	20000028 	.word	0x20000028
 800ed6c:	0800ecbd 	.word	0x0800ecbd
 800ed70:	0800ecc9 	.word	0x0800ecc9

0800ed74 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800ed74:	b480      	push	{r7}
 800ed76:	b083      	sub	sp, #12
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800ed7e:	bf00      	nop
 800ed80:	4b0e      	ldr	r3, [pc, #56]	; (800edbc <reg_wizchip_spi_cbfunc+0x48>)
 800ed82:	881b      	ldrh	r3, [r3, #0]
 800ed84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d0f9      	beq.n	800ed80 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d002      	beq.n	800ed98 <reg_wizchip_spi_cbfunc+0x24>
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d106      	bne.n	800eda6 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800ed98:	4b08      	ldr	r3, [pc, #32]	; (800edbc <reg_wizchip_spi_cbfunc+0x48>)
 800ed9a:	4a09      	ldr	r2, [pc, #36]	; (800edc0 <reg_wizchip_spi_cbfunc+0x4c>)
 800ed9c:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800ed9e:	4b07      	ldr	r3, [pc, #28]	; (800edbc <reg_wizchip_spi_cbfunc+0x48>)
 800eda0:	4a08      	ldr	r2, [pc, #32]	; (800edc4 <reg_wizchip_spi_cbfunc+0x50>)
 800eda2:	61da      	str	r2, [r3, #28]
 800eda4:	e005      	b.n	800edb2 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800eda6:	4a05      	ldr	r2, [pc, #20]	; (800edbc <reg_wizchip_spi_cbfunc+0x48>)
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800edac:	4a03      	ldr	r2, [pc, #12]	; (800edbc <reg_wizchip_spi_cbfunc+0x48>)
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	61d3      	str	r3, [r2, #28]
   }
}
 800edb2:	bf00      	nop
 800edb4:	370c      	adds	r7, #12
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bc80      	pop	{r7}
 800edba:	4770      	bx	lr
 800edbc:	20000028 	.word	0x20000028
 800edc0:	0800ed09 	.word	0x0800ed09
 800edc4:	0800ed17 	.word	0x0800ed17

0800edc8 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b086      	sub	sp, #24
 800edcc:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800edce:	1d3b      	adds	r3, r7, #4
 800edd0:	2206      	movs	r2, #6
 800edd2:	4619      	mov	r1, r3
 800edd4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800edd8:	f7ff f9cc 	bl	800e174 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 800eddc:	f107 0314 	add.w	r3, r7, #20
 800ede0:	2204      	movs	r2, #4
 800ede2:	4619      	mov	r1, r3
 800ede4:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ede8:	f7ff f9c4 	bl	800e174 <WIZCHIP_READ_BUF>
 800edec:	f107 0310 	add.w	r3, r7, #16
 800edf0:	2204      	movs	r2, #4
 800edf2:	4619      	mov	r1, r3
 800edf4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800edf8:	f7ff f9bc 	bl	800e174 <WIZCHIP_READ_BUF>
 800edfc:	f107 030c 	add.w	r3, r7, #12
 800ee00:	2204      	movs	r2, #4
 800ee02:	4619      	mov	r1, r3
 800ee04:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800ee08:	f7ff f9b4 	bl	800e174 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800ee0c:	2180      	movs	r1, #128	; 0x80
 800ee0e:	2000      	movs	r0, #0
 800ee10:	f7ff f962 	bl	800e0d8 <WIZCHIP_WRITE>
   getMR(); // for delay
 800ee14:	2000      	movs	r0, #0
 800ee16:	f7ff f913 	bl	800e040 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800ee1a:	1d3b      	adds	r3, r7, #4
 800ee1c:	2206      	movs	r2, #6
 800ee1e:	4619      	mov	r1, r3
 800ee20:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800ee24:	f7ff fa06 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 800ee28:	f107 0314 	add.w	r3, r7, #20
 800ee2c:	2204      	movs	r2, #4
 800ee2e:	4619      	mov	r1, r3
 800ee30:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ee34:	f7ff f9fe 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 800ee38:	f107 0310 	add.w	r3, r7, #16
 800ee3c:	2204      	movs	r2, #4
 800ee3e:	4619      	mov	r1, r3
 800ee40:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800ee44:	f7ff f9f6 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 800ee48:	f107 030c 	add.w	r3, r7, #12
 800ee4c:	2204      	movs	r2, #4
 800ee4e:	4619      	mov	r1, r3
 800ee50:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800ee54:	f7ff f9ee 	bl	800e234 <WIZCHIP_WRITE_BUF>
}
 800ee58:	bf00      	nop
 800ee5a:	3718      	adds	r7, #24
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	bd80      	pop	{r7, pc}

0800ee60 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
 800ee68:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800ee6e:	f7ff ffab 	bl	800edc8 <wizchip_sw_reset>
   if(txsize)
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d03b      	beq.n	800eef0 <wizchip_init+0x90>
   {
      tmp = 0;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	73bb      	strb	r3, [r7, #14]
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	73fb      	strb	r3, [r7, #15]
 800ee80:	e015      	b.n	800eeae <wizchip_init+0x4e>
      {
         tmp += txsize[i];
 800ee82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ee86:	687a      	ldr	r2, [r7, #4]
 800ee88:	4413      	add	r3, r2
 800ee8a:	781a      	ldrb	r2, [r3, #0]
 800ee8c:	7bbb      	ldrb	r3, [r7, #14]
 800ee8e:	4413      	add	r3, r2
 800ee90:	b2db      	uxtb	r3, r3
 800ee92:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 800ee94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee98:	2b10      	cmp	r3, #16
 800ee9a:	dd02      	ble.n	800eea2 <wizchip_init+0x42>
 800ee9c:	f04f 33ff 	mov.w	r3, #4294967295
 800eea0:	e066      	b.n	800ef70 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800eea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eea6:	b2db      	uxtb	r3, r3
 800eea8:	3301      	adds	r3, #1
 800eeaa:	b2db      	uxtb	r3, r3
 800eeac:	73fb      	strb	r3, [r7, #15]
 800eeae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eeb2:	2b07      	cmp	r3, #7
 800eeb4:	dde5      	ble.n	800ee82 <wizchip_init+0x22>
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	73fb      	strb	r3, [r7, #15]
 800eeba:	e015      	b.n	800eee8 <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 800eebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eec0:	009b      	lsls	r3, r3, #2
 800eec2:	3301      	adds	r3, #1
 800eec4:	00db      	lsls	r3, r3, #3
 800eec6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800eeca:	4618      	mov	r0, r3
 800eecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eed0:	687a      	ldr	r2, [r7, #4]
 800eed2:	4413      	add	r3, r2
 800eed4:	781b      	ldrb	r3, [r3, #0]
 800eed6:	4619      	mov	r1, r3
 800eed8:	f7ff f8fe 	bl	800e0d8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800eedc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eee0:	b2db      	uxtb	r3, r3
 800eee2:	3301      	adds	r3, #1
 800eee4:	b2db      	uxtb	r3, r3
 800eee6:	73fb      	strb	r3, [r7, #15]
 800eee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eeec:	2b07      	cmp	r3, #7
 800eeee:	dde5      	ble.n	800eebc <wizchip_init+0x5c>
   }
   if(rxsize)
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d03b      	beq.n	800ef6e <wizchip_init+0x10e>
   {
      tmp = 0;
 800eef6:	2300      	movs	r3, #0
 800eef8:	73bb      	strb	r3, [r7, #14]
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800eefa:	2300      	movs	r3, #0
 800eefc:	73fb      	strb	r3, [r7, #15]
 800eefe:	e015      	b.n	800ef2c <wizchip_init+0xcc>
      {
         tmp += rxsize[i];
 800ef00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef04:	683a      	ldr	r2, [r7, #0]
 800ef06:	4413      	add	r3, r2
 800ef08:	781a      	ldrb	r2, [r3, #0]
 800ef0a:	7bbb      	ldrb	r3, [r7, #14]
 800ef0c:	4413      	add	r3, r2
 800ef0e:	b2db      	uxtb	r3, r3
 800ef10:	73bb      	strb	r3, [r7, #14]
         if(tmp > 16) return -1;
 800ef12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ef16:	2b10      	cmp	r3, #16
 800ef18:	dd02      	ble.n	800ef20 <wizchip_init+0xc0>
 800ef1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ef1e:	e027      	b.n	800ef70 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ef20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef24:	b2db      	uxtb	r3, r3
 800ef26:	3301      	adds	r3, #1
 800ef28:	b2db      	uxtb	r3, r3
 800ef2a:	73fb      	strb	r3, [r7, #15]
 800ef2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef30:	2b07      	cmp	r3, #7
 800ef32:	dde5      	ble.n	800ef00 <wizchip_init+0xa0>
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ef34:	2300      	movs	r3, #0
 800ef36:	73fb      	strb	r3, [r7, #15]
 800ef38:	e015      	b.n	800ef66 <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 800ef3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef3e:	009b      	lsls	r3, r3, #2
 800ef40:	3301      	adds	r3, #1
 800ef42:	00db      	lsls	r3, r3, #3
 800ef44:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef4e:	683a      	ldr	r2, [r7, #0]
 800ef50:	4413      	add	r3, r2
 800ef52:	781b      	ldrb	r3, [r3, #0]
 800ef54:	4619      	mov	r1, r3
 800ef56:	f7ff f8bf 	bl	800e0d8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800ef5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef5e:	b2db      	uxtb	r3, r3
 800ef60:	3301      	adds	r3, #1
 800ef62:	b2db      	uxtb	r3, r3
 800ef64:	73fb      	strb	r3, [r7, #15]
 800ef66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ef6a:	2b07      	cmp	r3, #7
 800ef6c:	dde5      	ble.n	800ef3a <wizchip_init+0xda>
   }
   return 0;
 800ef6e:	2300      	movs	r3, #0
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	3710      	adds	r7, #16
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}

0800ef78 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2206      	movs	r2, #6
 800ef84:	4619      	mov	r1, r3
 800ef86:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800ef8a:	f7ff f953 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	330e      	adds	r3, #14
 800ef92:	2204      	movs	r2, #4
 800ef94:	4619      	mov	r1, r3
 800ef96:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ef9a:	f7ff f94b 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	330a      	adds	r3, #10
 800efa2:	2204      	movs	r2, #4
 800efa4:	4619      	mov	r1, r3
 800efa6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800efaa:	f7ff f943 	bl	800e234 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	3306      	adds	r3, #6
 800efb2:	2204      	movs	r2, #4
 800efb4:	4619      	mov	r1, r3
 800efb6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800efba:	f7ff f93b 	bl	800e234 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	7c9a      	ldrb	r2, [r3, #18]
 800efc2:	4b0b      	ldr	r3, [pc, #44]	; (800eff0 <wizchip_setnetinfo+0x78>)
 800efc4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	7cda      	ldrb	r2, [r3, #19]
 800efca:	4b09      	ldr	r3, [pc, #36]	; (800eff0 <wizchip_setnetinfo+0x78>)
 800efcc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	7d1a      	ldrb	r2, [r3, #20]
 800efd2:	4b07      	ldr	r3, [pc, #28]	; (800eff0 <wizchip_setnetinfo+0x78>)
 800efd4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	7d5a      	ldrb	r2, [r3, #21]
 800efda:	4b05      	ldr	r3, [pc, #20]	; (800eff0 <wizchip_setnetinfo+0x78>)
 800efdc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	7d9a      	ldrb	r2, [r3, #22]
 800efe2:	4b04      	ldr	r3, [pc, #16]	; (800eff4 <wizchip_setnetinfo+0x7c>)
 800efe4:	701a      	strb	r2, [r3, #0]
}
 800efe6:	bf00      	nop
 800efe8:	3708      	adds	r7, #8
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}
 800efee:	bf00      	nop
 800eff0:	20000528 	.word	0x20000528
 800eff4:	2000052c 	.word	0x2000052c

0800eff8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b082      	sub	sp, #8
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2206      	movs	r2, #6
 800f004:	4619      	mov	r1, r3
 800f006:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800f00a:	f7ff f8b3 	bl	800e174 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	330e      	adds	r3, #14
 800f012:	2204      	movs	r2, #4
 800f014:	4619      	mov	r1, r3
 800f016:	f44f 7080 	mov.w	r0, #256	; 0x100
 800f01a:	f7ff f8ab 	bl	800e174 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	330a      	adds	r3, #10
 800f022:	2204      	movs	r2, #4
 800f024:	4619      	mov	r1, r3
 800f026:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800f02a:	f7ff f8a3 	bl	800e174 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	3306      	adds	r3, #6
 800f032:	2204      	movs	r2, #4
 800f034:	4619      	mov	r1, r3
 800f036:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800f03a:	f7ff f89b 	bl	800e174 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800f03e:	4b0c      	ldr	r3, [pc, #48]	; (800f070 <wizchip_getnetinfo+0x78>)
 800f040:	781a      	ldrb	r2, [r3, #0]
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800f046:	4b0a      	ldr	r3, [pc, #40]	; (800f070 <wizchip_getnetinfo+0x78>)
 800f048:	785a      	ldrb	r2, [r3, #1]
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800f04e:	4b08      	ldr	r3, [pc, #32]	; (800f070 <wizchip_getnetinfo+0x78>)
 800f050:	789a      	ldrb	r2, [r3, #2]
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800f056:	4b06      	ldr	r3, [pc, #24]	; (800f070 <wizchip_getnetinfo+0x78>)
 800f058:	78da      	ldrb	r2, [r3, #3]
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800f05e:	4b05      	ldr	r3, [pc, #20]	; (800f074 <wizchip_getnetinfo+0x7c>)
 800f060:	781a      	ldrb	r2, [r3, #0]
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	759a      	strb	r2, [r3, #22]
}
 800f066:	bf00      	nop
 800f068:	3708      	adds	r7, #8
 800f06a:	46bd      	mov	sp, r7
 800f06c:	bd80      	pop	{r7, pc}
 800f06e:	bf00      	nop
 800f070:	20000528 	.word	0x20000528
 800f074:	2000052c 	.word	0x2000052c

0800f078 <s_read_hr>:
	WRITE_MCOILS = 15,
	WRITE_MREGS = 16
};

mb_error_code s_read_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * output_buffer)
{
 800f078:	b480      	push	{r7}
 800f07a:	b087      	sub	sp, #28
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	60f8      	str	r0, [r7, #12]
 800f080:	607b      	str	r3, [r7, #4]
 800f082:	460b      	mov	r3, r1
 800f084:	817b      	strh	r3, [r7, #10]
 800f086:	4613      	mov	r3, r2
 800f088:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 800f08a:	2300      	movs	r3, #0
 800f08c:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index =  address - reg->addr;
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	881b      	ldrh	r3, [r3, #0]
 800f092:	897a      	ldrh	r2, [r7, #10]
 800f094:	1ad3      	subs	r3, r2, r3
 800f096:	82fb      	strh	r3, [r7, #22]
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	881b      	ldrh	r3, [r3, #0]
 800f09c:	897a      	ldrh	r2, [r7, #10]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d332      	bcc.n	800f108 <s_read_hr+0x90>
 800f0a2:	897a      	ldrh	r2, [r7, #10]
 800f0a4:	893b      	ldrh	r3, [r7, #8]
 800f0a6:	441a      	add	r2, r3
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	881b      	ldrh	r3, [r3, #0]
 800f0ac:	4619      	mov	r1, r3
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	891b      	ldrh	r3, [r3, #8]
 800f0b2:	440b      	add	r3, r1
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	dc27      	bgt.n	800f108 <s_read_hr+0x90>
	{
		while (reg_no > 0)
 800f0b8:	e021      	b.n	800f0fe <s_read_hr+0x86>
		{
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) >> 8 );
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	685a      	ldr	r2, [r3, #4]
 800f0be:	8afb      	ldrh	r3, [r7, #22]
 800f0c0:	009b      	lsls	r3, r3, #2
 800f0c2:	4413      	add	r3, r2
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	881b      	ldrh	r3, [r3, #0]
 800f0c8:	0a1b      	lsrs	r3, r3, #8
 800f0ca:	b29b      	uxth	r3, r3
 800f0cc:	b2da      	uxtb	r2, r3
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	3301      	adds	r3, #1
 800f0d6:	607b      	str	r3, [r7, #4]
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) & 0xFF );
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	685a      	ldr	r2, [r3, #4]
 800f0dc:	8afb      	ldrh	r3, [r7, #22]
 800f0de:	009b      	lsls	r3, r3, #2
 800f0e0:	4413      	add	r3, r2
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	881b      	ldrh	r3, [r3, #0]
 800f0e6:	b2da      	uxtb	r2, r3
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	607b      	str	r3, [r7, #4]

			reg_index++;
 800f0f2:	8afb      	ldrh	r3, [r7, #22]
 800f0f4:	3301      	adds	r3, #1
 800f0f6:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 800f0f8:	893b      	ldrh	r3, [r7, #8]
 800f0fa:	3b01      	subs	r3, #1
 800f0fc:	813b      	strh	r3, [r7, #8]
		while (reg_no > 0)
 800f0fe:	893b      	ldrh	r3, [r7, #8]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d1da      	bne.n	800f0ba <s_read_hr+0x42>
		}
		return retval;
 800f104:	7d7b      	ldrb	r3, [r7, #21]
 800f106:	e002      	b.n	800f10e <s_read_hr+0x96>
	}
	else
	{
		retval = MB_ENOREG;
 800f108:	2301      	movs	r3, #1
 800f10a:	757b      	strb	r3, [r7, #21]
		return retval;
 800f10c:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 800f10e:	4618      	mov	r0, r3
 800f110:	371c      	adds	r7, #28
 800f112:	46bd      	mov	sp, r7
 800f114:	bc80      	pop	{r7}
 800f116:	4770      	bx	lr

0800f118 <s_write_hr>:

mb_error_code s_write_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * input_buffer)
{
 800f118:	b480      	push	{r7}
 800f11a:	b087      	sub	sp, #28
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	60f8      	str	r0, [r7, #12]
 800f120:	607b      	str	r3, [r7, #4]
 800f122:	460b      	mov	r3, r1
 800f124:	817b      	strh	r3, [r7, #10]
 800f126:	4613      	mov	r3, r2
 800f128:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 800f12a:	2300      	movs	r3, #0
 800f12c:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index = address - reg->addr;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	881b      	ldrh	r3, [r3, #0]
 800f132:	897a      	ldrh	r2, [r7, #10]
 800f134:	1ad3      	subs	r3, r2, r3
 800f136:	82fb      	strh	r3, [r7, #22]

	reg_index = address - reg->addr;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	881b      	ldrh	r3, [r3, #0]
 800f13c:	897a      	ldrh	r2, [r7, #10]
 800f13e:	1ad3      	subs	r3, r2, r3
 800f140:	82fb      	strh	r3, [r7, #22]
	//we dont need no write at all
	if (1 == reg->readonly)
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	7a9b      	ldrb	r3, [r3, #10]
 800f146:	2b01      	cmp	r3, #1
 800f148:	d101      	bne.n	800f14e <s_write_hr+0x36>
		return MB_ENOREG;
 800f14a:	2301      	movs	r3, #1
 800f14c:	e043      	b.n	800f1d6 <s_write_hr+0xbe>
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	881b      	ldrh	r3, [r3, #0]
 800f152:	897a      	ldrh	r2, [r7, #10]
 800f154:	429a      	cmp	r2, r3
 800f156:	d33b      	bcc.n	800f1d0 <s_write_hr+0xb8>
 800f158:	897a      	ldrh	r2, [r7, #10]
 800f15a:	893b      	ldrh	r3, [r7, #8]
 800f15c:	441a      	add	r2, r3
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	881b      	ldrh	r3, [r3, #0]
 800f162:	4619      	mov	r1, r3
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	891b      	ldrh	r3, [r3, #8]
 800f168:	440b      	add	r3, r1
 800f16a:	429a      	cmp	r2, r3
 800f16c:	dc30      	bgt.n	800f1d0 <s_write_hr+0xb8>
	{
		while( reg_no > 0 )
 800f16e:	e02a      	b.n	800f1c6 <s_write_hr+0xae>
		{
			**(reg->pool+reg_index) = *input_buffer << 8;
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	685a      	ldr	r2, [r3, #4]
 800f174:	8afb      	ldrh	r3, [r7, #22]
 800f176:	009b      	lsls	r3, r3, #2
 800f178:	4413      	add	r3, r2
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	7812      	ldrb	r2, [r2, #0]
 800f180:	b292      	uxth	r2, r2
 800f182:	0212      	lsls	r2, r2, #8
 800f184:	b292      	uxth	r2, r2
 800f186:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	3301      	adds	r3, #1
 800f18c:	607b      	str	r3, [r7, #4]
			**(reg->pool+reg_index) |= *input_buffer;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	685a      	ldr	r2, [r3, #4]
 800f192:	8afb      	ldrh	r3, [r7, #22]
 800f194:	009b      	lsls	r3, r3, #2
 800f196:	4413      	add	r3, r2
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	68fa      	ldr	r2, [r7, #12]
 800f19c:	6851      	ldr	r1, [r2, #4]
 800f19e:	8afa      	ldrh	r2, [r7, #22]
 800f1a0:	0092      	lsls	r2, r2, #2
 800f1a2:	440a      	add	r2, r1
 800f1a4:	6812      	ldr	r2, [r2, #0]
 800f1a6:	8811      	ldrh	r1, [r2, #0]
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	7812      	ldrb	r2, [r2, #0]
 800f1ac:	b292      	uxth	r2, r2
 800f1ae:	430a      	orrs	r2, r1
 800f1b0:	b292      	uxth	r2, r2
 800f1b2:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	3301      	adds	r3, #1
 800f1b8:	607b      	str	r3, [r7, #4]
			reg_index++;
 800f1ba:	8afb      	ldrh	r3, [r7, #22]
 800f1bc:	3301      	adds	r3, #1
 800f1be:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 800f1c0:	893b      	ldrh	r3, [r7, #8]
 800f1c2:	3b01      	subs	r3, #1
 800f1c4:	813b      	strh	r3, [r7, #8]
		while( reg_no > 0 )
 800f1c6:	893b      	ldrh	r3, [r7, #8]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d1d1      	bne.n	800f170 <s_write_hr+0x58>
		}
		return MB_ENOERR;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	e002      	b.n	800f1d6 <s_write_hr+0xbe>
	}
	else
	{
		retval = MB_ENOREG;
 800f1d0:	2301      	movs	r3, #1
 800f1d2:	757b      	strb	r3, [r7, #21]
		return retval;
 800f1d4:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	371c      	adds	r7, #28
 800f1da:	46bd      	mov	sp, r7
 800f1dc:	bc80      	pop	{r7}
 800f1de:	4770      	bx	lr

0800f1e0 <s_exception_handler>:

void s_exception_handler(mb_error_code exception, char * output_buffer)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b083      	sub	sp, #12
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	6039      	str	r1, [r7, #0]
 800f1ea:	71fb      	strb	r3, [r7, #7]
	output_buffer[1] |= 0x80;
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	683a      	ldr	r2, [r7, #0]
 800f1f2:	3201      	adds	r2, #1
 800f1f4:	7812      	ldrb	r2, [r2, #0]
 800f1f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800f1fa:	b2d2      	uxtb	r2, r2
 800f1fc:	701a      	strb	r2, [r3, #0]

	switch (exception){
 800f1fe:	79fb      	ldrb	r3, [r7, #7]
 800f200:	2b01      	cmp	r3, #1
 800f202:	d007      	beq.n	800f214 <s_exception_handler+0x34>
 800f204:	2b04      	cmp	r3, #4
 800f206:	d000      	beq.n	800f20a <s_exception_handler+0x2a>
		output_buffer[2] = 0x02;
		break;
	}


}
 800f208:	e009      	b.n	800f21e <s_exception_handler+0x3e>
		output_buffer[2] = 0x07;
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	3302      	adds	r3, #2
 800f20e:	2207      	movs	r2, #7
 800f210:	701a      	strb	r2, [r3, #0]
		break;
 800f212:	e004      	b.n	800f21e <s_exception_handler+0x3e>
		output_buffer[2] = 0x02;
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	3302      	adds	r3, #2
 800f218:	2202      	movs	r2, #2
 800f21a:	701a      	strb	r2, [r3, #0]
		break;
 800f21c:	bf00      	nop
}
 800f21e:	bf00      	nop
 800f220:	370c      	adds	r7, #12
 800f222:	46bd      	mov	sp, r7
 800f224:	bc80      	pop	{r7}
 800f226:	4770      	bx	lr

0800f228 <s_check_crc16>:
static uint16_t s_check_crc16(char * buffer, uint16_t len)
{
 800f228:	b480      	push	{r7}
 800f22a:	b085      	sub	sp, #20
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	460b      	mov	r3, r1
 800f232:	807b      	strh	r3, [r7, #2]
	unsigned char crchi = 0xFF;
 800f234:	23ff      	movs	r3, #255	; 0xff
 800f236:	73fb      	strb	r3, [r7, #15]
	unsigned char crclo = 0xFF;
 800f238:	23ff      	movs	r3, #255	; 0xff
 800f23a:	73bb      	strb	r3, [r7, #14]
	uint16_t index;

	while(len--)
 800f23c:	e011      	b.n	800f262 <s_check_crc16+0x3a>
	{
		index = crclo ^ *(buffer++);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	1c5a      	adds	r2, r3, #1
 800f242:	607a      	str	r2, [r7, #4]
 800f244:	781a      	ldrb	r2, [r3, #0]
 800f246:	7bbb      	ldrb	r3, [r7, #14]
 800f248:	4053      	eors	r3, r2
 800f24a:	b2db      	uxtb	r3, r3
 800f24c:	81bb      	strh	r3, [r7, #12]
		crclo = ( unsigned char )( crchi ^ table_crc_hi[index] );
 800f24e:	89bb      	ldrh	r3, [r7, #12]
 800f250:	4a0d      	ldr	r2, [pc, #52]	; (800f288 <s_check_crc16+0x60>)
 800f252:	5cd2      	ldrb	r2, [r2, r3]
 800f254:	7bfb      	ldrb	r3, [r7, #15]
 800f256:	4053      	eors	r3, r2
 800f258:	73bb      	strb	r3, [r7, #14]
		crchi = table_crc_lo[index];
 800f25a:	89bb      	ldrh	r3, [r7, #12]
 800f25c:	4a0b      	ldr	r2, [pc, #44]	; (800f28c <s_check_crc16+0x64>)
 800f25e:	5cd3      	ldrb	r3, [r2, r3]
 800f260:	73fb      	strb	r3, [r7, #15]
	while(len--)
 800f262:	887b      	ldrh	r3, [r7, #2]
 800f264:	1e5a      	subs	r2, r3, #1
 800f266:	807a      	strh	r2, [r7, #2]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d1e8      	bne.n	800f23e <s_check_crc16+0x16>
	}
	return ( uint16_t )( crchi << 8 | crclo );
 800f26c:	7bfb      	ldrb	r3, [r7, #15]
 800f26e:	021b      	lsls	r3, r3, #8
 800f270:	b21a      	sxth	r2, r3
 800f272:	7bbb      	ldrb	r3, [r7, #14]
 800f274:	b21b      	sxth	r3, r3
 800f276:	4313      	orrs	r3, r2
 800f278:	b21b      	sxth	r3, r3
 800f27a:	b29b      	uxth	r3, r3


}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3714      	adds	r7, #20
 800f280:	46bd      	mov	sp, r7
 800f282:	bc80      	pop	{r7}
 800f284:	4770      	bx	lr
 800f286:	bf00      	nop
 800f288:	08015c4c 	.word	0x08015c4c
 800f28c:	08015d4c 	.word	0x08015d4c

0800f290 <s_modbus_rt_func_03_read_hr>:

static mb_error_code s_modbus_rt_func_03_read_hr(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b086      	sub	sp, #24
 800f294:	af00      	add	r7, sp, #0
 800f296:	60f8      	str	r0, [r7, #12]
 800f298:	60b9      	str	r1, [r7, #8]
 800f29a:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800f29c:	2301      	movs	r3, #1
 800f29e:	75fb      	strb	r3, [r7, #23]
		uint16_t reg_no;
		uint16_t address;

		address = input_buffer[2] << 8 | input_buffer[3];
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	3302      	adds	r3, #2
 800f2a4:	781b      	ldrb	r3, [r3, #0]
 800f2a6:	021b      	lsls	r3, r3, #8
 800f2a8:	b21a      	sxth	r2, r3
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	3303      	adds	r3, #3
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	b21b      	sxth	r3, r3
 800f2b2:	4313      	orrs	r3, r2
 800f2b4:	b21b      	sxth	r3, r3
 800f2b6:	82bb      	strh	r3, [r7, #20]
				reg_no =  input_buffer[4] << 8 | input_buffer[5];
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	3304      	adds	r3, #4
 800f2bc:	781b      	ldrb	r3, [r3, #0]
 800f2be:	021b      	lsls	r3, r3, #8
 800f2c0:	b21a      	sxth	r2, r3
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	3305      	adds	r3, #5
 800f2c6:	781b      	ldrb	r3, [r3, #0]
 800f2c8:	b21b      	sxth	r3, r3
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	b21b      	sxth	r3, r3
 800f2ce:	827b      	strh	r3, [r7, #18]
				*len = 5 + reg_no * 2;
 800f2d0:	8a7b      	ldrh	r3, [r7, #18]
 800f2d2:	005b      	lsls	r3, r3, #1
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	3305      	adds	r3, #5
 800f2d8:	b29a      	uxth	r2, r3
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	801a      	strh	r2, [r3, #0]
				*output_buffer = malloc (*len);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	881b      	ldrh	r3, [r3, #0]
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f003 ff4a 	bl	801317c <malloc>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	601a      	str	r2, [r3, #0]

				if (*output_buffer == 0)
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d113      	bne.n	800f320 <s_modbus_rt_func_03_read_hr+0x90>
				{
					retval = MB_ENORES;
 800f2f8:	2304      	movs	r3, #4
 800f2fa:	75fb      	strb	r3, [r7, #23]
					*len = 8;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2208      	movs	r2, #8
 800f300:	801a      	strh	r2, [r3, #0]
					*output_buffer = malloc (*len);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	881b      	ldrh	r3, [r3, #0]
 800f306:	4618      	mov	r0, r3
 800f308:	f003 ff38 	bl	801317c <malloc>
 800f30c:	4603      	mov	r3, r0
 800f30e:	461a      	mov	r2, r3
 800f310:	68bb      	ldr	r3, [r7, #8]
 800f312:	601a      	str	r2, [r3, #0]
					if (*output_buffer == 0)
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d101      	bne.n	800f320 <s_modbus_rt_func_03_read_hr+0x90>
						return MB_EPORTERR;
 800f31c:	2303      	movs	r3, #3
 800f31e:	e05e      	b.n	800f3de <s_modbus_rt_func_03_read_hr+0x14e>
				}
				(*output_buffer)[0] = input_buffer[0];
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	68fa      	ldr	r2, [r7, #12]
 800f326:	7812      	ldrb	r2, [r2, #0]
 800f328:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[1] = input_buffer[1];
 800f32a:	68bb      	ldr	r3, [r7, #8]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	3301      	adds	r3, #1
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	7852      	ldrb	r2, [r2, #1]
 800f334:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[2] = reg_no * 2;
 800f336:	68bb      	ldr	r3, [r7, #8]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	3302      	adds	r3, #2
 800f33c:	8a7a      	ldrh	r2, [r7, #18]
 800f33e:	b2d2      	uxtb	r2, r2
 800f340:	0052      	lsls	r2, r2, #1
 800f342:	b2d2      	uxtb	r2, r2
 800f344:	701a      	strb	r2, [r3, #0]

				if (retval != MB_ENORES)
 800f346:	7dfb      	ldrb	r3, [r7, #23]
 800f348:	2b04      	cmp	r3, #4
 800f34a:	d01a      	beq.n	800f382 <s_modbus_rt_func_03_read_hr+0xf2>
				{
					for (uint8_t i = 0; i < POOL_CNT; i++)
 800f34c:	2300      	movs	r3, #0
 800f34e:	75bb      	strb	r3, [r7, #22]
 800f350:	e012      	b.n	800f378 <s_modbus_rt_func_03_read_hr+0xe8>
					{
						retval = s_read_hr(pool_of_pools[i], address, reg_no, (*output_buffer + 3));
 800f352:	7dbb      	ldrb	r3, [r7, #22]
 800f354:	4a24      	ldr	r2, [pc, #144]	; (800f3e8 <s_modbus_rt_func_03_read_hr+0x158>)
 800f356:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	3303      	adds	r3, #3
 800f360:	8a7a      	ldrh	r2, [r7, #18]
 800f362:	8ab9      	ldrh	r1, [r7, #20]
 800f364:	f7ff fe88 	bl	800f078 <s_read_hr>
 800f368:	4603      	mov	r3, r0
 800f36a:	75fb      	strb	r3, [r7, #23]
						if (MB_ENOERR == retval)
 800f36c:	7dfb      	ldrb	r3, [r7, #23]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d006      	beq.n	800f380 <s_modbus_rt_func_03_read_hr+0xf0>
					for (uint8_t i = 0; i < POOL_CNT; i++)
 800f372:	7dbb      	ldrb	r3, [r7, #22]
 800f374:	3301      	adds	r3, #1
 800f376:	75bb      	strb	r3, [r7, #22]
 800f378:	7dbb      	ldrb	r3, [r7, #22]
 800f37a:	2b06      	cmp	r3, #6
 800f37c:	d9e9      	bls.n	800f352 <s_modbus_rt_func_03_read_hr+0xc2>
 800f37e:	e000      	b.n	800f382 <s_modbus_rt_func_03_read_hr+0xf2>
							break;
 800f380:	bf00      	nop
					}
				}

				if (retval != MB_ENOERR)
 800f382:	7dfb      	ldrb	r3, [r7, #23]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d009      	beq.n	800f39c <s_modbus_rt_func_03_read_hr+0x10c>
				{
					s_exception_handler(retval, (*output_buffer));
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	681a      	ldr	r2, [r3, #0]
 800f38c:	7dfb      	ldrb	r3, [r7, #23]
 800f38e:	4611      	mov	r1, r2
 800f390:	4618      	mov	r0, r3
 800f392:	f7ff ff25 	bl	800f1e0 <s_exception_handler>
					*len = 5;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	2205      	movs	r2, #5
 800f39a:	801a      	strh	r2, [r3, #0]
				}

				uint16_t crc = s_check_crc16(*output_buffer, *len - 2);
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	681a      	ldr	r2, [r3, #0]
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	881b      	ldrh	r3, [r3, #0]
 800f3a4:	3b02      	subs	r3, #2
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	4619      	mov	r1, r3
 800f3aa:	4610      	mov	r0, r2
 800f3ac:	f7ff ff3c 	bl	800f228 <s_check_crc16>
 800f3b0:	4603      	mov	r3, r0
 800f3b2:	823b      	strh	r3, [r7, #16]
				(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	681a      	ldr	r2, [r3, #0]
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	881b      	ldrh	r3, [r3, #0]
 800f3bc:	3b02      	subs	r3, #2
 800f3be:	4413      	add	r3, r2
 800f3c0:	8a3a      	ldrh	r2, [r7, #16]
 800f3c2:	b2d2      	uxtb	r2, r2
 800f3c4:	701a      	strb	r2, [r3, #0]
				(*output_buffer)[*len - 1] = (char) (crc >> 8);
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	681a      	ldr	r2, [r3, #0]
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	881b      	ldrh	r3, [r3, #0]
 800f3ce:	3b01      	subs	r3, #1
 800f3d0:	4413      	add	r3, r2
 800f3d2:	8a3a      	ldrh	r2, [r7, #16]
 800f3d4:	0a12      	lsrs	r2, r2, #8
 800f3d6:	b292      	uxth	r2, r2
 800f3d8:	b2d2      	uxtb	r2, r2
 800f3da:	701a      	strb	r2, [r3, #0]

				return retval;
 800f3dc:	7dfb      	ldrb	r3, [r7, #23]

}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3718      	adds	r7, #24
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	200007b8 	.word	0x200007b8

0800f3ec <s_modbus_rt_func_06_write_sreg>:
static mb_error_code s_modbus_rt_func_06_write_sreg(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b088      	sub	sp, #32
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	60f8      	str	r0, [r7, #12]
 800f3f4:	60b9      	str	r1, [r7, #8]
 800f3f6:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	77fb      	strb	r3, [r7, #31]
		uint16_t reg_no;
		uint16_t address;
		uint8_t offset;
			address = input_buffer[2] << 8 | input_buffer[3];
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	3302      	adds	r3, #2
 800f400:	781b      	ldrb	r3, [r3, #0]
 800f402:	021b      	lsls	r3, r3, #8
 800f404:	b21a      	sxth	r2, r3
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	3303      	adds	r3, #3
 800f40a:	781b      	ldrb	r3, [r3, #0]
 800f40c:	b21b      	sxth	r3, r3
 800f40e:	4313      	orrs	r3, r2
 800f410:	b21b      	sxth	r3, r3
 800f412:	83bb      	strh	r3, [r7, #28]
				reg_no = 1;
 800f414:	2301      	movs	r3, #1
 800f416:	837b      	strh	r3, [r7, #26]
				offset = 4;
 800f418:	2304      	movs	r3, #4
 800f41a:	767b      	strb	r3, [r7, #25]


			*len = 8;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2208      	movs	r2, #8
 800f420:	801a      	strh	r2, [r3, #0]

			(*output_buffer) = malloc(*len);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	881b      	ldrh	r3, [r3, #0]
 800f426:	4618      	mov	r0, r3
 800f428:	f003 fea8 	bl	801317c <malloc>
 800f42c:	4603      	mov	r3, r0
 800f42e:	461a      	mov	r2, r3
 800f430:	68bb      	ldr	r3, [r7, #8]
 800f432:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 800f434:	68bb      	ldr	r3, [r7, #8]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d113      	bne.n	800f464 <s_modbus_rt_func_06_write_sreg+0x78>
			{
				retval = MB_ENORES;
 800f43c:	2304      	movs	r3, #4
 800f43e:	77fb      	strb	r3, [r7, #31]
				*len = 5;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	2205      	movs	r2, #5
 800f444:	801a      	strh	r2, [r3, #0]
				(*output_buffer) = malloc (*len);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	881b      	ldrh	r3, [r3, #0]
 800f44a:	4618      	mov	r0, r3
 800f44c:	f003 fe96 	bl	801317c <malloc>
 800f450:	4603      	mov	r3, r0
 800f452:	461a      	mov	r2, r3
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	601a      	str	r2, [r3, #0]
				if ((*output_buffer) == 0)
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d101      	bne.n	800f464 <s_modbus_rt_func_06_write_sreg+0x78>
					return MB_EPORTERR;
 800f460:	2303      	movs	r3, #3
 800f462:	e056      	b.n	800f512 <s_modbus_rt_func_06_write_sreg+0x126>
			}

			(*output_buffer)[0] = input_buffer[0];
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	68fa      	ldr	r2, [r7, #12]
 800f46a:	7812      	ldrb	r2, [r2, #0]
 800f46c:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[1] = input_buffer[1];
 800f46e:	68bb      	ldr	r3, [r7, #8]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	3301      	adds	r3, #1
 800f474:	68fa      	ldr	r2, [r7, #12]
 800f476:	7852      	ldrb	r2, [r2, #1]
 800f478:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENORES)
 800f47a:	7ffb      	ldrb	r3, [r7, #31]
 800f47c:	2b04      	cmp	r3, #4
 800f47e:	d01a      	beq.n	800f4b6 <s_modbus_rt_func_06_write_sreg+0xca>
			{
				for (uint8_t i = 0; i < POOL_CNT; i++)
 800f480:	2300      	movs	r3, #0
 800f482:	77bb      	strb	r3, [r7, #30]
 800f484:	e012      	b.n	800f4ac <s_modbus_rt_func_06_write_sreg+0xc0>
				{
					retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 800f486:	7fbb      	ldrb	r3, [r7, #30]
 800f488:	4a24      	ldr	r2, [pc, #144]	; (800f51c <s_modbus_rt_func_06_write_sreg+0x130>)
 800f48a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f48e:	7e7b      	ldrb	r3, [r7, #25]
 800f490:	68fa      	ldr	r2, [r7, #12]
 800f492:	4413      	add	r3, r2
 800f494:	8b7a      	ldrh	r2, [r7, #26]
 800f496:	8bb9      	ldrh	r1, [r7, #28]
 800f498:	f7ff fe3e 	bl	800f118 <s_write_hr>
 800f49c:	4603      	mov	r3, r0
 800f49e:	77fb      	strb	r3, [r7, #31]
					if (MB_ENOERR == retval)
 800f4a0:	7ffb      	ldrb	r3, [r7, #31]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d006      	beq.n	800f4b4 <s_modbus_rt_func_06_write_sreg+0xc8>
				for (uint8_t i = 0; i < POOL_CNT; i++)
 800f4a6:	7fbb      	ldrb	r3, [r7, #30]
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	77bb      	strb	r3, [r7, #30]
 800f4ac:	7fbb      	ldrb	r3, [r7, #30]
 800f4ae:	2b06      	cmp	r3, #6
 800f4b0:	d9e9      	bls.n	800f486 <s_modbus_rt_func_06_write_sreg+0x9a>
 800f4b2:	e000      	b.n	800f4b6 <s_modbus_rt_func_06_write_sreg+0xca>
						break;
 800f4b4:	bf00      	nop
				}
			}

			if (retval != MB_ENOERR)
 800f4b6:	7ffb      	ldrb	r3, [r7, #31]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d009      	beq.n	800f4d0 <s_modbus_rt_func_06_write_sreg+0xe4>
			{
				s_exception_handler(retval, (*output_buffer));
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	681a      	ldr	r2, [r3, #0]
 800f4c0:	7ffb      	ldrb	r3, [r7, #31]
 800f4c2:	4611      	mov	r1, r2
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7ff fe8b 	bl	800f1e0 <s_exception_handler>
				*len = 5;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2205      	movs	r2, #5
 800f4ce:	801a      	strh	r2, [r3, #0]
			}

			uint16_t crc = s_check_crc16((*output_buffer), *len - 2);
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	681a      	ldr	r2, [r3, #0]
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	881b      	ldrh	r3, [r3, #0]
 800f4d8:	3b02      	subs	r3, #2
 800f4da:	b29b      	uxth	r3, r3
 800f4dc:	4619      	mov	r1, r3
 800f4de:	4610      	mov	r0, r2
 800f4e0:	f7ff fea2 	bl	800f228 <s_check_crc16>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	82fb      	strh	r3, [r7, #22]
			(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	881b      	ldrh	r3, [r3, #0]
 800f4f0:	3b02      	subs	r3, #2
 800f4f2:	4413      	add	r3, r2
 800f4f4:	8afa      	ldrh	r2, [r7, #22]
 800f4f6:	b2d2      	uxtb	r2, r2
 800f4f8:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[*len - 1] = (char) (crc >> 8);
 800f4fa:	68bb      	ldr	r3, [r7, #8]
 800f4fc:	681a      	ldr	r2, [r3, #0]
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	881b      	ldrh	r3, [r3, #0]
 800f502:	3b01      	subs	r3, #1
 800f504:	4413      	add	r3, r2
 800f506:	8afa      	ldrh	r2, [r7, #22]
 800f508:	0a12      	lsrs	r2, r2, #8
 800f50a:	b292      	uxth	r2, r2
 800f50c:	b2d2      	uxtb	r2, r2
 800f50e:	701a      	strb	r2, [r3, #0]

			return retval;
 800f510:	7ffb      	ldrb	r3, [r7, #31]

}
 800f512:	4618      	mov	r0, r3
 800f514:	3720      	adds	r7, #32
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop
 800f51c:	200007b8 	.word	0x200007b8

0800f520 <s_modbus_rt_func_16_write_mregs>:

static mb_error_code s_modbus_rt_func_16_write_mregs(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b088      	sub	sp, #32
 800f524:	af00      	add	r7, sp, #0
 800f526:	60f8      	str	r0, [r7, #12]
 800f528:	60b9      	str	r1, [r7, #8]
 800f52a:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800f52c:	2301      	movs	r3, #1
 800f52e:	77fb      	strb	r3, [r7, #31]
		uint16_t reg_no;
		uint16_t address;
		uint8_t offset = 7; //offset for data in single reg or multi reg
 800f530:	2307      	movs	r3, #7
 800f532:	777b      	strb	r3, [r7, #29]
			address = input_buffer[2] << 8 | input_buffer[3];
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	3302      	adds	r3, #2
 800f538:	781b      	ldrb	r3, [r3, #0]
 800f53a:	021b      	lsls	r3, r3, #8
 800f53c:	b21a      	sxth	r2, r3
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	3303      	adds	r3, #3
 800f542:	781b      	ldrb	r3, [r3, #0]
 800f544:	b21b      	sxth	r3, r3
 800f546:	4313      	orrs	r3, r2
 800f548:	b21b      	sxth	r3, r3
 800f54a:	837b      	strh	r3, [r7, #26]
			reg_no =  input_buffer[4] << 8 | input_buffer[5];
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	3304      	adds	r3, #4
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	021b      	lsls	r3, r3, #8
 800f554:	b21a      	sxth	r2, r3
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	3305      	adds	r3, #5
 800f55a:	781b      	ldrb	r3, [r3, #0]
 800f55c:	b21b      	sxth	r3, r3
 800f55e:	4313      	orrs	r3, r2
 800f560:	b21b      	sxth	r3, r3
 800f562:	833b      	strh	r3, [r7, #24]

			*len = 8;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2208      	movs	r2, #8
 800f568:	801a      	strh	r2, [r3, #0]

			(*output_buffer) = malloc(*len);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	881b      	ldrh	r3, [r3, #0]
 800f56e:	4618      	mov	r0, r3
 800f570:	f003 fe04 	bl	801317c <malloc>
 800f574:	4603      	mov	r3, r0
 800f576:	461a      	mov	r2, r3
 800f578:	68bb      	ldr	r3, [r7, #8]
 800f57a:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d113      	bne.n	800f5ac <s_modbus_rt_func_16_write_mregs+0x8c>
			{
				retval = MB_ENORES;
 800f584:	2304      	movs	r3, #4
 800f586:	77fb      	strb	r3, [r7, #31]
				*len = 5;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2205      	movs	r2, #5
 800f58c:	801a      	strh	r2, [r3, #0]
				(*output_buffer) = malloc (*len);
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	881b      	ldrh	r3, [r3, #0]
 800f592:	4618      	mov	r0, r3
 800f594:	f003 fdf2 	bl	801317c <malloc>
 800f598:	4603      	mov	r3, r0
 800f59a:	461a      	mov	r2, r3
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	601a      	str	r2, [r3, #0]
				if ((*output_buffer) == 0)
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d101      	bne.n	800f5ac <s_modbus_rt_func_16_write_mregs+0x8c>
					return MB_EPORTERR;
 800f5a8:	2303      	movs	r3, #3
 800f5aa:	e06e      	b.n	800f68a <s_modbus_rt_func_16_write_mregs+0x16a>
			}

			(*output_buffer)[0] = input_buffer[0];
 800f5ac:	68bb      	ldr	r3, [r7, #8]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	68fa      	ldr	r2, [r7, #12]
 800f5b2:	7812      	ldrb	r2, [r2, #0]
 800f5b4:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[1] = input_buffer[1];
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	3301      	adds	r3, #1
 800f5bc:	68fa      	ldr	r2, [r7, #12]
 800f5be:	7852      	ldrb	r2, [r2, #1]
 800f5c0:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENORES)
 800f5c2:	7ffb      	ldrb	r3, [r7, #31]
 800f5c4:	2b04      	cmp	r3, #4
 800f5c6:	d01a      	beq.n	800f5fe <s_modbus_rt_func_16_write_mregs+0xde>
			{
				for (uint8_t i = 0; i < POOL_CNT; i++)
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	77bb      	strb	r3, [r7, #30]
 800f5cc:	e012      	b.n	800f5f4 <s_modbus_rt_func_16_write_mregs+0xd4>
				{
					retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 800f5ce:	7fbb      	ldrb	r3, [r7, #30]
 800f5d0:	4a30      	ldr	r2, [pc, #192]	; (800f694 <s_modbus_rt_func_16_write_mregs+0x174>)
 800f5d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f5d6:	7f7b      	ldrb	r3, [r7, #29]
 800f5d8:	68fa      	ldr	r2, [r7, #12]
 800f5da:	4413      	add	r3, r2
 800f5dc:	8b3a      	ldrh	r2, [r7, #24]
 800f5de:	8b79      	ldrh	r1, [r7, #26]
 800f5e0:	f7ff fd9a 	bl	800f118 <s_write_hr>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	77fb      	strb	r3, [r7, #31]
					if (MB_ENOERR == retval)
 800f5e8:	7ffb      	ldrb	r3, [r7, #31]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d006      	beq.n	800f5fc <s_modbus_rt_func_16_write_mregs+0xdc>
				for (uint8_t i = 0; i < POOL_CNT; i++)
 800f5ee:	7fbb      	ldrb	r3, [r7, #30]
 800f5f0:	3301      	adds	r3, #1
 800f5f2:	77bb      	strb	r3, [r7, #30]
 800f5f4:	7fbb      	ldrb	r3, [r7, #30]
 800f5f6:	2b06      	cmp	r3, #6
 800f5f8:	d9e9      	bls.n	800f5ce <s_modbus_rt_func_16_write_mregs+0xae>
 800f5fa:	e000      	b.n	800f5fe <s_modbus_rt_func_16_write_mregs+0xde>
						break;
 800f5fc:	bf00      	nop
				}
			}

			(*output_buffer)[2] = input_buffer[2];
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	3302      	adds	r3, #2
 800f604:	68fa      	ldr	r2, [r7, #12]
 800f606:	7892      	ldrb	r2, [r2, #2]
 800f608:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[3] = input_buffer[3];
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	3303      	adds	r3, #3
 800f610:	68fa      	ldr	r2, [r7, #12]
 800f612:	78d2      	ldrb	r2, [r2, #3]
 800f614:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[4] = input_buffer[4];
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	3304      	adds	r3, #4
 800f61c:	68fa      	ldr	r2, [r7, #12]
 800f61e:	7912      	ldrb	r2, [r2, #4]
 800f620:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[5] = input_buffer[5];
 800f622:	68bb      	ldr	r3, [r7, #8]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	3305      	adds	r3, #5
 800f628:	68fa      	ldr	r2, [r7, #12]
 800f62a:	7952      	ldrb	r2, [r2, #5]
 800f62c:	701a      	strb	r2, [r3, #0]

			if (retval != MB_ENOERR)
 800f62e:	7ffb      	ldrb	r3, [r7, #31]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d009      	beq.n	800f648 <s_modbus_rt_func_16_write_mregs+0x128>
			{
				s_exception_handler(retval, (*output_buffer));
 800f634:	68bb      	ldr	r3, [r7, #8]
 800f636:	681a      	ldr	r2, [r3, #0]
 800f638:	7ffb      	ldrb	r3, [r7, #31]
 800f63a:	4611      	mov	r1, r2
 800f63c:	4618      	mov	r0, r3
 800f63e:	f7ff fdcf 	bl	800f1e0 <s_exception_handler>
				*len = 5;
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	2205      	movs	r2, #5
 800f646:	801a      	strh	r2, [r3, #0]
			}

			uint16_t crc = s_check_crc16((*output_buffer), *len - 2);
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	681a      	ldr	r2, [r3, #0]
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	881b      	ldrh	r3, [r3, #0]
 800f650:	3b02      	subs	r3, #2
 800f652:	b29b      	uxth	r3, r3
 800f654:	4619      	mov	r1, r3
 800f656:	4610      	mov	r0, r2
 800f658:	f7ff fde6 	bl	800f228 <s_check_crc16>
 800f65c:	4603      	mov	r3, r0
 800f65e:	82fb      	strh	r3, [r7, #22]
			(*output_buffer)[*len - 2] = (char) (crc & 0xFF);
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	681a      	ldr	r2, [r3, #0]
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	881b      	ldrh	r3, [r3, #0]
 800f668:	3b02      	subs	r3, #2
 800f66a:	4413      	add	r3, r2
 800f66c:	8afa      	ldrh	r2, [r7, #22]
 800f66e:	b2d2      	uxtb	r2, r2
 800f670:	701a      	strb	r2, [r3, #0]
			(*output_buffer)[*len - 1] = (char) (crc >> 8);
 800f672:	68bb      	ldr	r3, [r7, #8]
 800f674:	681a      	ldr	r2, [r3, #0]
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	881b      	ldrh	r3, [r3, #0]
 800f67a:	3b01      	subs	r3, #1
 800f67c:	4413      	add	r3, r2
 800f67e:	8afa      	ldrh	r2, [r7, #22]
 800f680:	0a12      	lsrs	r2, r2, #8
 800f682:	b292      	uxth	r2, r2
 800f684:	b2d2      	uxtb	r2, r2
 800f686:	701a      	strb	r2, [r3, #0]

			return retval;
 800f688:	7ffb      	ldrb	r3, [r7, #31]
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	3720      	adds	r7, #32
 800f68e:	46bd      	mov	sp, r7
 800f690:	bd80      	pop	{r7, pc}
 800f692:	bf00      	nop
 800f694:	200007b8 	.word	0x200007b8

0800f698 <modbus_rt_process_request>:


mb_error_code modbus_rt_process_request(modbus_t * mb, char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b084      	sub	sp, #16
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	60f8      	str	r0, [r7, #12]
 800f6a0:	60b9      	str	r1, [r7, #8]
 800f6a2:	607a      	str	r2, [r7, #4]
 800f6a4:	603b      	str	r3, [r7, #0]

	//check address
	if (mb->id != *input_buffer)
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	881a      	ldrh	r2, [r3, #0]
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	781b      	ldrb	r3, [r3, #0]
 800f6ae:	b29b      	uxth	r3, r3
 800f6b0:	429a      	cmp	r2, r3
 800f6b2:	d001      	beq.n	800f6b8 <modbus_rt_process_request+0x20>
		return MB_ITSNOTFORUS;
 800f6b4:	2308      	movs	r3, #8
 800f6b6:	e040      	b.n	800f73a <modbus_rt_process_request+0xa2>

	//apply function
	switch(*(input_buffer + 1))
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	3301      	adds	r3, #1
 800f6bc:	781b      	ldrb	r3, [r3, #0]
 800f6be:	3b01      	subs	r3, #1
 800f6c0:	2b0f      	cmp	r3, #15
 800f6c2:	d838      	bhi.n	800f736 <modbus_rt_process_request+0x9e>
 800f6c4:	a201      	add	r2, pc, #4	; (adr r2, 800f6cc <modbus_rt_process_request+0x34>)
 800f6c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6ca:	bf00      	nop
 800f6cc:	0800f737 	.word	0x0800f737
 800f6d0:	0800f737 	.word	0x0800f737
 800f6d4:	0800f70d 	.word	0x0800f70d
 800f6d8:	0800f737 	.word	0x0800f737
 800f6dc:	0800f737 	.word	0x0800f737
 800f6e0:	0800f71b 	.word	0x0800f71b
 800f6e4:	0800f737 	.word	0x0800f737
 800f6e8:	0800f737 	.word	0x0800f737
 800f6ec:	0800f737 	.word	0x0800f737
 800f6f0:	0800f737 	.word	0x0800f737
 800f6f4:	0800f737 	.word	0x0800f737
 800f6f8:	0800f737 	.word	0x0800f737
 800f6fc:	0800f737 	.word	0x0800f737
 800f700:	0800f737 	.word	0x0800f737
 800f704:	0800f737 	.word	0x0800f737
 800f708:	0800f729 	.word	0x0800f729
	case READ_COILS:
		break;
	case READ_DI:
		break;
	case READ_HR:
		return s_modbus_rt_func_03_read_hr(input_buffer, output_buffer, len);
 800f70c:	683a      	ldr	r2, [r7, #0]
 800f70e:	6879      	ldr	r1, [r7, #4]
 800f710:	68b8      	ldr	r0, [r7, #8]
 800f712:	f7ff fdbd 	bl	800f290 <s_modbus_rt_func_03_read_hr>
 800f716:	4603      	mov	r3, r0
 800f718:	e00f      	b.n	800f73a <modbus_rt_process_request+0xa2>
	case READ_IR:
		break;
	case WRITE_SCOIL:
		break;
	case WRITE_SREG:
		return s_modbus_rt_func_06_write_sreg(input_buffer, output_buffer, len);
 800f71a:	683a      	ldr	r2, [r7, #0]
 800f71c:	6879      	ldr	r1, [r7, #4]
 800f71e:	68b8      	ldr	r0, [r7, #8]
 800f720:	f7ff fe64 	bl	800f3ec <s_modbus_rt_func_06_write_sreg>
 800f724:	4603      	mov	r3, r0
 800f726:	e008      	b.n	800f73a <modbus_rt_process_request+0xa2>
	case WRITE_MCOILS:
		break;
	case WRITE_MREGS:
		return s_modbus_rt_func_16_write_mregs(input_buffer, output_buffer, len);
 800f728:	683a      	ldr	r2, [r7, #0]
 800f72a:	6879      	ldr	r1, [r7, #4]
 800f72c:	68b8      	ldr	r0, [r7, #8]
 800f72e:	f7ff fef7 	bl	800f520 <s_modbus_rt_func_16_write_mregs>
 800f732:	4603      	mov	r3, r0
 800f734:	e001      	b.n	800f73a <modbus_rt_process_request+0xa2>
	default:
		break;
 800f736:	bf00      	nop
	}

	return MB_EPORTERR;
 800f738:	2303      	movs	r3, #3

}
 800f73a:	4618      	mov	r0, r3
 800f73c:	3710      	adds	r7, #16
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}
 800f742:	bf00      	nop

0800f744 <s_read_hr>:
	WRITE_MCOILS = 15,
	WRITE_MREGS = 16
};

static mb_error_code s_read_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * output_buffer)
{
 800f744:	b480      	push	{r7}
 800f746:	b087      	sub	sp, #28
 800f748:	af00      	add	r7, sp, #0
 800f74a:	60f8      	str	r0, [r7, #12]
 800f74c:	607b      	str	r3, [r7, #4]
 800f74e:	460b      	mov	r3, r1
 800f750:	817b      	strh	r3, [r7, #10]
 800f752:	4613      	mov	r3, r2
 800f754:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 800f756:	2300      	movs	r3, #0
 800f758:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index =  address - reg->addr;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	881b      	ldrh	r3, [r3, #0]
 800f75e:	897a      	ldrh	r2, [r7, #10]
 800f760:	1ad3      	subs	r3, r2, r3
 800f762:	82fb      	strh	r3, [r7, #22]
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	881b      	ldrh	r3, [r3, #0]
 800f768:	897a      	ldrh	r2, [r7, #10]
 800f76a:	429a      	cmp	r2, r3
 800f76c:	d332      	bcc.n	800f7d4 <s_read_hr+0x90>
 800f76e:	897a      	ldrh	r2, [r7, #10]
 800f770:	893b      	ldrh	r3, [r7, #8]
 800f772:	441a      	add	r2, r3
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	881b      	ldrh	r3, [r3, #0]
 800f778:	4619      	mov	r1, r3
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	891b      	ldrh	r3, [r3, #8]
 800f77e:	440b      	add	r3, r1
 800f780:	429a      	cmp	r2, r3
 800f782:	dc27      	bgt.n	800f7d4 <s_read_hr+0x90>
	{
		while (reg_no > 0)
 800f784:	e021      	b.n	800f7ca <s_read_hr+0x86>
		{
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) >> 8 );
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	685a      	ldr	r2, [r3, #4]
 800f78a:	8afb      	ldrh	r3, [r7, #22]
 800f78c:	009b      	lsls	r3, r3, #2
 800f78e:	4413      	add	r3, r2
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	881b      	ldrh	r3, [r3, #0]
 800f794:	0a1b      	lsrs	r3, r3, #8
 800f796:	b29b      	uxth	r3, r3
 800f798:	b2da      	uxtb	r2, r3
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	3301      	adds	r3, #1
 800f7a2:	607b      	str	r3, [r7, #4]
			*output_buffer = ( unsigned char )( **(reg->pool + reg_index) & 0xFF );
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	685a      	ldr	r2, [r3, #4]
 800f7a8:	8afb      	ldrh	r3, [r7, #22]
 800f7aa:	009b      	lsls	r3, r3, #2
 800f7ac:	4413      	add	r3, r2
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	881b      	ldrh	r3, [r3, #0]
 800f7b2:	b2da      	uxtb	r2, r3
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	701a      	strb	r2, [r3, #0]
			output_buffer++;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	3301      	adds	r3, #1
 800f7bc:	607b      	str	r3, [r7, #4]

			reg_index++;
 800f7be:	8afb      	ldrh	r3, [r7, #22]
 800f7c0:	3301      	adds	r3, #1
 800f7c2:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 800f7c4:	893b      	ldrh	r3, [r7, #8]
 800f7c6:	3b01      	subs	r3, #1
 800f7c8:	813b      	strh	r3, [r7, #8]
		while (reg_no > 0)
 800f7ca:	893b      	ldrh	r3, [r7, #8]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d1da      	bne.n	800f786 <s_read_hr+0x42>
		}
		return retval;
 800f7d0:	7d7b      	ldrb	r3, [r7, #21]
 800f7d2:	e002      	b.n	800f7da <s_read_hr+0x96>
	}
	else
	{
		retval = MB_ENOREG;
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	757b      	strb	r3, [r7, #21]
		return retval;
 800f7d8:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 800f7da:	4618      	mov	r0, r3
 800f7dc:	371c      	adds	r7, #28
 800f7de:	46bd      	mov	sp, r7
 800f7e0:	bc80      	pop	{r7}
 800f7e2:	4770      	bx	lr

0800f7e4 <s_write_hr>:

static mb_error_code s_write_hr(ModbusRegPool * reg, uint16_t address, uint16_t reg_no, char * input_buffer)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b087      	sub	sp, #28
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	60f8      	str	r0, [r7, #12]
 800f7ec:	607b      	str	r3, [r7, #4]
 800f7ee:	460b      	mov	r3, r1
 800f7f0:	817b      	strh	r3, [r7, #10]
 800f7f2:	4613      	mov	r3, r2
 800f7f4:	813b      	strh	r3, [r7, #8]
	mb_error_code retval = MB_ENOERR;
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	757b      	strb	r3, [r7, #21]
	uint16_t reg_index = address - reg->addr;
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	881b      	ldrh	r3, [r3, #0]
 800f7fe:	897a      	ldrh	r2, [r7, #10]
 800f800:	1ad3      	subs	r3, r2, r3
 800f802:	82fb      	strh	r3, [r7, #22]

	reg_index = address - reg->addr;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	881b      	ldrh	r3, [r3, #0]
 800f808:	897a      	ldrh	r2, [r7, #10]
 800f80a:	1ad3      	subs	r3, r2, r3
 800f80c:	82fb      	strh	r3, [r7, #22]
	//we dont need no write at all
	if (1 == reg->readonly)
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	7a9b      	ldrb	r3, [r3, #10]
 800f812:	2b01      	cmp	r3, #1
 800f814:	d101      	bne.n	800f81a <s_write_hr+0x36>
		return MB_ENOREG;
 800f816:	2301      	movs	r3, #1
 800f818:	e043      	b.n	800f8a2 <s_write_hr+0xbe>
	if( ( address >= reg->addr ) && ( address + reg_no <= reg->addr + reg->pool_size) )
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	881b      	ldrh	r3, [r3, #0]
 800f81e:	897a      	ldrh	r2, [r7, #10]
 800f820:	429a      	cmp	r2, r3
 800f822:	d33b      	bcc.n	800f89c <s_write_hr+0xb8>
 800f824:	897a      	ldrh	r2, [r7, #10]
 800f826:	893b      	ldrh	r3, [r7, #8]
 800f828:	441a      	add	r2, r3
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	881b      	ldrh	r3, [r3, #0]
 800f82e:	4619      	mov	r1, r3
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	891b      	ldrh	r3, [r3, #8]
 800f834:	440b      	add	r3, r1
 800f836:	429a      	cmp	r2, r3
 800f838:	dc30      	bgt.n	800f89c <s_write_hr+0xb8>
	{
		while( reg_no > 0 )
 800f83a:	e02a      	b.n	800f892 <s_write_hr+0xae>
		{
			**(reg->pool+reg_index) = *input_buffer << 8;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	685a      	ldr	r2, [r3, #4]
 800f840:	8afb      	ldrh	r3, [r7, #22]
 800f842:	009b      	lsls	r3, r3, #2
 800f844:	4413      	add	r3, r2
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	687a      	ldr	r2, [r7, #4]
 800f84a:	7812      	ldrb	r2, [r2, #0]
 800f84c:	b292      	uxth	r2, r2
 800f84e:	0212      	lsls	r2, r2, #8
 800f850:	b292      	uxth	r2, r2
 800f852:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	3301      	adds	r3, #1
 800f858:	607b      	str	r3, [r7, #4]
			**(reg->pool+reg_index) |= *input_buffer;
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	685a      	ldr	r2, [r3, #4]
 800f85e:	8afb      	ldrh	r3, [r7, #22]
 800f860:	009b      	lsls	r3, r3, #2
 800f862:	4413      	add	r3, r2
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	68fa      	ldr	r2, [r7, #12]
 800f868:	6851      	ldr	r1, [r2, #4]
 800f86a:	8afa      	ldrh	r2, [r7, #22]
 800f86c:	0092      	lsls	r2, r2, #2
 800f86e:	440a      	add	r2, r1
 800f870:	6812      	ldr	r2, [r2, #0]
 800f872:	8811      	ldrh	r1, [r2, #0]
 800f874:	687a      	ldr	r2, [r7, #4]
 800f876:	7812      	ldrb	r2, [r2, #0]
 800f878:	b292      	uxth	r2, r2
 800f87a:	430a      	orrs	r2, r1
 800f87c:	b292      	uxth	r2, r2
 800f87e:	801a      	strh	r2, [r3, #0]
			input_buffer++;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	3301      	adds	r3, #1
 800f884:	607b      	str	r3, [r7, #4]
			reg_index++;
 800f886:	8afb      	ldrh	r3, [r7, #22]
 800f888:	3301      	adds	r3, #1
 800f88a:	82fb      	strh	r3, [r7, #22]
			reg_no--;
 800f88c:	893b      	ldrh	r3, [r7, #8]
 800f88e:	3b01      	subs	r3, #1
 800f890:	813b      	strh	r3, [r7, #8]
		while( reg_no > 0 )
 800f892:	893b      	ldrh	r3, [r7, #8]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1d1      	bne.n	800f83c <s_write_hr+0x58>
		}
		return MB_ENOERR;
 800f898:	2300      	movs	r3, #0
 800f89a:	e002      	b.n	800f8a2 <s_write_hr+0xbe>
	}
	else
	{
		retval = MB_ENOREG;
 800f89c:	2301      	movs	r3, #1
 800f89e:	757b      	strb	r3, [r7, #21]
		return retval;
 800f8a0:	7d7b      	ldrb	r3, [r7, #21]
	}
}
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	371c      	adds	r7, #28
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bc80      	pop	{r7}
 800f8aa:	4770      	bx	lr

0800f8ac <s_exception_handler>:

static void s_exception_handler(mb_error_code exception, char * output_buffer)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	6039      	str	r1, [r7, #0]
 800f8b6:	71fb      	strb	r3, [r7, #7]
	output_buffer[7] |= 0x80;
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	3307      	adds	r3, #7
 800f8bc:	683a      	ldr	r2, [r7, #0]
 800f8be:	3207      	adds	r2, #7
 800f8c0:	7812      	ldrb	r2, [r2, #0]
 800f8c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800f8c6:	b2d2      	uxtb	r2, r2
 800f8c8:	701a      	strb	r2, [r3, #0]

	switch (exception){
 800f8ca:	79fb      	ldrb	r3, [r7, #7]
 800f8cc:	2b01      	cmp	r3, #1
 800f8ce:	d007      	beq.n	800f8e0 <s_exception_handler+0x34>
 800f8d0:	2b04      	cmp	r3, #4
 800f8d2:	d000      	beq.n	800f8d6 <s_exception_handler+0x2a>
	case MB_ENOREG:
		output_buffer[8] = 0x02;
		break;
	}

}
 800f8d4:	e009      	b.n	800f8ea <s_exception_handler+0x3e>
		output_buffer[8] = 0x07;
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	3308      	adds	r3, #8
 800f8da:	2207      	movs	r2, #7
 800f8dc:	701a      	strb	r2, [r3, #0]
		break;
 800f8de:	e004      	b.n	800f8ea <s_exception_handler+0x3e>
		output_buffer[8] = 0x02;
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	3308      	adds	r3, #8
 800f8e4:	2202      	movs	r2, #2
 800f8e6:	701a      	strb	r2, [r3, #0]
		break;
 800f8e8:	bf00      	nop
}
 800f8ea:	bf00      	nop
 800f8ec:	370c      	adds	r7, #12
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bc80      	pop	{r7}
 800f8f2:	4770      	bx	lr

0800f8f4 <s_modbus_tcp_func_03_read_hr>:

static mb_error_code s_modbus_tcp_func_03_read_hr(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b086      	sub	sp, #24
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	60f8      	str	r0, [r7, #12]
 800f8fc:	60b9      	str	r1, [r7, #8]
 800f8fe:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800f900:	2301      	movs	r3, #1
 800f902:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;

	address = input_buffer[8] << 8 | input_buffer[9];
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	3308      	adds	r3, #8
 800f908:	781b      	ldrb	r3, [r3, #0]
 800f90a:	021b      	lsls	r3, r3, #8
 800f90c:	b21a      	sxth	r2, r3
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	3309      	adds	r3, #9
 800f912:	781b      	ldrb	r3, [r3, #0]
 800f914:	b21b      	sxth	r3, r3
 800f916:	4313      	orrs	r3, r2
 800f918:	b21b      	sxth	r3, r3
 800f91a:	82bb      	strh	r3, [r7, #20]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	330a      	adds	r3, #10
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	021b      	lsls	r3, r3, #8
 800f924:	b21a      	sxth	r2, r3
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	330b      	adds	r3, #11
 800f92a:	781b      	ldrb	r3, [r3, #0]
 800f92c:	b21b      	sxth	r3, r3
 800f92e:	4313      	orrs	r3, r2
 800f930:	b21b      	sxth	r3, r3
 800f932:	827b      	strh	r3, [r7, #18]
	*len = 9 + reg_no * 2;
 800f934:	8a7b      	ldrh	r3, [r7, #18]
 800f936:	005b      	lsls	r3, r3, #1
 800f938:	b29b      	uxth	r3, r3
 800f93a:	3309      	adds	r3, #9
 800f93c:	b29a      	uxth	r2, r3
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	801a      	strh	r2, [r3, #0]
	*output_buffer = pvPortMalloc(*len);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	881b      	ldrh	r3, [r3, #0]
 800f946:	4618      	mov	r0, r3
 800f948:	f7fc ff0c 	bl	800c764 <pvPortMalloc>
 800f94c:	4603      	mov	r3, r0
 800f94e:	461a      	mov	r2, r3
 800f950:	68bb      	ldr	r3, [r7, #8]
 800f952:	601a      	str	r2, [r3, #0]

	if (*output_buffer == 0)
 800f954:	68bb      	ldr	r3, [r7, #8]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d113      	bne.n	800f984 <s_modbus_tcp_func_03_read_hr+0x90>
	{
		retval = MB_ENORES;
 800f95c:	2304      	movs	r3, #4
 800f95e:	75fb      	strb	r3, [r7, #23]
		*len = 9;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	2209      	movs	r2, #9
 800f964:	801a      	strh	r2, [r3, #0]
		*output_buffer = pvPortMalloc (*len);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	881b      	ldrh	r3, [r3, #0]
 800f96a:	4618      	mov	r0, r3
 800f96c:	f7fc fefa 	bl	800c764 <pvPortMalloc>
 800f970:	4603      	mov	r3, r0
 800f972:	461a      	mov	r2, r3
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	601a      	str	r2, [r3, #0]
		if (*output_buffer == 0)
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d101      	bne.n	800f984 <s_modbus_tcp_func_03_read_hr+0x90>
			return MB_EPORTERR;
 800f980:	2303      	movs	r3, #3
 800f982:	e073      	b.n	800fa6c <s_modbus_tcp_func_03_read_hr+0x178>
	}
	(*output_buffer)[0] = input_buffer[0]; //trans id
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	68fa      	ldr	r2, [r7, #12]
 800f98a:	7812      	ldrb	r2, [r2, #0]
 800f98c:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 800f98e:	68bb      	ldr	r3, [r7, #8]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	3301      	adds	r3, #1
 800f994:	68fa      	ldr	r2, [r7, #12]
 800f996:	7852      	ldrb	r2, [r2, #1]
 800f998:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 800f99a:	68bb      	ldr	r3, [r7, #8]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	3302      	adds	r3, #2
 800f9a0:	68fa      	ldr	r2, [r7, #12]
 800f9a2:	7892      	ldrb	r2, [r2, #2]
 800f9a4:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 800f9a6:	68bb      	ldr	r3, [r7, #8]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	3303      	adds	r3, #3
 800f9ac:	68fa      	ldr	r2, [r7, #12]
 800f9ae:	78d2      	ldrb	r2, [r2, #3]
 800f9b0:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (3 + reg_no * 2) >> 8; //message length
 800f9b2:	68bb      	ldr	r3, [r7, #8]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	3304      	adds	r3, #4
 800f9b8:	8a7a      	ldrh	r2, [r7, #18]
 800f9ba:	0052      	lsls	r2, r2, #1
 800f9bc:	3203      	adds	r2, #3
 800f9be:	1212      	asrs	r2, r2, #8
 800f9c0:	b2d2      	uxtb	r2, r2
 800f9c2:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (3 + reg_no * 2) & 0xFF;
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	3305      	adds	r3, #5
 800f9ca:	8a7a      	ldrh	r2, [r7, #18]
 800f9cc:	b2d2      	uxtb	r2, r2
 800f9ce:	0052      	lsls	r2, r2, #1
 800f9d0:	b2d2      	uxtb	r2, r2
 800f9d2:	3203      	adds	r2, #3
 800f9d4:	b2d2      	uxtb	r2, r2
 800f9d6:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	3306      	adds	r3, #6
 800f9de:	68fa      	ldr	r2, [r7, #12]
 800f9e0:	7992      	ldrb	r2, [r2, #6]
 800f9e2:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 800f9e4:	68bb      	ldr	r3, [r7, #8]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	3307      	adds	r3, #7
 800f9ea:	68fa      	ldr	r2, [r7, #12]
 800f9ec:	79d2      	ldrb	r2, [r2, #7]
 800f9ee:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = (reg_no * 2); // bytes to follow
 800f9f0:	68bb      	ldr	r3, [r7, #8]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	3308      	adds	r3, #8
 800f9f6:	8a7a      	ldrh	r2, [r7, #18]
 800f9f8:	b2d2      	uxtb	r2, r2
 800f9fa:	0052      	lsls	r2, r2, #1
 800f9fc:	b2d2      	uxtb	r2, r2
 800f9fe:	701a      	strb	r2, [r3, #0]



	if (retval != MB_ENORES)
 800fa00:	7dfb      	ldrb	r3, [r7, #23]
 800fa02:	2b04      	cmp	r3, #4
 800fa04:	d01a      	beq.n	800fa3c <s_modbus_tcp_func_03_read_hr+0x148>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fa06:	2300      	movs	r3, #0
 800fa08:	75bb      	strb	r3, [r7, #22]
 800fa0a:	e012      	b.n	800fa32 <s_modbus_tcp_func_03_read_hr+0x13e>
		{
			retval = s_read_hr(pool_of_pools[i], address, reg_no, (*output_buffer + 9));
 800fa0c:	7dbb      	ldrb	r3, [r7, #22]
 800fa0e:	4a19      	ldr	r2, [pc, #100]	; (800fa74 <s_modbus_tcp_func_03_read_hr+0x180>)
 800fa10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fa14:	68bb      	ldr	r3, [r7, #8]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	3309      	adds	r3, #9
 800fa1a:	8a7a      	ldrh	r2, [r7, #18]
 800fa1c:	8ab9      	ldrh	r1, [r7, #20]
 800fa1e:	f7ff fe91 	bl	800f744 <s_read_hr>
 800fa22:	4603      	mov	r3, r0
 800fa24:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 800fa26:	7dfb      	ldrb	r3, [r7, #23]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d006      	beq.n	800fa3a <s_modbus_tcp_func_03_read_hr+0x146>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fa2c:	7dbb      	ldrb	r3, [r7, #22]
 800fa2e:	3301      	adds	r3, #1
 800fa30:	75bb      	strb	r3, [r7, #22]
 800fa32:	7dbb      	ldrb	r3, [r7, #22]
 800fa34:	2b06      	cmp	r3, #6
 800fa36:	d9e9      	bls.n	800fa0c <s_modbus_tcp_func_03_read_hr+0x118>
 800fa38:	e000      	b.n	800fa3c <s_modbus_tcp_func_03_read_hr+0x148>
				break;
 800fa3a:	bf00      	nop
		}
	}

	if (retval != MB_ENOERR)
 800fa3c:	7dfb      	ldrb	r3, [r7, #23]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d013      	beq.n	800fa6a <s_modbus_tcp_func_03_read_hr+0x176>
	{
		s_exception_handler(retval, (*output_buffer));
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	681a      	ldr	r2, [r3, #0]
 800fa46:	7dfb      	ldrb	r3, [r7, #23]
 800fa48:	4611      	mov	r1, r2
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f7ff ff2e 	bl	800f8ac <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 800fa50:	68bb      	ldr	r3, [r7, #8]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	3304      	adds	r3, #4
 800fa56:	2200      	movs	r2, #0
 800fa58:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 800fa5a:	68bb      	ldr	r3, [r7, #8]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	3305      	adds	r3, #5
 800fa60:	2203      	movs	r2, #3
 800fa62:	701a      	strb	r2, [r3, #0]
		*len = 9;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2209      	movs	r2, #9
 800fa68:	801a      	strh	r2, [r3, #0]
	}
	return retval;
 800fa6a:	7dfb      	ldrb	r3, [r7, #23]

}
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	3718      	adds	r7, #24
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}
 800fa74:	200007b8 	.word	0x200007b8

0800fa78 <s_modbus_tcp_func_06_write_sreg>:
static mb_error_code s_modbus_tcp_func_06_write_sreg(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b086      	sub	sp, #24
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	60f8      	str	r0, [r7, #12]
 800fa80:	60b9      	str	r1, [r7, #8]
 800fa82:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800fa84:	2301      	movs	r3, #1
 800fa86:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;
	uint8_t offset;
	address = input_buffer[8] << 8 | input_buffer[9];
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	3308      	adds	r3, #8
 800fa8c:	781b      	ldrb	r3, [r3, #0]
 800fa8e:	021b      	lsls	r3, r3, #8
 800fa90:	b21a      	sxth	r2, r3
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	3309      	adds	r3, #9
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	b21b      	sxth	r3, r3
 800fa9a:	4313      	orrs	r3, r2
 800fa9c:	b21b      	sxth	r3, r3
 800fa9e:	82bb      	strh	r3, [r7, #20]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	330a      	adds	r3, #10
 800faa4:	781b      	ldrb	r3, [r3, #0]
 800faa6:	021b      	lsls	r3, r3, #8
 800faa8:	b21a      	sxth	r2, r3
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	330b      	adds	r3, #11
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	b21b      	sxth	r3, r3
 800fab2:	4313      	orrs	r3, r2
 800fab4:	b21b      	sxth	r3, r3
 800fab6:	827b      	strh	r3, [r7, #18]

	reg_no = 1;
 800fab8:	2301      	movs	r3, #1
 800faba:	827b      	strh	r3, [r7, #18]
	offset = 10;
 800fabc:	230a      	movs	r3, #10
 800fabe:	747b      	strb	r3, [r7, #17]


	*len = 12;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	220c      	movs	r2, #12
 800fac4:	801a      	strh	r2, [r3, #0]

	(*output_buffer) = malloc(*len);
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	881b      	ldrh	r3, [r3, #0]
 800faca:	4618      	mov	r0, r3
 800facc:	f003 fb56 	bl	801317c <malloc>
 800fad0:	4603      	mov	r3, r0
 800fad2:	461a      	mov	r2, r3
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	601a      	str	r2, [r3, #0]
	if ((*output_buffer) == 0)
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d113      	bne.n	800fb08 <s_modbus_tcp_func_06_write_sreg+0x90>
	{
		retval = MB_ENORES;
 800fae0:	2304      	movs	r3, #4
 800fae2:	75fb      	strb	r3, [r7, #23]
		*len = 9;
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2209      	movs	r2, #9
 800fae8:	801a      	strh	r2, [r3, #0]
		(*output_buffer) = malloc (*len);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	881b      	ldrh	r3, [r3, #0]
 800faee:	4618      	mov	r0, r3
 800faf0:	f003 fb44 	bl	801317c <malloc>
 800faf4:	4603      	mov	r3, r0
 800faf6:	461a      	mov	r2, r3
 800faf8:	68bb      	ldr	r3, [r7, #8]
 800fafa:	601a      	str	r2, [r3, #0]
		if ((*output_buffer) == 0)
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d101      	bne.n	800fb08 <s_modbus_tcp_func_06_write_sreg+0x90>
			return MB_EPORTERR;
 800fb04:	2303      	movs	r3, #3
 800fb06:	e07a      	b.n	800fbfe <s_modbus_tcp_func_06_write_sreg+0x186>
	}

	(*output_buffer)[0] = input_buffer[0]; //trans id
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	68fa      	ldr	r2, [r7, #12]
 800fb0e:	7812      	ldrb	r2, [r2, #0]
 800fb10:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 800fb12:	68bb      	ldr	r3, [r7, #8]
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	3301      	adds	r3, #1
 800fb18:	68fa      	ldr	r2, [r7, #12]
 800fb1a:	7852      	ldrb	r2, [r2, #1]
 800fb1c:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	3302      	adds	r3, #2
 800fb24:	68fa      	ldr	r2, [r7, #12]
 800fb26:	7892      	ldrb	r2, [r2, #2]
 800fb28:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	3303      	adds	r3, #3
 800fb30:	68fa      	ldr	r2, [r7, #12]
 800fb32:	78d2      	ldrb	r2, [r2, #3]
 800fb34:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (6) >> 8; //message length
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	3304      	adds	r3, #4
 800fb3c:	2200      	movs	r2, #0
 800fb3e:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (6) & 0xFF;
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	3305      	adds	r3, #5
 800fb46:	2206      	movs	r2, #6
 800fb48:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	3306      	adds	r3, #6
 800fb50:	68fa      	ldr	r2, [r7, #12]
 800fb52:	7992      	ldrb	r2, [r2, #6]
 800fb54:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 800fb56:	68bb      	ldr	r3, [r7, #8]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	3307      	adds	r3, #7
 800fb5c:	68fa      	ldr	r2, [r7, #12]
 800fb5e:	79d2      	ldrb	r2, [r2, #7]
 800fb60:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = input_buffer[8]; //address of register
 800fb62:	68bb      	ldr	r3, [r7, #8]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	3308      	adds	r3, #8
 800fb68:	68fa      	ldr	r2, [r7, #12]
 800fb6a:	7a12      	ldrb	r2, [r2, #8]
 800fb6c:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[9] = input_buffer[9]; //func
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	3309      	adds	r3, #9
 800fb74:	68fa      	ldr	r2, [r7, #12]
 800fb76:	7a52      	ldrb	r2, [r2, #9]
 800fb78:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[10] = input_buffer[10]; //data to write
 800fb7a:	68bb      	ldr	r3, [r7, #8]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	330a      	adds	r3, #10
 800fb80:	68fa      	ldr	r2, [r7, #12]
 800fb82:	7a92      	ldrb	r2, [r2, #10]
 800fb84:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[11] = input_buffer[11]; //func
 800fb86:	68bb      	ldr	r3, [r7, #8]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	330b      	adds	r3, #11
 800fb8c:	68fa      	ldr	r2, [r7, #12]
 800fb8e:	7ad2      	ldrb	r2, [r2, #11]
 800fb90:	701a      	strb	r2, [r3, #0]

	if (retval != MB_ENORES)
 800fb92:	7dfb      	ldrb	r3, [r7, #23]
 800fb94:	2b04      	cmp	r3, #4
 800fb96:	d01a      	beq.n	800fbce <s_modbus_tcp_func_06_write_sreg+0x156>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fb98:	2300      	movs	r3, #0
 800fb9a:	75bb      	strb	r3, [r7, #22]
 800fb9c:	e012      	b.n	800fbc4 <s_modbus_tcp_func_06_write_sreg+0x14c>
		{
			retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 800fb9e:	7dbb      	ldrb	r3, [r7, #22]
 800fba0:	4a19      	ldr	r2, [pc, #100]	; (800fc08 <s_modbus_tcp_func_06_write_sreg+0x190>)
 800fba2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fba6:	7c7b      	ldrb	r3, [r7, #17]
 800fba8:	68fa      	ldr	r2, [r7, #12]
 800fbaa:	4413      	add	r3, r2
 800fbac:	8a7a      	ldrh	r2, [r7, #18]
 800fbae:	8ab9      	ldrh	r1, [r7, #20]
 800fbb0:	f7ff fe18 	bl	800f7e4 <s_write_hr>
 800fbb4:	4603      	mov	r3, r0
 800fbb6:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 800fbb8:	7dfb      	ldrb	r3, [r7, #23]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d006      	beq.n	800fbcc <s_modbus_tcp_func_06_write_sreg+0x154>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fbbe:	7dbb      	ldrb	r3, [r7, #22]
 800fbc0:	3301      	adds	r3, #1
 800fbc2:	75bb      	strb	r3, [r7, #22]
 800fbc4:	7dbb      	ldrb	r3, [r7, #22]
 800fbc6:	2b06      	cmp	r3, #6
 800fbc8:	d9e9      	bls.n	800fb9e <s_modbus_tcp_func_06_write_sreg+0x126>
 800fbca:	e000      	b.n	800fbce <s_modbus_tcp_func_06_write_sreg+0x156>
				break;
 800fbcc:	bf00      	nop
		}
	}

	if (retval != MB_ENOERR)
 800fbce:	7dfb      	ldrb	r3, [r7, #23]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d013      	beq.n	800fbfc <s_modbus_tcp_func_06_write_sreg+0x184>
	{
		s_exception_handler(retval, (*output_buffer));
 800fbd4:	68bb      	ldr	r3, [r7, #8]
 800fbd6:	681a      	ldr	r2, [r3, #0]
 800fbd8:	7dfb      	ldrb	r3, [r7, #23]
 800fbda:	4611      	mov	r1, r2
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f7ff fe65 	bl	800f8ac <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 800fbe2:	68bb      	ldr	r3, [r7, #8]
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	3304      	adds	r3, #4
 800fbe8:	2200      	movs	r2, #0
 800fbea:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 800fbec:	68bb      	ldr	r3, [r7, #8]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	3305      	adds	r3, #5
 800fbf2:	2203      	movs	r2, #3
 800fbf4:	701a      	strb	r2, [r3, #0]
		*len = 9;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	2209      	movs	r2, #9
 800fbfa:	801a      	strh	r2, [r3, #0]
	}

	return retval;
 800fbfc:	7dfb      	ldrb	r3, [r7, #23]

}
 800fbfe:	4618      	mov	r0, r3
 800fc00:	3718      	adds	r7, #24
 800fc02:	46bd      	mov	sp, r7
 800fc04:	bd80      	pop	{r7, pc}
 800fc06:	bf00      	nop
 800fc08:	200007b8 	.word	0x200007b8

0800fc0c <s_modbus_tcp_func_16_write_mregs>:

static mb_error_code s_modbus_tcp_func_16_write_mregs(char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b086      	sub	sp, #24
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	60f8      	str	r0, [r7, #12]
 800fc14:	60b9      	str	r1, [r7, #8]
 800fc16:	607a      	str	r2, [r7, #4]
	mb_error_code retval= MB_ENOREG;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	75fb      	strb	r3, [r7, #23]
	uint16_t reg_no;
	uint16_t address;
	uint8_t offset = 7; //offset for data in single reg or multi reg
 800fc1c:	2307      	movs	r3, #7
 800fc1e:	757b      	strb	r3, [r7, #21]
	address = input_buffer[8] << 8 | input_buffer[9];
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	3308      	adds	r3, #8
 800fc24:	781b      	ldrb	r3, [r3, #0]
 800fc26:	021b      	lsls	r3, r3, #8
 800fc28:	b21a      	sxth	r2, r3
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	3309      	adds	r3, #9
 800fc2e:	781b      	ldrb	r3, [r3, #0]
 800fc30:	b21b      	sxth	r3, r3
 800fc32:	4313      	orrs	r3, r2
 800fc34:	b21b      	sxth	r3, r3
 800fc36:	827b      	strh	r3, [r7, #18]
	reg_no =  input_buffer[10] << 8 | input_buffer[11];
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	330a      	adds	r3, #10
 800fc3c:	781b      	ldrb	r3, [r3, #0]
 800fc3e:	021b      	lsls	r3, r3, #8
 800fc40:	b21a      	sxth	r2, r3
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	330b      	adds	r3, #11
 800fc46:	781b      	ldrb	r3, [r3, #0]
 800fc48:	b21b      	sxth	r3, r3
 800fc4a:	4313      	orrs	r3, r2
 800fc4c:	b21b      	sxth	r3, r3
 800fc4e:	823b      	strh	r3, [r7, #16]

	offset = 13;
 800fc50:	230d      	movs	r3, #13
 800fc52:	757b      	strb	r3, [r7, #21]

	*len = 12;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	220c      	movs	r2, #12
 800fc58:	801a      	strh	r2, [r3, #0]

	(*output_buffer) = malloc(*len);
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	881b      	ldrh	r3, [r3, #0]
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f003 fa8c 	bl	801317c <malloc>
 800fc64:	4603      	mov	r3, r0
 800fc66:	461a      	mov	r2, r3
 800fc68:	68bb      	ldr	r3, [r7, #8]
 800fc6a:	601a      	str	r2, [r3, #0]
		if ((*output_buffer) == 0)
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d113      	bne.n	800fc9c <s_modbus_tcp_func_16_write_mregs+0x90>
		{
			retval = MB_ENORES;
 800fc74:	2304      	movs	r3, #4
 800fc76:	75fb      	strb	r3, [r7, #23]
			*len = 9;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	2209      	movs	r2, #9
 800fc7c:	801a      	strh	r2, [r3, #0]
			(*output_buffer) = malloc (*len);
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	881b      	ldrh	r3, [r3, #0]
 800fc82:	4618      	mov	r0, r3
 800fc84:	f003 fa7a 	bl	801317c <malloc>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	68bb      	ldr	r3, [r7, #8]
 800fc8e:	601a      	str	r2, [r3, #0]
			if ((*output_buffer) == 0)
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d101      	bne.n	800fc9c <s_modbus_tcp_func_16_write_mregs+0x90>
				return MB_EPORTERR;
 800fc98:	2303      	movs	r3, #3
 800fc9a:	e085      	b.n	800fda8 <s_modbus_tcp_func_16_write_mregs+0x19c>
		}

	(*output_buffer)[0] = input_buffer[0];
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	68fa      	ldr	r2, [r7, #12]
 800fca2:	7812      	ldrb	r2, [r2, #0]
 800fca4:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	3301      	adds	r3, #1
 800fcac:	68fa      	ldr	r2, [r7, #12]
 800fcae:	7852      	ldrb	r2, [r2, #1]
 800fcb0:	701a      	strb	r2, [r3, #0]

	if (retval != MB_ENORES)
 800fcb2:	7dfb      	ldrb	r3, [r7, #23]
 800fcb4:	2b04      	cmp	r3, #4
 800fcb6:	d01a      	beq.n	800fcee <s_modbus_tcp_func_16_write_mregs+0xe2>
	{
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fcb8:	2300      	movs	r3, #0
 800fcba:	75bb      	strb	r3, [r7, #22]
 800fcbc:	e012      	b.n	800fce4 <s_modbus_tcp_func_16_write_mregs+0xd8>
		{
			retval = s_write_hr(pool_of_pools[i], address, reg_no, input_buffer + offset);
 800fcbe:	7dbb      	ldrb	r3, [r7, #22]
 800fcc0:	4a3b      	ldr	r2, [pc, #236]	; (800fdb0 <s_modbus_tcp_func_16_write_mregs+0x1a4>)
 800fcc2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800fcc6:	7d7b      	ldrb	r3, [r7, #21]
 800fcc8:	68fa      	ldr	r2, [r7, #12]
 800fcca:	4413      	add	r3, r2
 800fccc:	8a3a      	ldrh	r2, [r7, #16]
 800fcce:	8a79      	ldrh	r1, [r7, #18]
 800fcd0:	f7ff fd88 	bl	800f7e4 <s_write_hr>
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	75fb      	strb	r3, [r7, #23]
			if (MB_ENOERR == retval)
 800fcd8:	7dfb      	ldrb	r3, [r7, #23]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d006      	beq.n	800fcec <s_modbus_tcp_func_16_write_mregs+0xe0>
		for (uint8_t i = 0; i < POOL_CNT; i++)
 800fcde:	7dbb      	ldrb	r3, [r7, #22]
 800fce0:	3301      	adds	r3, #1
 800fce2:	75bb      	strb	r3, [r7, #22]
 800fce4:	7dbb      	ldrb	r3, [r7, #22]
 800fce6:	2b06      	cmp	r3, #6
 800fce8:	d9e9      	bls.n	800fcbe <s_modbus_tcp_func_16_write_mregs+0xb2>
 800fcea:	e000      	b.n	800fcee <s_modbus_tcp_func_16_write_mregs+0xe2>
				break;
 800fcec:	bf00      	nop
		}
	}

	(*output_buffer)[0] = input_buffer[0]; //trans id
 800fcee:	68bb      	ldr	r3, [r7, #8]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	68fa      	ldr	r2, [r7, #12]
 800fcf4:	7812      	ldrb	r2, [r2, #0]
 800fcf6:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[1] = input_buffer[1];
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	3301      	adds	r3, #1
 800fcfe:	68fa      	ldr	r2, [r7, #12]
 800fd00:	7852      	ldrb	r2, [r2, #1]
 800fd02:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[2] = input_buffer[2]; //protocol identifier
 800fd04:	68bb      	ldr	r3, [r7, #8]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	3302      	adds	r3, #2
 800fd0a:	68fa      	ldr	r2, [r7, #12]
 800fd0c:	7892      	ldrb	r2, [r2, #2]
 800fd0e:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[3] = input_buffer[3];
 800fd10:	68bb      	ldr	r3, [r7, #8]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	3303      	adds	r3, #3
 800fd16:	68fa      	ldr	r2, [r7, #12]
 800fd18:	78d2      	ldrb	r2, [r2, #3]
 800fd1a:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[4] = (6) >> 8; //message length
 800fd1c:	68bb      	ldr	r3, [r7, #8]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	3304      	adds	r3, #4
 800fd22:	2200      	movs	r2, #0
 800fd24:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[5] = (6) & 0xFF;
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	3305      	adds	r3, #5
 800fd2c:	2206      	movs	r2, #6
 800fd2e:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[6] = input_buffer[6]; //address of device
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	3306      	adds	r3, #6
 800fd36:	68fa      	ldr	r2, [r7, #12]
 800fd38:	7992      	ldrb	r2, [r2, #6]
 800fd3a:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[7] = input_buffer[7]; //func
 800fd3c:	68bb      	ldr	r3, [r7, #8]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	3307      	adds	r3, #7
 800fd42:	68fa      	ldr	r2, [r7, #12]
 800fd44:	79d2      	ldrb	r2, [r2, #7]
 800fd46:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[8] = input_buffer[8]; //address of register
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	3308      	adds	r3, #8
 800fd4e:	68fa      	ldr	r2, [r7, #12]
 800fd50:	7a12      	ldrb	r2, [r2, #8]
 800fd52:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[9] = input_buffer[9]; //func
 800fd54:	68bb      	ldr	r3, [r7, #8]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	3309      	adds	r3, #9
 800fd5a:	68fa      	ldr	r2, [r7, #12]
 800fd5c:	7a52      	ldrb	r2, [r2, #9]
 800fd5e:	701a      	strb	r2, [r3, #0]

	(*output_buffer)[10] = input_buffer[10]; //data to write
 800fd60:	68bb      	ldr	r3, [r7, #8]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	330a      	adds	r3, #10
 800fd66:	68fa      	ldr	r2, [r7, #12]
 800fd68:	7a92      	ldrb	r2, [r2, #10]
 800fd6a:	701a      	strb	r2, [r3, #0]
	(*output_buffer)[11] = input_buffer[11]; //func
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	330b      	adds	r3, #11
 800fd72:	68fa      	ldr	r2, [r7, #12]
 800fd74:	7ad2      	ldrb	r2, [r2, #11]
 800fd76:	701a      	strb	r2, [r3, #0]


	if (retval != MB_ENOERR)
 800fd78:	7dfb      	ldrb	r3, [r7, #23]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d013      	beq.n	800fda6 <s_modbus_tcp_func_16_write_mregs+0x19a>
	{
		s_exception_handler(retval, (*output_buffer));
 800fd7e:	68bb      	ldr	r3, [r7, #8]
 800fd80:	681a      	ldr	r2, [r3, #0]
 800fd82:	7dfb      	ldrb	r3, [r7, #23]
 800fd84:	4611      	mov	r1, r2
 800fd86:	4618      	mov	r0, r3
 800fd88:	f7ff fd90 	bl	800f8ac <s_exception_handler>
		(*output_buffer)[4] = 3 >> 8; //message length
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	3304      	adds	r3, #4
 800fd92:	2200      	movs	r2, #0
 800fd94:	701a      	strb	r2, [r3, #0]
		(*output_buffer)[5] = (3) & 0xFF;
 800fd96:	68bb      	ldr	r3, [r7, #8]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	3305      	adds	r3, #5
 800fd9c:	2203      	movs	r2, #3
 800fd9e:	701a      	strb	r2, [r3, #0]
		*len = 9;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2209      	movs	r2, #9
 800fda4:	801a      	strh	r2, [r3, #0]
	}

	return retval;
 800fda6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fda8:	4618      	mov	r0, r3
 800fdaa:	3718      	adds	r7, #24
 800fdac:	46bd      	mov	sp, r7
 800fdae:	bd80      	pop	{r7, pc}
 800fdb0:	200007b8 	.word	0x200007b8

0800fdb4 <modbus_tcp_process_request>:


mb_error_code modbus_tcp_process_request(modbus_t * mb, char * input_buffer, char ** output_buffer, uint16_t * len)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b084      	sub	sp, #16
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	60f8      	str	r0, [r7, #12]
 800fdbc:	60b9      	str	r1, [r7, #8]
 800fdbe:	607a      	str	r2, [r7, #4]
 800fdc0:	603b      	str	r3, [r7, #0]


	//apply function
	switch(*(input_buffer + 7))
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	3307      	adds	r3, #7
 800fdc6:	781b      	ldrb	r3, [r3, #0]
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	2b0f      	cmp	r3, #15
 800fdcc:	d837      	bhi.n	800fe3e <modbus_tcp_process_request+0x8a>
 800fdce:	a201      	add	r2, pc, #4	; (adr r2, 800fdd4 <modbus_tcp_process_request+0x20>)
 800fdd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdd4:	0800fe3f 	.word	0x0800fe3f
 800fdd8:	0800fe3f 	.word	0x0800fe3f
 800fddc:	0800fe15 	.word	0x0800fe15
 800fde0:	0800fe3f 	.word	0x0800fe3f
 800fde4:	0800fe3f 	.word	0x0800fe3f
 800fde8:	0800fe23 	.word	0x0800fe23
 800fdec:	0800fe3f 	.word	0x0800fe3f
 800fdf0:	0800fe3f 	.word	0x0800fe3f
 800fdf4:	0800fe3f 	.word	0x0800fe3f
 800fdf8:	0800fe3f 	.word	0x0800fe3f
 800fdfc:	0800fe3f 	.word	0x0800fe3f
 800fe00:	0800fe3f 	.word	0x0800fe3f
 800fe04:	0800fe3f 	.word	0x0800fe3f
 800fe08:	0800fe3f 	.word	0x0800fe3f
 800fe0c:	0800fe3f 	.word	0x0800fe3f
 800fe10:	0800fe31 	.word	0x0800fe31
	case READ_COILS:
		break;
	case READ_DI:
		break;
	case READ_HR:
		return s_modbus_tcp_func_03_read_hr(input_buffer, output_buffer, len);
 800fe14:	683a      	ldr	r2, [r7, #0]
 800fe16:	6879      	ldr	r1, [r7, #4]
 800fe18:	68b8      	ldr	r0, [r7, #8]
 800fe1a:	f7ff fd6b 	bl	800f8f4 <s_modbus_tcp_func_03_read_hr>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	e00f      	b.n	800fe42 <modbus_tcp_process_request+0x8e>
	case READ_IR:
		break;
	case WRITE_SCOIL:
		break;
	case WRITE_SREG:
		return s_modbus_tcp_func_06_write_sreg(input_buffer, output_buffer, len);
 800fe22:	683a      	ldr	r2, [r7, #0]
 800fe24:	6879      	ldr	r1, [r7, #4]
 800fe26:	68b8      	ldr	r0, [r7, #8]
 800fe28:	f7ff fe26 	bl	800fa78 <s_modbus_tcp_func_06_write_sreg>
 800fe2c:	4603      	mov	r3, r0
 800fe2e:	e008      	b.n	800fe42 <modbus_tcp_process_request+0x8e>
	case WRITE_MCOILS:
		break;
	case WRITE_MREGS:
		return s_modbus_tcp_func_16_write_mregs(input_buffer, output_buffer, len);
 800fe30:	683a      	ldr	r2, [r7, #0]
 800fe32:	6879      	ldr	r1, [r7, #4]
 800fe34:	68b8      	ldr	r0, [r7, #8]
 800fe36:	f7ff fee9 	bl	800fc0c <s_modbus_tcp_func_16_write_mregs>
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	e001      	b.n	800fe42 <modbus_tcp_process_request+0x8e>
	default:
		break;
 800fe3e:	bf00      	nop
	}

	return MB_EPORTERR;
 800fe40:	2303      	movs	r3, #3

}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3710      	adds	r7, #16
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}
 800fe4a:	bf00      	nop

0800fe4c <eth_send_tcp_data>:
 * @param buff Input buffer
 * @param len Length of buffer
 * @return returns sent numbers or socket error
 */
int32_t eth_send_tcp_data(uint8_t * buff, uint16_t len)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	460b      	mov	r3, r1
 800fe56:	807b      	strh	r3, [r7, #2]
	return send(0, buff, len);
 800fe58:	887b      	ldrh	r3, [r7, #2]
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	6879      	ldr	r1, [r7, #4]
 800fe5e:	2000      	movs	r0, #0
 800fe60:	f7fe fd70 	bl	800e944 <send>
 800fe64:	4603      	mov	r3, r0
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	3708      	adds	r7, #8
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bd80      	pop	{r7, pc}
	...

0800fe70 <modbus_init_w5500>:

void modbus_init_w5500(modbus_t * mb)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b08a      	sub	sp, #40	; 0x28
 800fe74:	af02      	add	r7, sp, #8
 800fe76:	6078      	str	r0, [r7, #4]
	mb_pointer = mb;
 800fe78:	4a2f      	ldr	r2, [pc, #188]	; (800ff38 <modbus_init_w5500+0xc8>)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	6013      	str	r3, [r2, #0]
	wiz_NetInfo wnet = {\
 800fe7e:	2300      	movs	r3, #0
 800fe80:	723b      	strb	r3, [r7, #8]
 800fe82:	2308      	movs	r3, #8
 800fe84:	727b      	strb	r3, [r7, #9]
 800fe86:	23dc      	movs	r3, #220	; 0xdc
 800fe88:	72bb      	strb	r3, [r7, #10]
 800fe8a:	23ab      	movs	r3, #171	; 0xab
 800fe8c:	72fb      	strb	r3, [r7, #11]
 800fe8e:	23cd      	movs	r3, #205	; 0xcd
 800fe90:	733b      	strb	r3, [r7, #12]
 800fe92:	23ef      	movs	r3, #239	; 0xef
 800fe94:	737b      	strb	r3, [r7, #13]
			.mac = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef},
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	7c1b      	ldrb	r3, [r3, #16]
	wiz_NetInfo wnet = {\
 800fe9a:	73bb      	strb	r3, [r7, #14]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	7c5b      	ldrb	r3, [r3, #17]
	wiz_NetInfo wnet = {\
 800fea0:	73fb      	strb	r3, [r7, #15]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	7c9b      	ldrb	r3, [r3, #18]
	wiz_NetInfo wnet = {\
 800fea6:	743b      	strb	r3, [r7, #16]
			.ip = {mb->ip_addr.ip1, mb->ip_addr.ip2, mb->ip_addr.ip3, mb->ip_addr.ip4},//todo ethernet setting in modbus registers
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	7cdb      	ldrb	r3, [r3, #19]
	wiz_NetInfo wnet = {\
 800feac:	747b      	strb	r3, [r7, #17]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	7f1b      	ldrb	r3, [r3, #28]
	wiz_NetInfo wnet = {\
 800feb2:	74bb      	strb	r3, [r7, #18]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	7f5b      	ldrb	r3, [r3, #29]
	wiz_NetInfo wnet = {\
 800feb8:	74fb      	strb	r3, [r7, #19]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	7f9b      	ldrb	r3, [r3, #30]
	wiz_NetInfo wnet = {\
 800febe:	753b      	strb	r3, [r7, #20]
			.sn = {mb->netmask_addr.ip1, mb->netmask_addr.ip2, mb->netmask_addr.ip3, mb->netmask_addr.ip4},
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	7fdb      	ldrb	r3, [r3, #31]
	wiz_NetInfo wnet = {\
 800fec4:	757b      	strb	r3, [r7, #21]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	7d1b      	ldrb	r3, [r3, #20]
	wiz_NetInfo wnet = {\
 800feca:	75bb      	strb	r3, [r7, #22]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	7d5b      	ldrb	r3, [r3, #21]
	wiz_NetInfo wnet = {\
 800fed0:	75fb      	strb	r3, [r7, #23]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	7d9b      	ldrb	r3, [r3, #22]
	wiz_NetInfo wnet = {\
 800fed6:	763b      	strb	r3, [r7, #24]
			.gw = {mb->gw_ip_addr.ip1, mb->gw_ip_addr.ip2, mb->gw_ip_addr.ip3, mb->gw_ip_addr.ip4},
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	7ddb      	ldrb	r3, [r3, #23]
	wiz_NetInfo wnet = {\
 800fedc:	767b      	strb	r3, [r7, #25]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	7e1b      	ldrb	r3, [r3, #24]
	wiz_NetInfo wnet = {\
 800fee2:	76bb      	strb	r3, [r7, #26]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	7e5b      	ldrb	r3, [r3, #25]
	wiz_NetInfo wnet = {\
 800fee8:	76fb      	strb	r3, [r7, #27]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	7e9b      	ldrb	r3, [r3, #26]
	wiz_NetInfo wnet = {\
 800feee:	773b      	strb	r3, [r7, #28]
			.dns = {mb->dns_ip_addr.ip1, mb->dns_ip_addr.ip2, mb->dns_ip_addr.ip3, mb->dns_ip_addr.ip4},
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	7edb      	ldrb	r3, [r3, #27]
	wiz_NetInfo wnet = {\
 800fef4:	777b      	strb	r3, [r7, #29]
 800fef6:	2301      	movs	r3, #1
 800fef8:	77bb      	strb	r3, [r7, #30]
			.dhcp = NETINFO_STATIC };

	w5500_init(wnet);
 800fefa:	466b      	mov	r3, sp
 800fefc:	f107 0218 	add.w	r2, r7, #24
 800ff00:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ff04:	6018      	str	r0, [r3, #0]
 800ff06:	3304      	adds	r3, #4
 800ff08:	8019      	strh	r1, [r3, #0]
 800ff0a:	3302      	adds	r3, #2
 800ff0c:	0c0a      	lsrs	r2, r1, #16
 800ff0e:	701a      	strb	r2, [r3, #0]
 800ff10:	f107 0308 	add.w	r3, r7, #8
 800ff14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff16:	f002 f8db 	bl	80120d0 <w5500_init>
	xTaskCreate(vEthTask, "eth", configMINIMAL_STACK_SIZE * 5, NULL, 2, &ethTaskHandler );
 800ff1a:	4b08      	ldr	r3, [pc, #32]	; (800ff3c <modbus_init_w5500+0xcc>)
 800ff1c:	9301      	str	r3, [sp, #4]
 800ff1e:	2302      	movs	r3, #2
 800ff20:	9300      	str	r3, [sp, #0]
 800ff22:	2300      	movs	r3, #0
 800ff24:	f44f 7220 	mov.w	r2, #640	; 0x280
 800ff28:	4905      	ldr	r1, [pc, #20]	; (800ff40 <modbus_init_w5500+0xd0>)
 800ff2a:	4806      	ldr	r0, [pc, #24]	; (800ff44 <modbus_init_w5500+0xd4>)
 800ff2c:	f7fd f92b 	bl	800d186 <xTaskCreate>
}
 800ff30:	bf00      	nop
 800ff32:	3720      	adds	r7, #32
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}
 800ff38:	20000758 	.word	0x20000758
 800ff3c:	20000754 	.word	0x20000754
 800ff40:	080159b0 	.word	0x080159b0
 800ff44:	0800ff7d 	.word	0x0800ff7d

0800ff48 <modbus_reinit_w5500>:

void modbus_reinit_w5500(modbus_t * mb)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b082      	sub	sp, #8
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	6078      	str	r0, [r7, #4]
	if (ethTaskHandler != 0)
 800ff50:	4b09      	ldr	r3, [pc, #36]	; (800ff78 <modbus_reinit_w5500+0x30>)
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d008      	beq.n	800ff6a <modbus_reinit_w5500+0x22>
	{
		vTaskDelete(ethTaskHandler);
 800ff58:	4b07      	ldr	r3, [pc, #28]	; (800ff78 <modbus_reinit_w5500+0x30>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	f7fd fa3b 	bl	800d3d8 <vTaskDelete>
		modbus_init_w5500(mb);
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f7ff ff84 	bl	800fe70 <modbus_init_w5500>
	else
	{
		modbus_init_w5500(mb);
	}

}
 800ff68:	e002      	b.n	800ff70 <modbus_reinit_w5500+0x28>
		modbus_init_w5500(mb);
 800ff6a:	6878      	ldr	r0, [r7, #4]
 800ff6c:	f7ff ff80 	bl	800fe70 <modbus_init_w5500>
}
 800ff70:	bf00      	nop
 800ff72:	3708      	adds	r7, #8
 800ff74:	46bd      	mov	sp, r7
 800ff76:	bd80      	pop	{r7, pc}
 800ff78:	20000754 	.word	0x20000754

0800ff7c <vEthTask>:

void vEthTask(void *pvParameters)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b086      	sub	sp, #24
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]

	int8_t sock_result;


	sock_result = socket(0, Sn_MR_TCP, mb_pointer->port, SF_TCP_NODELAY);
 800ff84:	4b31      	ldr	r3, [pc, #196]	; (801004c <vEthTask+0xd0>)
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	8c1a      	ldrh	r2, [r3, #32]
 800ff8a:	2320      	movs	r3, #32
 800ff8c:	2101      	movs	r1, #1
 800ff8e:	2000      	movs	r0, #0
 800ff90:	f7fe fafe 	bl	800e590 <socket>
 800ff94:	4603      	mov	r3, r0
 800ff96:	75fb      	strb	r3, [r7, #23]

	for(;;)
	{
		sock_result = listen(0);
 800ff98:	2000      	movs	r0, #0
 800ff9a:	f7fe fc79 	bl	800e890 <listen>
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	75fb      	strb	r3, [r7, #23]
		if (sock_result == SOCK_OK)
 800ffa2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d141      	bne.n	801002e <vEthTask+0xb2>
		{//while socket in listen mode we wait for connection
			while(getSn_SR(0) == SOCK_LISTEN)
 800ffaa:	e002      	b.n	800ffb2 <vEthTask+0x36>
				vTaskDelay(100);
 800ffac:	2064      	movs	r0, #100	; 0x64
 800ffae:	f7fd faa1 	bl	800d4f4 <vTaskDelay>
			while(getSn_SR(0) == SOCK_LISTEN)
 800ffb2:	f44f 7042 	mov.w	r0, #776	; 0x308
 800ffb6:	f7fe f843 	bl	800e040 <WIZCHIP_READ>
 800ffba:	4603      	mov	r3, r0
 800ffbc:	2b14      	cmp	r3, #20
 800ffbe:	d0f5      	beq.n	800ffac <vEthTask+0x30>
			//If we got a connection, read IP address and port
			if (getSn_SR(0) == SOCK_ESTABLISHED)
 800ffc0:	f44f 7042 	mov.w	r0, #776	; 0x308
 800ffc4:	f7fe f83c 	bl	800e040 <WIZCHIP_READ>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b17      	cmp	r3, #23
 800ffcc:	d1e4      	bne.n	800ff98 <vEthTask+0x1c>
			{

				for(;;)
				{
					int32_t sock_status; //Don't mess with sock_result, this var shows errors
					sock_status = recv(0, recv_buff, sizeof(recv_buff));
 800ffce:	22ff      	movs	r2, #255	; 0xff
 800ffd0:	491f      	ldr	r1, [pc, #124]	; (8010050 <vEthTask+0xd4>)
 800ffd2:	2000      	movs	r0, #0
 800ffd4:	f7fe fdb0 	bl	800eb38 <recv>
 800ffd8:	6138      	str	r0, [r7, #16]

					if (sock_status > 0){
 800ffda:	693b      	ldr	r3, [r7, #16]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	dd32      	ble.n	8010046 <vEthTask+0xca>
						//led_pc_conn_ctl(Bit_SET);
						//hr_bn_selfcheckout |= 1 <<TCP_IP_CONNSTATE;
						//If we receive valid data (sock_status > 0), send event to modbus
						uint16_t len = (uint16_t) sock_status;
 800ffe0:	693b      	ldr	r3, [r7, #16]
 800ffe2:	b29b      	uxth	r3, r3
 800ffe4:	81bb      	strh	r3, [r7, #12]
						mb_error_code err = modbus_tcp_process_request(mb_pointer, recv_buff, &output_buffer, &len);
 800ffe6:	4b19      	ldr	r3, [pc, #100]	; (801004c <vEthTask+0xd0>)
 800ffe8:	6818      	ldr	r0, [r3, #0]
 800ffea:	f107 030c 	add.w	r3, r7, #12
 800ffee:	4a19      	ldr	r2, [pc, #100]	; (8010054 <vEthTask+0xd8>)
 800fff0:	4917      	ldr	r1, [pc, #92]	; (8010050 <vEthTask+0xd4>)
 800fff2:	f7ff fedf 	bl	800fdb4 <modbus_tcp_process_request>
 800fff6:	4603      	mov	r3, r0
 800fff8:	73fb      	strb	r3, [r7, #15]
						if (err == MB_ENOERR || err == MB_ENOREG)
 800fffa:	7bfb      	ldrb	r3, [r7, #15]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d002      	beq.n	8010006 <vEthTask+0x8a>
 8010000:	7bfb      	ldrb	r3, [r7, #15]
 8010002:	2b01      	cmp	r3, #1
 8010004:	d106      	bne.n	8010014 <vEthTask+0x98>
						{
							eth_send_tcp_data(output_buffer, len);
 8010006:	4b13      	ldr	r3, [pc, #76]	; (8010054 <vEthTask+0xd8>)
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	89ba      	ldrh	r2, [r7, #12]
 801000c:	4611      	mov	r1, r2
 801000e:	4618      	mov	r0, r3
 8010010:	f7ff ff1c 	bl	800fe4c <eth_send_tcp_data>

						}
						if (output_buffer != 0)
 8010014:	4b0f      	ldr	r3, [pc, #60]	; (8010054 <vEthTask+0xd8>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d004      	beq.n	8010026 <vEthTask+0xaa>
							vPortFree(output_buffer);
 801001c:	4b0d      	ldr	r3, [pc, #52]	; (8010054 <vEthTask+0xd8>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4618      	mov	r0, r3
 8010022:	f7fc fbb1 	bl	800c788 <vPortFree>
						//hr_bn_selfcheckout &= ~(1 <<TCP_IP_CONNSTATE);
						//led_pc_conn_ctl(Bit_RESET);
						break;
					}

					vTaskDelay(100);
 8010026:	2064      	movs	r0, #100	; 0x64
 8010028:	f7fd fa64 	bl	800d4f4 <vTaskDelay>
				{
 801002c:	e7cf      	b.n	800ffce <vEthTask+0x52>
			}

		}
		else //If socket closed reopen
		{
			close(0);
 801002e:	2000      	movs	r0, #0
 8010030:	f7fe fbc0 	bl	800e7b4 <close>
			socket(0, Sn_MR_TCP, mb_pointer->port, SF_TCP_NODELAY);
 8010034:	4b05      	ldr	r3, [pc, #20]	; (801004c <vEthTask+0xd0>)
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	8c1a      	ldrh	r2, [r3, #32]
 801003a:	2320      	movs	r3, #32
 801003c:	2101      	movs	r1, #1
 801003e:	2000      	movs	r0, #0
 8010040:	f7fe faa6 	bl	800e590 <socket>
 8010044:	e7a8      	b.n	800ff98 <vEthTask+0x1c>
						break;
 8010046:	bf00      	nop
		sock_result = listen(0);
 8010048:	e7a6      	b.n	800ff98 <vEthTask+0x1c>
 801004a:	bf00      	nop
 801004c:	20000758 	.word	0x20000758
 8010050:	20000530 	.word	0x20000530
 8010054:	2000075c 	.word	0x2000075c

08010058 <modbus_init_registers>:
		&hr_bn_technomode
};
ModbusRegPool * pool_of_pools[POOL_CNT];

void modbus_init_registers()
{
 8010058:	b480      	push	{r7}
 801005a:	af00      	add	r7, sp, #0

	bp_spt_pool.addr = POOL_ADDR_SPT;
 801005c:	4b3b      	ldr	r3, [pc, #236]	; (801014c <modbus_init_registers+0xf4>)
 801005e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010062:	801a      	strh	r2, [r3, #0]
	bp_spt_pool.pool = spt_pool;
 8010064:	4b39      	ldr	r3, [pc, #228]	; (801014c <modbus_init_registers+0xf4>)
 8010066:	4a3a      	ldr	r2, [pc, #232]	; (8010150 <modbus_init_registers+0xf8>)
 8010068:	605a      	str	r2, [r3, #4]
	bp_spt_pool.pool_size = sizeof(spt_pool) / 4;
 801006a:	4b38      	ldr	r3, [pc, #224]	; (801014c <modbus_init_registers+0xf4>)
 801006c:	220b      	movs	r2, #11
 801006e:	811a      	strh	r2, [r3, #8]
	bp_spt_pool.readonly = 1;
 8010070:	4b36      	ldr	r3, [pc, #216]	; (801014c <modbus_init_registers+0xf4>)
 8010072:	2201      	movs	r2, #1
 8010074:	729a      	strb	r2, [r3, #10]

	bp_service_pool.addr = POOL_ADDR_SERVICE;
 8010076:	4b37      	ldr	r3, [pc, #220]	; (8010154 <modbus_init_registers+0xfc>)
 8010078:	f240 52dc 	movw	r2, #1500	; 0x5dc
 801007c:	801a      	strh	r2, [r3, #0]
	bp_service_pool.pool = service_pool;
 801007e:	4b35      	ldr	r3, [pc, #212]	; (8010154 <modbus_init_registers+0xfc>)
 8010080:	4a35      	ldr	r2, [pc, #212]	; (8010158 <modbus_init_registers+0x100>)
 8010082:	605a      	str	r2, [r3, #4]
	bp_service_pool.pool_size = sizeof(service_pool) / 4;
 8010084:	4b33      	ldr	r3, [pc, #204]	; (8010154 <modbus_init_registers+0xfc>)
 8010086:	2214      	movs	r2, #20
 8010088:	811a      	strh	r2, [r3, #8]
	bp_service_pool.readonly = 0;
 801008a:	4b32      	ldr	r3, [pc, #200]	; (8010154 <modbus_init_registers+0xfc>)
 801008c:	2200      	movs	r2, #0
 801008e:	729a      	strb	r2, [r3, #10]

	bp_error_pool.addr = POOL_ADDR_ERROR;
 8010090:	4b32      	ldr	r3, [pc, #200]	; (801015c <modbus_init_registers+0x104>)
 8010092:	f640 0236 	movw	r2, #2102	; 0x836
 8010096:	801a      	strh	r2, [r3, #0]
	bp_error_pool.pool = error_pool;
 8010098:	4b30      	ldr	r3, [pc, #192]	; (801015c <modbus_init_registers+0x104>)
 801009a:	4a31      	ldr	r2, [pc, #196]	; (8010160 <modbus_init_registers+0x108>)
 801009c:	605a      	str	r2, [r3, #4]
	bp_error_pool.pool_size = sizeof(error_pool) / 4;
 801009e:	4b2f      	ldr	r3, [pc, #188]	; (801015c <modbus_init_registers+0x104>)
 80100a0:	2207      	movs	r2, #7
 80100a2:	811a      	strh	r2, [r3, #8]
	bp_error_pool.readonly = 1;
 80100a4:	4b2d      	ldr	r3, [pc, #180]	; (801015c <modbus_init_registers+0x104>)
 80100a6:	2201      	movs	r2, #1
 80100a8:	729a      	strb	r2, [r3, #10]

	bp_bortsuha_pool.addr = POOL_ADDR_BORTSUHA;
 80100aa:	4b2e      	ldr	r3, [pc, #184]	; (8010164 <modbus_init_registers+0x10c>)
 80100ac:	f44f 7210 	mov.w	r2, #576	; 0x240
 80100b0:	801a      	strh	r2, [r3, #0]
	bp_bortsuha_pool.pool = bortsuha_pool;
 80100b2:	4b2c      	ldr	r3, [pc, #176]	; (8010164 <modbus_init_registers+0x10c>)
 80100b4:	4a2c      	ldr	r2, [pc, #176]	; (8010168 <modbus_init_registers+0x110>)
 80100b6:	605a      	str	r2, [r3, #4]
	bp_bortsuha_pool.pool_size = sizeof(bortsuha_pool) / 4;
 80100b8:	4b2a      	ldr	r3, [pc, #168]	; (8010164 <modbus_init_registers+0x10c>)
 80100ba:	2206      	movs	r2, #6
 80100bc:	811a      	strh	r2, [r3, #8]
	bp_bortsuha_pool.readonly = 1;
 80100be:	4b29      	ldr	r3, [pc, #164]	; (8010164 <modbus_init_registers+0x10c>)
 80100c0:	2201      	movs	r2, #1
 80100c2:	729a      	strb	r2, [r3, #10]

	bp_elekton_pool.addr = POOL_ADDR_ELEKTON;
 80100c4:	4b29      	ldr	r3, [pc, #164]	; (801016c <modbus_init_registers+0x114>)
 80100c6:	222d      	movs	r2, #45	; 0x2d
 80100c8:	801a      	strh	r2, [r3, #0]
	bp_elekton_pool.pool = elekton_pool;
 80100ca:	4b28      	ldr	r3, [pc, #160]	; (801016c <modbus_init_registers+0x114>)
 80100cc:	4a28      	ldr	r2, [pc, #160]	; (8010170 <modbus_init_registers+0x118>)
 80100ce:	605a      	str	r2, [r3, #4]
	bp_elekton_pool.pool_size= sizeof(elekton_pool) / 4;
 80100d0:	4b26      	ldr	r3, [pc, #152]	; (801016c <modbus_init_registers+0x114>)
 80100d2:	2209      	movs	r2, #9
 80100d4:	811a      	strh	r2, [r3, #8]
	bp_elekton_pool.readonly = 1;
 80100d6:	4b25      	ldr	r3, [pc, #148]	; (801016c <modbus_init_registers+0x114>)
 80100d8:	2201      	movs	r2, #1
 80100da:	729a      	strb	r2, [r3, #10]

	bp_irz_pool.addr = POOL_ADDR_IRZ;
 80100dc:	4b25      	ldr	r3, [pc, #148]	; (8010174 <modbus_init_registers+0x11c>)
 80100de:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80100e2:	801a      	strh	r2, [r3, #0]
	bp_irz_pool.pool = irz_pool;
 80100e4:	4b23      	ldr	r3, [pc, #140]	; (8010174 <modbus_init_registers+0x11c>)
 80100e6:	4a24      	ldr	r2, [pc, #144]	; (8010178 <modbus_init_registers+0x120>)
 80100e8:	605a      	str	r2, [r3, #4]
	bp_irz_pool.pool_size = sizeof(irz_pool) / 4;
 80100ea:	4b22      	ldr	r3, [pc, #136]	; (8010174 <modbus_init_registers+0x11c>)
 80100ec:	220c      	movs	r2, #12
 80100ee:	811a      	strh	r2, [r3, #8]
	bp_irz_pool.readonly = 1;
 80100f0:	4b20      	ldr	r3, [pc, #128]	; (8010174 <modbus_init_registers+0x11c>)
 80100f2:	2201      	movs	r2, #1
 80100f4:	729a      	strb	r2, [r3, #10]

	bp_technomode_pool.addr = POOL_ADDR_TECHNOMODE;
 80100f6:	4b21      	ldr	r3, [pc, #132]	; (801017c <modbus_init_registers+0x124>)
 80100f8:	22c8      	movs	r2, #200	; 0xc8
 80100fa:	801a      	strh	r2, [r3, #0]
	bp_technomode_pool.pool = technomode_pool;
 80100fc:	4b1f      	ldr	r3, [pc, #124]	; (801017c <modbus_init_registers+0x124>)
 80100fe:	4a20      	ldr	r2, [pc, #128]	; (8010180 <modbus_init_registers+0x128>)
 8010100:	605a      	str	r2, [r3, #4]
	bp_technomode_pool.pool_size = sizeof(technomode_pool) / 4;
 8010102:	4b1e      	ldr	r3, [pc, #120]	; (801017c <modbus_init_registers+0x124>)
 8010104:	2201      	movs	r2, #1
 8010106:	811a      	strh	r2, [r3, #8]
	bp_technomode_pool.readonly = 0;
 8010108:	4b1c      	ldr	r3, [pc, #112]	; (801017c <modbus_init_registers+0x124>)
 801010a:	2200      	movs	r2, #0
 801010c:	729a      	strb	r2, [r3, #10]

	pool_of_pools[0] = &bp_spt_pool;
 801010e:	4b1d      	ldr	r3, [pc, #116]	; (8010184 <modbus_init_registers+0x12c>)
 8010110:	4a0e      	ldr	r2, [pc, #56]	; (801014c <modbus_init_registers+0xf4>)
 8010112:	601a      	str	r2, [r3, #0]
	pool_of_pools[1] = &bp_service_pool;
 8010114:	4b1b      	ldr	r3, [pc, #108]	; (8010184 <modbus_init_registers+0x12c>)
 8010116:	4a0f      	ldr	r2, [pc, #60]	; (8010154 <modbus_init_registers+0xfc>)
 8010118:	605a      	str	r2, [r3, #4]
	pool_of_pools[2] = &bp_error_pool;
 801011a:	4b1a      	ldr	r3, [pc, #104]	; (8010184 <modbus_init_registers+0x12c>)
 801011c:	4a0f      	ldr	r2, [pc, #60]	; (801015c <modbus_init_registers+0x104>)
 801011e:	609a      	str	r2, [r3, #8]
	pool_of_pools[3] = &bp_bortsuha_pool;
 8010120:	4b18      	ldr	r3, [pc, #96]	; (8010184 <modbus_init_registers+0x12c>)
 8010122:	4a10      	ldr	r2, [pc, #64]	; (8010164 <modbus_init_registers+0x10c>)
 8010124:	60da      	str	r2, [r3, #12]
	pool_of_pools[4] = &bp_elekton_pool;
 8010126:	4b17      	ldr	r3, [pc, #92]	; (8010184 <modbus_init_registers+0x12c>)
 8010128:	4a10      	ldr	r2, [pc, #64]	; (801016c <modbus_init_registers+0x114>)
 801012a:	611a      	str	r2, [r3, #16]
	pool_of_pools[5] = &bp_irz_pool;
 801012c:	4b15      	ldr	r3, [pc, #84]	; (8010184 <modbus_init_registers+0x12c>)
 801012e:	4a11      	ldr	r2, [pc, #68]	; (8010174 <modbus_init_registers+0x11c>)
 8010130:	615a      	str	r2, [r3, #20]
	pool_of_pools[6] = &bp_technomode_pool;
 8010132:	4b14      	ldr	r3, [pc, #80]	; (8010184 <modbus_init_registers+0x12c>)
 8010134:	4a11      	ldr	r2, [pc, #68]	; (801017c <modbus_init_registers+0x124>)
 8010136:	619a      	str	r2, [r3, #24]

	hr_bn_time_l = 0;
 8010138:	4b13      	ldr	r3, [pc, #76]	; (8010188 <modbus_init_registers+0x130>)
 801013a:	2200      	movs	r2, #0
 801013c:	801a      	strh	r2, [r3, #0]
	hr_bn_time_h = 0;
 801013e:	4b13      	ldr	r3, [pc, #76]	; (801018c <modbus_init_registers+0x134>)
 8010140:	2200      	movs	r2, #0
 8010142:	801a      	strh	r2, [r3, #0]
}
 8010144:	bf00      	nop
 8010146:	46bd      	mov	sp, r7
 8010148:	bc80      	pop	{r7}
 801014a:	4770      	bx	lr
 801014c:	200007a0 	.word	0x200007a0
 8010150:	20000068 	.word	0x20000068
 8010154:	200007f4 	.word	0x200007f4
 8010158:	20000094 	.word	0x20000094
 801015c:	20000764 	.word	0x20000764
 8010160:	200000e4 	.word	0x200000e4
 8010164:	200007e0 	.word	0x200007e0
 8010168:	20000100 	.word	0x20000100
 801016c:	2000078c 	.word	0x2000078c
 8010170:	20000118 	.word	0x20000118
 8010174:	2000077c 	.word	0x2000077c
 8010178:	2000013c 	.word	0x2000013c
 801017c:	20000804 	.word	0x20000804
 8010180:	2000016c 	.word	0x2000016c
 8010184:	200007b8 	.word	0x200007b8
 8010188:	20000778 	.word	0x20000778
 801018c:	20000802 	.word	0x20000802

08010190 <init_uart1>:

char * output_buffer;


void init_uart1(modbus_t * mb_pointer)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	b082      	sub	sp, #8
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
	mbs = mb_pointer;
 8010198:	4a04      	ldr	r2, [pc, #16]	; (80101ac <init_uart1+0x1c>)
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 801019e:	4804      	ldr	r0, [pc, #16]	; (80101b0 <init_uart1+0x20>)
 80101a0:	f7f4 fb23 	bl	80047ea <HAL_TIM_Base_Start_IT>
}
 80101a4:	bf00      	nop
 80101a6:	3708      	adds	r7, #8
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	20000810 	.word	0x20000810
 80101b0:	20000d7c 	.word	0x20000d7c

080101b4 <reinit_uart1>:

void reinit_uart1(modbus_t * mb_pointer)
{
 80101b4:	b480      	push	{r7}
 80101b6:	b083      	sub	sp, #12
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	6078      	str	r0, [r7, #4]
	mbs = mb_pointer;
 80101bc:	4a03      	ldr	r2, [pc, #12]	; (80101cc <reinit_uart1+0x18>)
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	6013      	str	r3, [r2, #0]
}
 80101c2:	bf00      	nop
 80101c4:	370c      	adds	r7, #12
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bc80      	pop	{r7}
 80101ca:	4770      	bx	lr
 80101cc:	20000810 	.word	0x20000810

080101d0 <reload_dma>:


void reload_dma()
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(&huart1);
 80101d4:	4804      	ldr	r0, [pc, #16]	; (80101e8 <reload_dma+0x18>)
 80101d6:	f7f4 fe37 	bl	8004e48 <HAL_UART_DMAStop>
	HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80101da:	22cd      	movs	r2, #205	; 0xcd
 80101dc:	4903      	ldr	r1, [pc, #12]	; (80101ec <reload_dma+0x1c>)
 80101de:	4802      	ldr	r0, [pc, #8]	; (80101e8 <reload_dma+0x18>)
 80101e0:	f7f4 fdb2 	bl	8004d48 <HAL_UART_Receive_DMA>

}
 80101e4:	bf00      	nop
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	20000e58 	.word	0x20000e58
 80101ec:	20000634 	.word	0x20000634

080101f0 <TIM3_Update_Handler>:



void TIM3_Update_Handler()
{
 80101f0:	b580      	push	{r7, lr}
 80101f2:	b082      	sub	sp, #8
 80101f4:	af00      	add	r7, sp, #0
	static uint16_t counter;
	uint16_t len;


	int dma_cnt = huart1.hdmarx->Instance->CNDTR;//DMA_GetCurrDataCounter(DMA1_Channel5);
 80101f6:	4b1d      	ldr	r3, [pc, #116]	; (801026c <TIM3_Update_Handler+0x7c>)
 80101f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	685b      	ldr	r3, [r3, #4]
 80101fe:	607b      	str	r3, [r7, #4]
	if ((dma_cnt - counter == 0) && dma_cnt != sizeof(rx_buffer)) //we received data
 8010200:	4b1b      	ldr	r3, [pc, #108]	; (8010270 <TIM3_Update_Handler+0x80>)
 8010202:	881b      	ldrh	r3, [r3, #0]
 8010204:	461a      	mov	r2, r3
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	429a      	cmp	r2, r3
 801020a:	d124      	bne.n	8010256 <TIM3_Update_Handler+0x66>
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2bcd      	cmp	r3, #205	; 0xcd
 8010210:	d021      	beq.n	8010256 <TIM3_Update_Handler+0x66>
	{
		reload_dma();
 8010212:	f7ff ffdd 	bl	80101d0 <reload_dma>
		mb_error_code err = modbus_rt_process_request(mbs, rx_buffer, &output_buffer, &len);
 8010216:	4b17      	ldr	r3, [pc, #92]	; (8010274 <TIM3_Update_Handler+0x84>)
 8010218:	6818      	ldr	r0, [r3, #0]
 801021a:	463b      	mov	r3, r7
 801021c:	4a16      	ldr	r2, [pc, #88]	; (8010278 <TIM3_Update_Handler+0x88>)
 801021e:	4917      	ldr	r1, [pc, #92]	; (801027c <TIM3_Update_Handler+0x8c>)
 8010220:	f7ff fa3a 	bl	800f698 <modbus_rt_process_request>
 8010224:	4603      	mov	r3, r0
 8010226:	70fb      	strb	r3, [r7, #3]
		if (err == MB_ENOERR || err == MB_ENOREG)
 8010228:	78fb      	ldrb	r3, [r7, #3]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d002      	beq.n	8010234 <TIM3_Update_Handler+0x44>
 801022e:	78fb      	ldrb	r3, [r7, #3]
 8010230:	2b01      	cmp	r3, #1
 8010232:	d107      	bne.n	8010244 <TIM3_Update_Handler+0x54>
		{

			HAL_UART_Transmit(&huart1, output_buffer, len, 0x1000);
 8010234:	4b10      	ldr	r3, [pc, #64]	; (8010278 <TIM3_Update_Handler+0x88>)
 8010236:	6819      	ldr	r1, [r3, #0]
 8010238:	883a      	ldrh	r2, [r7, #0]
 801023a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801023e:	480b      	ldr	r0, [pc, #44]	; (801026c <TIM3_Update_Handler+0x7c>)
 8010240:	f7f4 fce9 	bl	8004c16 <HAL_UART_Transmit>

		}
		if (output_buffer != 0)
 8010244:	4b0c      	ldr	r3, [pc, #48]	; (8010278 <TIM3_Update_Handler+0x88>)
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d004      	beq.n	8010256 <TIM3_Update_Handler+0x66>
			free(output_buffer);
 801024c:	4b0a      	ldr	r3, [pc, #40]	; (8010278 <TIM3_Update_Handler+0x88>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	4618      	mov	r0, r3
 8010252:	f002 ff9b 	bl	801318c <free>

	}
	counter =  huart1.hdmarx->Instance->CNDTR;
 8010256:	4b05      	ldr	r3, [pc, #20]	; (801026c <TIM3_Update_Handler+0x7c>)
 8010258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	b29a      	uxth	r2, r3
 8010260:	4b03      	ldr	r3, [pc, #12]	; (8010270 <TIM3_Update_Handler+0x80>)
 8010262:	801a      	strh	r2, [r3, #0]
}
 8010264:	bf00      	nop
 8010266:	3708      	adds	r7, #8
 8010268:	46bd      	mov	sp, r7
 801026a:	bd80      	pop	{r7, pc}
 801026c:	20000e58 	.word	0x20000e58
 8010270:	20000702 	.word	0x20000702
 8010274:	20000810 	.word	0x20000810
 8010278:	2000075c 	.word	0x2000075c
 801027c:	20000634 	.word	0x20000634

08010280 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8010280:	b580      	push	{r7, lr}
 8010282:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8010284:	4904      	ldr	r1, [pc, #16]	; (8010298 <MX_FATFS_Init+0x18>)
 8010286:	4805      	ldr	r0, [pc, #20]	; (801029c <MX_FATFS_Init+0x1c>)
 8010288:	f7fb feb0 	bl	800bfec <FATFS_LinkDriver>
 801028c:	4603      	mov	r3, r0
 801028e:	461a      	mov	r2, r3
 8010290:	4b03      	ldr	r3, [pc, #12]	; (80102a0 <MX_FATFS_Init+0x20>)
 8010292:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8010294:	bf00      	nop
 8010296:	bd80      	pop	{r7, pc}
 8010298:	20000814 	.word	0x20000814
 801029c:	08015bb8 	.word	0x08015bb8
 80102a0:	20000c74 	.word	0x20000c74

080102a4 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 80102a4:	b5b0      	push	{r4, r5, r7, lr}
 80102a6:	b098      	sub	sp, #96	; 0x60
 80102a8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80102aa:	f7ef fff3 	bl	8000294 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80102ae:	f000 f8e1 	bl	8010474 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80102b2:	f000 fb53 	bl	801095c <MX_GPIO_Init>
	MX_DMA_Init();
 80102b6:	f000 fb1b 	bl	80108f0 <MX_DMA_Init>
	MX_USART1_UART_Init();
 80102ba:	f000 fa8f 	bl	80107dc <MX_USART1_UART_Init>
	MX_SPI1_Init();
 80102be:	f000 f9a3 	bl	8010608 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 80102c2:	f000 fab9 	bl	8010838 <MX_USART2_UART_Init>
	MX_SPI2_Init();
 80102c6:	f000 f9db 	bl	8010680 <MX_SPI2_Init>
	MX_SPI3_Init();
 80102ca:	f000 fa13 	bl	80106f4 <MX_SPI3_Init>
	MX_RTC_Init();
 80102ce:	f000 f94b 	bl	8010568 <MX_RTC_Init>
	MX_USART3_UART_Init();
 80102d2:	f000 fadf 	bl	8010894 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 80102d6:	f000 fa49 	bl	801076c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	modbus_init_registers();
 80102da:	f7ff febd 	bl	8010058 <modbus_init_registers>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 80102de:	4b55      	ldr	r3, [pc, #340]	; (8010434 <main+0x190>)
 80102e0:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80102e4:	461d      	mov	r5, r3
 80102e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80102e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80102ea:	682b      	ldr	r3, [r5, #0]
 80102ec:	6023      	str	r3, [r4, #0]
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80102ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80102f2:	2100      	movs	r1, #0
 80102f4:	4618      	mov	r0, r3
 80102f6:	f7fb feb7 	bl	800c068 <osThreadCreate>
 80102fa:	4602      	mov	r2, r0
 80102fc:	4b4e      	ldr	r3, [pc, #312]	; (8010438 <main+0x194>)
 80102fe:	601a      	str	r2, [r3, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	osThreadDef(oled, task_oled, osPriorityNormal, 0, 128);
 8010300:	4b4e      	ldr	r3, [pc, #312]	; (801043c <main+0x198>)
 8010302:	f107 0420 	add.w	r4, r7, #32
 8010306:	461d      	mov	r5, r3
 8010308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801030a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801030c:	682b      	ldr	r3, [r5, #0]
 801030e:	6023      	str	r3, [r4, #0]
	osThreadCreate(osThread(oled), NULL);
 8010310:	f107 0320 	add.w	r3, r7, #32
 8010314:	2100      	movs	r1, #0
 8010316:	4618      	mov	r0, r3
 8010318:	f7fb fea6 	bl	800c068 <osThreadCreate>

	osThreadDef(hr_handler, task_hr_handler, osPriorityNormal, 0, 128);
 801031c:	4b48      	ldr	r3, [pc, #288]	; (8010440 <main+0x19c>)
 801031e:	f107 040c 	add.w	r4, r7, #12
 8010322:	461d      	mov	r5, r3
 8010324:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010326:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010328:	682b      	ldr	r3, [r5, #0]
 801032a:	6023      	str	r3, [r4, #0]
	osThreadCreate(osThread(hr_handler), NULL);
 801032c:	f107 030c 	add.w	r3, r7, #12
 8010330:	2100      	movs	r1, #0
 8010332:	4618      	mov	r0, r3
 8010334:	f7fb fe98 	bl	800c068 <osThreadCreate>

	archive_read_settings();
 8010338:	f001 fb88 	bl	8011a4c <archive_read_settings>

	mb.id = hr_bn_modbus_addr;
 801033c:	4b41      	ldr	r3, [pc, #260]	; (8010444 <main+0x1a0>)
 801033e:	881a      	ldrh	r2, [r3, #0]
 8010340:	4b41      	ldr	r3, [pc, #260]	; (8010448 <main+0x1a4>)
 8010342:	801a      	strh	r2, [r3, #0]

	mb.port = 502;
 8010344:	4b40      	ldr	r3, [pc, #256]	; (8010448 <main+0x1a4>)
 8010346:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 801034a:	841a      	strh	r2, [r3, #32]

	mb.ip_addr.ip1 = hr_bn_ip_h >> 8;
 801034c:	4b3f      	ldr	r3, [pc, #252]	; (801044c <main+0x1a8>)
 801034e:	881b      	ldrh	r3, [r3, #0]
 8010350:	0a1b      	lsrs	r3, r3, #8
 8010352:	b29b      	uxth	r3, r3
 8010354:	b2da      	uxtb	r2, r3
 8010356:	4b3c      	ldr	r3, [pc, #240]	; (8010448 <main+0x1a4>)
 8010358:	741a      	strb	r2, [r3, #16]
	mb.ip_addr.ip2 = hr_bn_ip_h & 0xFF;
 801035a:	4b3c      	ldr	r3, [pc, #240]	; (801044c <main+0x1a8>)
 801035c:	881b      	ldrh	r3, [r3, #0]
 801035e:	b2da      	uxtb	r2, r3
 8010360:	4b39      	ldr	r3, [pc, #228]	; (8010448 <main+0x1a4>)
 8010362:	745a      	strb	r2, [r3, #17]
	mb.ip_addr.ip3 = hr_bn_ip_l >> 8;
 8010364:	4b3a      	ldr	r3, [pc, #232]	; (8010450 <main+0x1ac>)
 8010366:	881b      	ldrh	r3, [r3, #0]
 8010368:	0a1b      	lsrs	r3, r3, #8
 801036a:	b29b      	uxth	r3, r3
 801036c:	b2da      	uxtb	r2, r3
 801036e:	4b36      	ldr	r3, [pc, #216]	; (8010448 <main+0x1a4>)
 8010370:	749a      	strb	r2, [r3, #18]
	mb.ip_addr.ip4 = hr_bn_ip_l & 0xFF;
 8010372:	4b37      	ldr	r3, [pc, #220]	; (8010450 <main+0x1ac>)
 8010374:	881b      	ldrh	r3, [r3, #0]
 8010376:	b2da      	uxtb	r2, r3
 8010378:	4b33      	ldr	r3, [pc, #204]	; (8010448 <main+0x1a4>)
 801037a:	74da      	strb	r2, [r3, #19]

	mb.gw_ip_addr.ip1 = hr_bn_ipgw_h >> 8;
 801037c:	4b35      	ldr	r3, [pc, #212]	; (8010454 <main+0x1b0>)
 801037e:	881b      	ldrh	r3, [r3, #0]
 8010380:	0a1b      	lsrs	r3, r3, #8
 8010382:	b29b      	uxth	r3, r3
 8010384:	b2da      	uxtb	r2, r3
 8010386:	4b30      	ldr	r3, [pc, #192]	; (8010448 <main+0x1a4>)
 8010388:	751a      	strb	r2, [r3, #20]
	mb.gw_ip_addr.ip2 = hr_bn_ipgw_h & 0xFF;
 801038a:	4b32      	ldr	r3, [pc, #200]	; (8010454 <main+0x1b0>)
 801038c:	881b      	ldrh	r3, [r3, #0]
 801038e:	b2da      	uxtb	r2, r3
 8010390:	4b2d      	ldr	r3, [pc, #180]	; (8010448 <main+0x1a4>)
 8010392:	755a      	strb	r2, [r3, #21]
	mb.gw_ip_addr.ip3 = hr_bn_ipgw_l >> 8;;
 8010394:	4b30      	ldr	r3, [pc, #192]	; (8010458 <main+0x1b4>)
 8010396:	881b      	ldrh	r3, [r3, #0]
 8010398:	0a1b      	lsrs	r3, r3, #8
 801039a:	b29b      	uxth	r3, r3
 801039c:	b2da      	uxtb	r2, r3
 801039e:	4b2a      	ldr	r3, [pc, #168]	; (8010448 <main+0x1a4>)
 80103a0:	759a      	strb	r2, [r3, #22]
	mb.gw_ip_addr.ip4 = hr_bn_ipgw_l & 0xFF;
 80103a2:	4b2d      	ldr	r3, [pc, #180]	; (8010458 <main+0x1b4>)
 80103a4:	881b      	ldrh	r3, [r3, #0]
 80103a6:	b2da      	uxtb	r2, r3
 80103a8:	4b27      	ldr	r3, [pc, #156]	; (8010448 <main+0x1a4>)
 80103aa:	75da      	strb	r2, [r3, #23]

	mb.netmask_addr.ip1 = hr_bn_ipnm_h >> 8;
 80103ac:	4b2b      	ldr	r3, [pc, #172]	; (801045c <main+0x1b8>)
 80103ae:	881b      	ldrh	r3, [r3, #0]
 80103b0:	0a1b      	lsrs	r3, r3, #8
 80103b2:	b29b      	uxth	r3, r3
 80103b4:	b2da      	uxtb	r2, r3
 80103b6:	4b24      	ldr	r3, [pc, #144]	; (8010448 <main+0x1a4>)
 80103b8:	771a      	strb	r2, [r3, #28]
	mb.netmask_addr.ip2 = hr_bn_ipnm_h & 0xFF;
 80103ba:	4b28      	ldr	r3, [pc, #160]	; (801045c <main+0x1b8>)
 80103bc:	881b      	ldrh	r3, [r3, #0]
 80103be:	b2da      	uxtb	r2, r3
 80103c0:	4b21      	ldr	r3, [pc, #132]	; (8010448 <main+0x1a4>)
 80103c2:	775a      	strb	r2, [r3, #29]
	mb.netmask_addr.ip3 = hr_bn_ipnm_l >> 8;
 80103c4:	4b26      	ldr	r3, [pc, #152]	; (8010460 <main+0x1bc>)
 80103c6:	881b      	ldrh	r3, [r3, #0]
 80103c8:	0a1b      	lsrs	r3, r3, #8
 80103ca:	b29b      	uxth	r3, r3
 80103cc:	b2da      	uxtb	r2, r3
 80103ce:	4b1e      	ldr	r3, [pc, #120]	; (8010448 <main+0x1a4>)
 80103d0:	779a      	strb	r2, [r3, #30]
	mb.netmask_addr.ip4 = hr_bn_ipnm_l & 0xFF;
 80103d2:	4b23      	ldr	r3, [pc, #140]	; (8010460 <main+0x1bc>)
 80103d4:	881b      	ldrh	r3, [r3, #0]
 80103d6:	b2da      	uxtb	r2, r3
 80103d8:	4b1b      	ldr	r3, [pc, #108]	; (8010448 <main+0x1a4>)
 80103da:	77da      	strb	r2, [r3, #31]

	mb.dns_ip_addr.ip1 = hr_bn_ipdns_h >> 8;
 80103dc:	4b21      	ldr	r3, [pc, #132]	; (8010464 <main+0x1c0>)
 80103de:	881b      	ldrh	r3, [r3, #0]
 80103e0:	0a1b      	lsrs	r3, r3, #8
 80103e2:	b29b      	uxth	r3, r3
 80103e4:	b2da      	uxtb	r2, r3
 80103e6:	4b18      	ldr	r3, [pc, #96]	; (8010448 <main+0x1a4>)
 80103e8:	761a      	strb	r2, [r3, #24]
	mb.dns_ip_addr.ip2 = hr_bn_ipdns_h & 0xFF;
 80103ea:	4b1e      	ldr	r3, [pc, #120]	; (8010464 <main+0x1c0>)
 80103ec:	881b      	ldrh	r3, [r3, #0]
 80103ee:	b2da      	uxtb	r2, r3
 80103f0:	4b15      	ldr	r3, [pc, #84]	; (8010448 <main+0x1a4>)
 80103f2:	765a      	strb	r2, [r3, #25]
	mb.dns_ip_addr.ip3 = hr_bn_ipdns_l >> 8;
 80103f4:	4b1c      	ldr	r3, [pc, #112]	; (8010468 <main+0x1c4>)
 80103f6:	881b      	ldrh	r3, [r3, #0]
 80103f8:	0a1b      	lsrs	r3, r3, #8
 80103fa:	b29b      	uxth	r3, r3
 80103fc:	b2da      	uxtb	r2, r3
 80103fe:	4b12      	ldr	r3, [pc, #72]	; (8010448 <main+0x1a4>)
 8010400:	769a      	strb	r2, [r3, #26]
	mb.dns_ip_addr.ip4 = hr_bn_ipdns_l & 0xFF;
 8010402:	4b19      	ldr	r3, [pc, #100]	; (8010468 <main+0x1c4>)
 8010404:	881b      	ldrh	r3, [r3, #0]
 8010406:	b2da      	uxtb	r2, r3
 8010408:	4b0f      	ldr	r3, [pc, #60]	; (8010448 <main+0x1a4>)
 801040a:	76da      	strb	r2, [r3, #27]

	//modbus_init_w5500(&mb);// Creates eth task
	init_uart1(&mb);
 801040c:	480e      	ldr	r0, [pc, #56]	; (8010448 <main+0x1a4>)
 801040e:	f7ff febf 	bl	8010190 <init_uart1>
	/* USER CODE END RTOS_THREADS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	osMessageQDef(osqueue, 1, uint16_t);
 8010412:	4a16      	ldr	r2, [pc, #88]	; (801046c <main+0x1c8>)
 8010414:	1d3b      	adds	r3, r7, #4
 8010416:	e892 0003 	ldmia.w	r2, {r0, r1}
 801041a:	e883 0003 	stmia.w	r3, {r0, r1}
	AppliEvent = osMessageCreate(osMessageQ(osqueue), NULL);
 801041e:	1d3b      	adds	r3, r7, #4
 8010420:	2100      	movs	r1, #0
 8010422:	4618      	mov	r0, r3
 8010424:	f7fb fe5b 	bl	800c0de <osMessageCreate>
 8010428:	4602      	mov	r2, r0
 801042a:	4b11      	ldr	r3, [pc, #68]	; (8010470 <main+0x1cc>)
 801042c:	601a      	str	r2, [r3, #0]
	/* USER CODE END RTOS_QUEUES */


	/* Start scheduler */
	osKernelStart();
 801042e:	f7fb fe14 	bl	800c05a <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8010432:	e7fe      	b.n	8010432 <main+0x18e>
 8010434:	080159c0 	.word	0x080159c0
 8010438:	20000c78 	.word	0x20000c78
 801043c:	080159dc 	.word	0x080159dc
 8010440:	080159fc 	.word	0x080159fc
 8010444:	200007ae 	.word	0x200007ae
 8010448:	20000d14 	.word	0x20000d14
 801044c:	200007d6 	.word	0x200007d6
 8010450:	200007d4 	.word	0x200007d4
 8010454:	200007da 	.word	0x200007da
 8010458:	200007ac 	.word	0x200007ac
 801045c:	20000760 	.word	0x20000760
 8010460:	200007b0 	.word	0x200007b0
 8010464:	200007b2 	.word	0x200007b2
 8010468:	2000078a 	.word	0x2000078a
 801046c:	08015a10 	.word	0x08015a10
 8010470:	2000163c 	.word	0x2000163c

08010474 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b09c      	sub	sp, #112	; 0x70
 8010478:	af00      	add	r7, sp, #0
	  RCC_ClkInitTypeDef RCC_ClkInitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit;

	    /**Initializes the CPU, AHB and APB busses clocks
	    */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 801047a:	2305      	movs	r3, #5
 801047c:	63bb      	str	r3, [r7, #56]	; 0x38
	  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 801047e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8010482:	643b      	str	r3, [r7, #64]	; 0x40
	  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8010484:	2304      	movs	r3, #4
 8010486:	647b      	str	r3, [r7, #68]	; 0x44
	  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8010488:	2301      	movs	r3, #1
 801048a:	64bb      	str	r3, [r7, #72]	; 0x48
	  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 801048c:	2301      	movs	r3, #1
 801048e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8010490:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010494:	63fb      	str	r3, [r7, #60]	; 0x3c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010496:	2302      	movs	r3, #2
 8010498:	65bb      	str	r3, [r7, #88]	; 0x58
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801049a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801049e:	65fb      	str	r3, [r7, #92]	; 0x5c
	  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80104a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80104a4:	663b      	str	r3, [r7, #96]	; 0x60
	  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 80104a6:	2302      	movs	r3, #2
 80104a8:	667b      	str	r3, [r7, #100]	; 0x64
	  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 80104aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80104ae:	66bb      	str	r3, [r7, #104]	; 0x68
	  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 80104b0:	2340      	movs	r3, #64	; 0x40
 80104b2:	66fb      	str	r3, [r7, #108]	; 0x6c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80104b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80104b8:	4618      	mov	r0, r3
 80104ba:	f7f2 f955 	bl	8002768 <HAL_RCC_OscConfig>
 80104be:	4603      	mov	r3, r0
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d004      	beq.n	80104ce <SystemClock_Config+0x5a>
	  {
	    _Error_Handler(__FILE__, __LINE__);
 80104c4:	f240 110d 	movw	r1, #269	; 0x10d
 80104c8:	4824      	ldr	r0, [pc, #144]	; (801055c <SystemClock_Config+0xe8>)
 80104ca:	f000 fb7b 	bl	8010bc4 <_Error_Handler>
	  }

	  /**Initializes the CPU, AHB and APB busses clocks
	    */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80104ce:	230f      	movs	r3, #15
 80104d0:	627b      	str	r3, [r7, #36]	; 0x24
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80104d2:	2302      	movs	r3, #2
 80104d4:	62bb      	str	r3, [r7, #40]	; 0x28
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80104d6:	2300      	movs	r3, #0
 80104d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80104da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104de:	633b      	str	r3, [r7, #48]	; 0x30
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80104e0:	2300      	movs	r3, #0
 80104e2:	637b      	str	r3, [r7, #52]	; 0x34

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80104e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80104e8:	2102      	movs	r1, #2
 80104ea:	4618      	mov	r0, r3
 80104ec:	f7f2 fc36 	bl	8002d5c <HAL_RCC_ClockConfig>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d004      	beq.n	8010500 <SystemClock_Config+0x8c>
	  {
	    _Error_Handler(__FILE__, __LINE__);
 80104f6:	f240 111b 	movw	r1, #283	; 0x11b
 80104fa:	4818      	ldr	r0, [pc, #96]	; (801055c <SystemClock_Config+0xe8>)
 80104fc:	f000 fb62 	bl	8010bc4 <_Error_Handler>
	  }




	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8010500:	2311      	movs	r3, #17
 8010502:	607b      	str	r3, [r7, #4]
	  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8010504:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010508:	60bb      	str	r3, [r7, #8]
	  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 801050a:	2300      	movs	r3, #0
 801050c:	623b      	str	r3, [r7, #32]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801050e:	1d3b      	adds	r3, r7, #4
 8010510:	4618      	mov	r0, r3
 8010512:	f7f2 fe2d 	bl	8003170 <HAL_RCCEx_PeriphCLKConfig>
 8010516:	4603      	mov	r3, r0
 8010518:	2b00      	cmp	r3, #0
 801051a:	d004      	beq.n	8010526 <SystemClock_Config+0xb2>
	  {
	    _Error_Handler(__FILE__, __LINE__);
 801051c:	f44f 7193 	mov.w	r1, #294	; 0x126
 8010520:	480e      	ldr	r0, [pc, #56]	; (801055c <SystemClock_Config+0xe8>)
 8010522:	f000 fb4f 	bl	8010bc4 <_Error_Handler>
	  }
	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8010526:	f7f2 fda3 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 801052a:	4602      	mov	r2, r0
 801052c:	4b0c      	ldr	r3, [pc, #48]	; (8010560 <SystemClock_Config+0xec>)
 801052e:	fba3 2302 	umull	r2, r3, r3, r2
 8010532:	099b      	lsrs	r3, r3, #6
 8010534:	4618      	mov	r0, r3
 8010536:	f7ef fff4 	bl	8000522 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801053a:	2004      	movs	r0, #4
 801053c:	f7ef fffe 	bl	800053c <HAL_SYSTICK_CLKSourceConfig>

	/**Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 8010540:	4b08      	ldr	r3, [pc, #32]	; (8010564 <SystemClock_Config+0xf0>)
 8010542:	2201      	movs	r2, #1
 8010544:	601a      	str	r2, [r3, #0]

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8010546:	2200      	movs	r2, #0
 8010548:	210f      	movs	r1, #15
 801054a:	f04f 30ff 	mov.w	r0, #4294967295
 801054e:	f7ef ffbe 	bl	80004ce <HAL_NVIC_SetPriority>
}
 8010552:	bf00      	nop
 8010554:	3770      	adds	r7, #112	; 0x70
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}
 801055a:	bf00      	nop
 801055c:	08015a18 	.word	0x08015a18
 8010560:	10624dd3 	.word	0x10624dd3
 8010564:	42420070 	.word	0x42420070

08010568 <MX_RTC_Init>:

/* RTC init function */
static void MX_RTC_Init(void)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b084      	sub	sp, #16
 801056c:	af00      	add	r7, sp, #0
	 */
	//__HAL_RCC_BKP_CLK_ENABLE();
	//__HAL_RCC_PWR_CLK_ENABLE();

//	__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);
	hrtc.Instance = RTC;
 801056e:	4b23      	ldr	r3, [pc, #140]	; (80105fc <MX_RTC_Init+0x94>)
 8010570:	4a23      	ldr	r2, [pc, #140]	; (8010600 <MX_RTC_Init+0x98>)
 8010572:	601a      	str	r2, [r3, #0]
	//hrtc.Init.AsynchPrediv = 0x7F;
	//hrtc.Init.SynchPrediv = 0x00FF;
	//hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
	//hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;

	if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 8010574:	2101      	movs	r1, #1
 8010576:	4821      	ldr	r0, [pc, #132]	; (80105fc <MX_RTC_Init+0x94>)
 8010578:	f7f3 fe66 	bl	8004248 <HAL_RTCEx_BKUPRead>
 801057c:	4602      	mov	r2, r0
 801057e:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8010582:	429a      	cmp	r2, r3
 8010584:	d018      	beq.n	80105b8 <MX_RTC_Init+0x50>
		hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8010586:	4b1d      	ldr	r3, [pc, #116]	; (80105fc <MX_RTC_Init+0x94>)
 8010588:	f04f 32ff 	mov.w	r2, #4294967295
 801058c:	605a      	str	r2, [r3, #4]
		hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 801058e:	4b1b      	ldr	r3, [pc, #108]	; (80105fc <MX_RTC_Init+0x94>)
 8010590:	2200      	movs	r2, #0
 8010592:	609a      	str	r2, [r3, #8]
		if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8010594:	4819      	ldr	r0, [pc, #100]	; (80105fc <MX_RTC_Init+0x94>)
 8010596:	f7f3 f883 	bl	80036a0 <HAL_RTC_Init>
 801059a:	4603      	mov	r3, r0
 801059c:	2b00      	cmp	r3, #0
 801059e:	d004      	beq.n	80105aa <MX_RTC_Init+0x42>
		{
			_Error_Handler(__FILE__, __LINE__);
 80105a0:	f240 1151 	movw	r1, #337	; 0x151
 80105a4:	4817      	ldr	r0, [pc, #92]	; (8010604 <MX_RTC_Init+0x9c>)
 80105a6:	f000 fb0d 	bl	8010bc4 <_Error_Handler>
		}

		HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x32F2);
 80105aa:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80105ae:	2101      	movs	r1, #1
 80105b0:	4812      	ldr	r0, [pc, #72]	; (80105fc <MX_RTC_Init+0x94>)
 80105b2:	f7f3 fe2f 	bl	8004214 <HAL_RTCEx_BKUPWrite>

	       HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);

	  }

}
 80105b6:	e01d      	b.n	80105f4 <MX_RTC_Init+0x8c>
	       uint32_t dateMem = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80105b8:	2102      	movs	r1, #2
 80105ba:	4810      	ldr	r0, [pc, #64]	; (80105fc <MX_RTC_Init+0x94>)
 80105bc:	f7f3 fe44 	bl	8004248 <HAL_RTCEx_BKUPRead>
 80105c0:	4603      	mov	r3, r0
 80105c2:	607b      	str	r3, [r7, #4]
	       memcpy(&DateToUpdate,&dateMem,sizeof(uint32_t));
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	60bb      	str	r3, [r7, #8]
	       if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80105c8:	f107 0308 	add.w	r3, r7, #8
 80105cc:	2201      	movs	r2, #1
 80105ce:	4619      	mov	r1, r3
 80105d0:	480a      	ldr	r0, [pc, #40]	; (80105fc <MX_RTC_Init+0x94>)
 80105d2:	f7f3 fa6b 	bl	8003aac <HAL_RTC_SetDate>
 80105d6:	4603      	mov	r3, r0
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d004      	beq.n	80105e6 <MX_RTC_Init+0x7e>
	         _Error_Handler(__FILE__, __LINE__);
 80105dc:	f240 115f 	movw	r1, #351	; 0x15f
 80105e0:	4808      	ldr	r0, [pc, #32]	; (8010604 <MX_RTC_Init+0x9c>)
 80105e2:	f000 faef 	bl	8010bc4 <_Error_Handler>
	       HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80105e6:	f107 030c 	add.w	r3, r7, #12
 80105ea:	2200      	movs	r2, #0
 80105ec:	4619      	mov	r1, r3
 80105ee:	4803      	ldr	r0, [pc, #12]	; (80105fc <MX_RTC_Init+0x94>)
 80105f0:	f7f3 f984 	bl	80038fc <HAL_RTC_GetTime>
}
 80105f4:	bf00      	nop
 80105f6:	3710      	adds	r7, #16
 80105f8:	46bd      	mov	sp, r7
 80105fa:	bd80      	pop	{r7, pc}
 80105fc:	20000ec8 	.word	0x20000ec8
 8010600:	40002800 	.word	0x40002800
 8010604:	08015a18 	.word	0x08015a18

08010608 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8010608:	b580      	push	{r7, lr}
 801060a:	af00      	add	r7, sp, #0

	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 801060c:	4b19      	ldr	r3, [pc, #100]	; (8010674 <MX_SPI1_Init+0x6c>)
 801060e:	4a1a      	ldr	r2, [pc, #104]	; (8010678 <MX_SPI1_Init+0x70>)
 8010610:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8010612:	4b18      	ldr	r3, [pc, #96]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010614:	f44f 7282 	mov.w	r2, #260	; 0x104
 8010618:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 801061a:	4b16      	ldr	r3, [pc, #88]	; (8010674 <MX_SPI1_Init+0x6c>)
 801061c:	2200      	movs	r2, #0
 801061e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8010620:	4b14      	ldr	r3, [pc, #80]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010622:	2200      	movs	r2, #0
 8010624:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010626:	4b13      	ldr	r3, [pc, #76]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010628:	2200      	movs	r2, #0
 801062a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 801062c:	4b11      	ldr	r3, [pc, #68]	; (8010674 <MX_SPI1_Init+0x6c>)
 801062e:	2200      	movs	r2, #0
 8010630:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8010632:	4b10      	ldr	r3, [pc, #64]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010634:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010638:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 801063a:	4b0e      	ldr	r3, [pc, #56]	; (8010674 <MX_SPI1_Init+0x6c>)
 801063c:	2208      	movs	r2, #8
 801063e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010640:	4b0c      	ldr	r3, [pc, #48]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010642:	2200      	movs	r2, #0
 8010644:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8010646:	4b0b      	ldr	r3, [pc, #44]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010648:	2200      	movs	r2, #0
 801064a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801064c:	4b09      	ldr	r3, [pc, #36]	; (8010674 <MX_SPI1_Init+0x6c>)
 801064e:	2200      	movs	r2, #0
 8010650:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8010652:	4b08      	ldr	r3, [pc, #32]	; (8010674 <MX_SPI1_Init+0x6c>)
 8010654:	220a      	movs	r2, #10
 8010656:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8010658:	4806      	ldr	r0, [pc, #24]	; (8010674 <MX_SPI1_Init+0x6c>)
 801065a:	f7f4 f837 	bl	80046cc <HAL_SPI_Init>
 801065e:	4603      	mov	r3, r0
 8010660:	2b00      	cmp	r3, #0
 8010662:	d004      	beq.n	801066e <MX_SPI1_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010664:	f240 117b 	movw	r1, #379	; 0x17b
 8010668:	4804      	ldr	r0, [pc, #16]	; (801067c <MX_SPI1_Init+0x74>)
 801066a:	f000 faab 	bl	8010bc4 <_Error_Handler>
	}

}
 801066e:	bf00      	nop
 8010670:	bd80      	pop	{r7, pc}
 8010672:	bf00      	nop
 8010674:	20000edc 	.word	0x20000edc
 8010678:	40013000 	.word	0x40013000
 801067c:	08015a18 	.word	0x08015a18

08010680 <MX_SPI2_Init>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	af00      	add	r7, sp, #0

	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8010684:	4b18      	ldr	r3, [pc, #96]	; (80106e8 <MX_SPI2_Init+0x68>)
 8010686:	4a19      	ldr	r2, [pc, #100]	; (80106ec <MX_SPI2_Init+0x6c>)
 8010688:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 801068a:	4b17      	ldr	r3, [pc, #92]	; (80106e8 <MX_SPI2_Init+0x68>)
 801068c:	2200      	movs	r2, #0
 801068e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8010690:	4b15      	ldr	r3, [pc, #84]	; (80106e8 <MX_SPI2_Init+0x68>)
 8010692:	2200      	movs	r2, #0
 8010694:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8010696:	4b14      	ldr	r3, [pc, #80]	; (80106e8 <MX_SPI2_Init+0x68>)
 8010698:	2200      	movs	r2, #0
 801069a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 801069c:	4b12      	ldr	r3, [pc, #72]	; (80106e8 <MX_SPI2_Init+0x68>)
 801069e:	2200      	movs	r2, #0
 80106a0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80106a2:	4b11      	ldr	r3, [pc, #68]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106a4:	2200      	movs	r2, #0
 80106a6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80106a8:	4b0f      	ldr	r3, [pc, #60]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80106ae:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80106b0:	4b0d      	ldr	r3, [pc, #52]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106b2:	2200      	movs	r2, #0
 80106b4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80106b6:	4b0c      	ldr	r3, [pc, #48]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106b8:	2200      	movs	r2, #0
 80106ba:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80106bc:	4b0a      	ldr	r3, [pc, #40]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106be:	2200      	movs	r2, #0
 80106c0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80106c2:	4b09      	ldr	r3, [pc, #36]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106c4:	2200      	movs	r2, #0
 80106c6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80106c8:	4b07      	ldr	r3, [pc, #28]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106ca:	220a      	movs	r2, #10
 80106cc:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80106ce:	4806      	ldr	r0, [pc, #24]	; (80106e8 <MX_SPI2_Init+0x68>)
 80106d0:	f7f3 fffc 	bl	80046cc <HAL_SPI_Init>
 80106d4:	4603      	mov	r3, r0
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d004      	beq.n	80106e4 <MX_SPI2_Init+0x64>
	{
		_Error_Handler(__FILE__, __LINE__);
 80106da:	f240 1193 	movw	r1, #403	; 0x193
 80106de:	4804      	ldr	r0, [pc, #16]	; (80106f0 <MX_SPI2_Init+0x70>)
 80106e0:	f000 fa70 	bl	8010bc4 <_Error_Handler>
	}

}
 80106e4:	bf00      	nop
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	20000c7c 	.word	0x20000c7c
 80106ec:	40003800 	.word	0x40003800
 80106f0:	08015a18 	.word	0x08015a18

080106f4 <MX_SPI3_Init>:

/* SPI3 init function */
static void MX_SPI3_Init(void)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	af00      	add	r7, sp, #0

	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 80106f8:	4b19      	ldr	r3, [pc, #100]	; (8010760 <MX_SPI3_Init+0x6c>)
 80106fa:	4a1a      	ldr	r2, [pc, #104]	; (8010764 <MX_SPI3_Init+0x70>)
 80106fc:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80106fe:	4b18      	ldr	r3, [pc, #96]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010700:	f44f 7282 	mov.w	r2, #260	; 0x104
 8010704:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8010706:	4b16      	ldr	r3, [pc, #88]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010708:	2200      	movs	r2, #0
 801070a:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 801070c:	4b14      	ldr	r3, [pc, #80]	; (8010760 <MX_SPI3_Init+0x6c>)
 801070e:	2200      	movs	r2, #0
 8010710:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010712:	4b13      	ldr	r3, [pc, #76]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010714:	2200      	movs	r2, #0
 8010716:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010718:	4b11      	ldr	r3, [pc, #68]	; (8010760 <MX_SPI3_Init+0x6c>)
 801071a:	2200      	movs	r2, #0
 801071c:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 801071e:	4b10      	ldr	r3, [pc, #64]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010724:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8010726:	4b0e      	ldr	r3, [pc, #56]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010728:	2200      	movs	r2, #0
 801072a:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801072c:	4b0c      	ldr	r3, [pc, #48]	; (8010760 <MX_SPI3_Init+0x6c>)
 801072e:	2200      	movs	r2, #0
 8010730:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8010732:	4b0b      	ldr	r3, [pc, #44]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010734:	2200      	movs	r2, #0
 8010736:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010738:	4b09      	ldr	r3, [pc, #36]	; (8010760 <MX_SPI3_Init+0x6c>)
 801073a:	2200      	movs	r2, #0
 801073c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 801073e:	4b08      	ldr	r3, [pc, #32]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010740:	220a      	movs	r2, #10
 8010742:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8010744:	4806      	ldr	r0, [pc, #24]	; (8010760 <MX_SPI3_Init+0x6c>)
 8010746:	f7f3 ffc1 	bl	80046cc <HAL_SPI_Init>
 801074a:	4603      	mov	r3, r0
 801074c:	2b00      	cmp	r3, #0
 801074e:	d004      	beq.n	801075a <MX_SPI3_Init+0x66>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010750:	f240 11ab 	movw	r1, #427	; 0x1ab
 8010754:	4804      	ldr	r0, [pc, #16]	; (8010768 <MX_SPI3_Init+0x74>)
 8010756:	f000 fa35 	bl	8010bc4 <_Error_Handler>
	}

}
 801075a:	bf00      	nop
 801075c:	bd80      	pop	{r7, pc}
 801075e:	bf00      	nop
 8010760:	20000dbc 	.word	0x20000dbc
 8010764:	40003c00 	.word	0x40003c00
 8010768:	08015a18 	.word	0x08015a18

0801076c <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 801076c:	b580      	push	{r7, lr}
 801076e:	b086      	sub	sp, #24
 8010770:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim3.Instance = TIM3;
 8010772:	4b15      	ldr	r3, [pc, #84]	; (80107c8 <MX_TIM3_Init+0x5c>)
 8010774:	4a15      	ldr	r2, [pc, #84]	; (80107cc <MX_TIM3_Init+0x60>)
 8010776:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = SystemCoreClock/1000;
 8010778:	4b15      	ldr	r3, [pc, #84]	; (80107d0 <MX_TIM3_Init+0x64>)
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	4a15      	ldr	r2, [pc, #84]	; (80107d4 <MX_TIM3_Init+0x68>)
 801077e:	fba2 2303 	umull	r2, r3, r2, r3
 8010782:	099b      	lsrs	r3, r3, #6
 8010784:	4a10      	ldr	r2, [pc, #64]	; (80107c8 <MX_TIM3_Init+0x5c>)
 8010786:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010788:	4b0f      	ldr	r3, [pc, #60]	; (80107c8 <MX_TIM3_Init+0x5c>)
 801078a:	2200      	movs	r2, #0
 801078c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000;
 801078e:	4b0e      	ldr	r3, [pc, #56]	; (80107c8 <MX_TIM3_Init+0x5c>)
 8010790:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010794:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010796:	4b0c      	ldr	r3, [pc, #48]	; (80107c8 <MX_TIM3_Init+0x5c>)
 8010798:	2200      	movs	r2, #0
 801079a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801079c:	4b0a      	ldr	r3, [pc, #40]	; (80107c8 <MX_TIM3_Init+0x5c>)
 801079e:	2200      	movs	r2, #0
 80107a0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80107a2:	4809      	ldr	r0, [pc, #36]	; (80107c8 <MX_TIM3_Init+0x5c>)
 80107a4:	f7f3 fff6 	bl	8004794 <HAL_TIM_Base_Init>
 80107a8:	4603      	mov	r3, r0
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d004      	beq.n	80107b8 <MX_TIM3_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 80107ae:	f240 11bf 	movw	r1, #447	; 0x1bf
 80107b2:	4809      	ldr	r0, [pc, #36]	; (80107d8 <MX_TIM3_Init+0x6c>)
 80107b4:	f000 fa06 	bl	8010bc4 <_Error_Handler>
	}
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80107b8:	201d      	movs	r0, #29
 80107ba:	f7ef fea4 	bl	8000506 <HAL_NVIC_EnableIRQ>
//	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
//	{
//		_Error_Handler(__FILE__, __LINE__);
//	}

}
 80107be:	bf00      	nop
 80107c0:	3718      	adds	r7, #24
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bd80      	pop	{r7, pc}
 80107c6:	bf00      	nop
 80107c8:	20000d7c 	.word	0x20000d7c
 80107cc:	40000400 	.word	0x40000400
 80107d0:	20000170 	.word	0x20000170
 80107d4:	10624dd3 	.word	0x10624dd3
 80107d8:	08015a18 	.word	0x08015a18

080107dc <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 80107e0:	4b12      	ldr	r3, [pc, #72]	; (801082c <MX_USART1_UART_Init+0x50>)
 80107e2:	4a13      	ldr	r2, [pc, #76]	; (8010830 <MX_USART1_UART_Init+0x54>)
 80107e4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 80107e6:	4b11      	ldr	r3, [pc, #68]	; (801082c <MX_USART1_UART_Init+0x50>)
 80107e8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80107ec:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80107ee:	4b0f      	ldr	r3, [pc, #60]	; (801082c <MX_USART1_UART_Init+0x50>)
 80107f0:	2200      	movs	r2, #0
 80107f2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80107f4:	4b0d      	ldr	r3, [pc, #52]	; (801082c <MX_USART1_UART_Init+0x50>)
 80107f6:	2200      	movs	r2, #0
 80107f8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80107fa:	4b0c      	ldr	r3, [pc, #48]	; (801082c <MX_USART1_UART_Init+0x50>)
 80107fc:	2200      	movs	r2, #0
 80107fe:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8010800:	4b0a      	ldr	r3, [pc, #40]	; (801082c <MX_USART1_UART_Init+0x50>)
 8010802:	220c      	movs	r2, #12
 8010804:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010806:	4b09      	ldr	r3, [pc, #36]	; (801082c <MX_USART1_UART_Init+0x50>)
 8010808:	2200      	movs	r2, #0
 801080a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 801080c:	4b07      	ldr	r3, [pc, #28]	; (801082c <MX_USART1_UART_Init+0x50>)
 801080e:	2200      	movs	r2, #0
 8010810:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8010812:	4806      	ldr	r0, [pc, #24]	; (801082c <MX_USART1_UART_Init+0x50>)
 8010814:	f7f4 f9b2 	bl	8004b7c <HAL_UART_Init>
 8010818:	4603      	mov	r3, r0
 801081a:	2b00      	cmp	r3, #0
 801081c:	d004      	beq.n	8010828 <MX_USART1_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 801081e:	f240 11df 	movw	r1, #479	; 0x1df
 8010822:	4804      	ldr	r0, [pc, #16]	; (8010834 <MX_USART1_UART_Init+0x58>)
 8010824:	f000 f9ce 	bl	8010bc4 <_Error_Handler>
	}

}
 8010828:	bf00      	nop
 801082a:	bd80      	pop	{r7, pc}
 801082c:	20000e58 	.word	0x20000e58
 8010830:	40013800 	.word	0x40013800
 8010834:	08015a18 	.word	0x08015a18

08010838 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 801083c:	4b12      	ldr	r3, [pc, #72]	; (8010888 <MX_USART2_UART_Init+0x50>)
 801083e:	4a13      	ldr	r2, [pc, #76]	; (801088c <MX_USART2_UART_Init+0x54>)
 8010840:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8010842:	4b11      	ldr	r3, [pc, #68]	; (8010888 <MX_USART2_UART_Init+0x50>)
 8010844:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8010848:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 801084a:	4b0f      	ldr	r3, [pc, #60]	; (8010888 <MX_USART2_UART_Init+0x50>)
 801084c:	2200      	movs	r2, #0
 801084e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8010850:	4b0d      	ldr	r3, [pc, #52]	; (8010888 <MX_USART2_UART_Init+0x50>)
 8010852:	2200      	movs	r2, #0
 8010854:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8010856:	4b0c      	ldr	r3, [pc, #48]	; (8010888 <MX_USART2_UART_Init+0x50>)
 8010858:	2200      	movs	r2, #0
 801085a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 801085c:	4b0a      	ldr	r3, [pc, #40]	; (8010888 <MX_USART2_UART_Init+0x50>)
 801085e:	220c      	movs	r2, #12
 8010860:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010862:	4b09      	ldr	r3, [pc, #36]	; (8010888 <MX_USART2_UART_Init+0x50>)
 8010864:	2200      	movs	r2, #0
 8010866:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8010868:	4b07      	ldr	r3, [pc, #28]	; (8010888 <MX_USART2_UART_Init+0x50>)
 801086a:	2200      	movs	r2, #0
 801086c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 801086e:	4806      	ldr	r0, [pc, #24]	; (8010888 <MX_USART2_UART_Init+0x50>)
 8010870:	f7f4 f984 	bl	8004b7c <HAL_UART_Init>
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	d004      	beq.n	8010884 <MX_USART2_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 801087a:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 801087e:	4804      	ldr	r0, [pc, #16]	; (8010890 <MX_USART2_UART_Init+0x58>)
 8010880:	f000 f9a0 	bl	8010bc4 <_Error_Handler>
	}

}
 8010884:	bf00      	nop
 8010886:	bd80      	pop	{r7, pc}
 8010888:	20000f34 	.word	0x20000f34
 801088c:	40004400 	.word	0x40004400
 8010890:	08015a18 	.word	0x08015a18

08010894 <MX_USART3_UART_Init>:

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 8010898:	4b12      	ldr	r3, [pc, #72]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 801089a:	4a13      	ldr	r2, [pc, #76]	; (80108e8 <MX_USART3_UART_Init+0x54>)
 801089c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 801089e:	4b11      	ldr	r3, [pc, #68]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80108a4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80108a6:	4b0f      	ldr	r3, [pc, #60]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108a8:	2200      	movs	r2, #0
 80108aa:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80108ac:	4b0d      	ldr	r3, [pc, #52]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108ae:	2200      	movs	r2, #0
 80108b0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80108b2:	4b0c      	ldr	r3, [pc, #48]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108b4:	2200      	movs	r2, #0
 80108b6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80108b8:	4b0a      	ldr	r3, [pc, #40]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108ba:	220c      	movs	r2, #12
 80108bc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80108be:	4b09      	ldr	r3, [pc, #36]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108c0:	2200      	movs	r2, #0
 80108c2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80108c4:	4b07      	ldr	r3, [pc, #28]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108c6:	2200      	movs	r2, #0
 80108c8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80108ca:	4806      	ldr	r0, [pc, #24]	; (80108e4 <MX_USART3_UART_Init+0x50>)
 80108cc:	f7f4 f956 	bl	8004b7c <HAL_UART_Init>
 80108d0:	4603      	mov	r3, r0
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d004      	beq.n	80108e0 <MX_USART3_UART_Init+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
 80108d6:	f240 2105 	movw	r1, #517	; 0x205
 80108da:	4804      	ldr	r0, [pc, #16]	; (80108ec <MX_USART3_UART_Init+0x58>)
 80108dc:	f000 f972 	bl	8010bc4 <_Error_Handler>
	}

}
 80108e0:	bf00      	nop
 80108e2:	bd80      	pop	{r7, pc}
 80108e4:	20000cd4 	.word	0x20000cd4
 80108e8:	40004800 	.word	0x40004800
 80108ec:	08015a18 	.word	0x08015a18

080108f0 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b082      	sub	sp, #8
 80108f4:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80108f6:	4a18      	ldr	r2, [pc, #96]	; (8010958 <MX_DMA_Init+0x68>)
 80108f8:	4b17      	ldr	r3, [pc, #92]	; (8010958 <MX_DMA_Init+0x68>)
 80108fa:	695b      	ldr	r3, [r3, #20]
 80108fc:	f043 0301 	orr.w	r3, r3, #1
 8010900:	6153      	str	r3, [r2, #20]
 8010902:	4b15      	ldr	r3, [pc, #84]	; (8010958 <MX_DMA_Init+0x68>)
 8010904:	695b      	ldr	r3, [r3, #20]
 8010906:	f003 0301 	and.w	r3, r3, #1
 801090a:	607b      	str	r3, [r7, #4]
 801090c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 801090e:	2200      	movs	r2, #0
 8010910:	2105      	movs	r1, #5
 8010912:	200c      	movs	r0, #12
 8010914:	f7ef fddb 	bl	80004ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8010918:	200c      	movs	r0, #12
 801091a:	f7ef fdf4 	bl	8000506 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 801091e:	2200      	movs	r2, #0
 8010920:	2105      	movs	r1, #5
 8010922:	200d      	movs	r0, #13
 8010924:	f7ef fdd3 	bl	80004ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8010928:	200d      	movs	r0, #13
 801092a:	f7ef fdec 	bl	8000506 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 801092e:	2200      	movs	r2, #0
 8010930:	2105      	movs	r1, #5
 8010932:	200e      	movs	r0, #14
 8010934:	f7ef fdcb 	bl	80004ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8010938:	200e      	movs	r0, #14
 801093a:	f7ef fde4 	bl	8000506 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 801093e:	2200      	movs	r2, #0
 8010940:	2105      	movs	r1, #5
 8010942:	200f      	movs	r0, #15
 8010944:	f7ef fdc3 	bl	80004ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8010948:	200f      	movs	r0, #15
 801094a:	f7ef fddc 	bl	8000506 <HAL_NVIC_EnableIRQ>

}
 801094e:	bf00      	nop
 8010950:	3708      	adds	r7, #8
 8010952:	46bd      	mov	sp, r7
 8010954:	bd80      	pop	{r7, pc}
 8010956:	bf00      	nop
 8010958:	40021000 	.word	0x40021000

0801095c <MX_GPIO_Init>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b08a      	sub	sp, #40	; 0x28
 8010960:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8010962:	4a67      	ldr	r2, [pc, #412]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010964:	4b66      	ldr	r3, [pc, #408]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010966:	699b      	ldr	r3, [r3, #24]
 8010968:	f043 0310 	orr.w	r3, r3, #16
 801096c:	6193      	str	r3, [r2, #24]
 801096e:	4b64      	ldr	r3, [pc, #400]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010970:	699b      	ldr	r3, [r3, #24]
 8010972:	f003 0310 	and.w	r3, r3, #16
 8010976:	617b      	str	r3, [r7, #20]
 8010978:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 801097a:	4a61      	ldr	r2, [pc, #388]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 801097c:	4b60      	ldr	r3, [pc, #384]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 801097e:	699b      	ldr	r3, [r3, #24]
 8010980:	f043 0304 	orr.w	r3, r3, #4
 8010984:	6193      	str	r3, [r2, #24]
 8010986:	4b5e      	ldr	r3, [pc, #376]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010988:	699b      	ldr	r3, [r3, #24]
 801098a:	f003 0304 	and.w	r3, r3, #4
 801098e:	613b      	str	r3, [r7, #16]
 8010990:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8010992:	4a5b      	ldr	r2, [pc, #364]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010994:	4b5a      	ldr	r3, [pc, #360]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 8010996:	699b      	ldr	r3, [r3, #24]
 8010998:	f043 0308 	orr.w	r3, r3, #8
 801099c:	6193      	str	r3, [r2, #24]
 801099e:	4b58      	ldr	r3, [pc, #352]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109a0:	699b      	ldr	r3, [r3, #24]
 80109a2:	f003 0308 	and.w	r3, r3, #8
 80109a6:	60fb      	str	r3, [r7, #12]
 80109a8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80109aa:	4a55      	ldr	r2, [pc, #340]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109ac:	4b54      	ldr	r3, [pc, #336]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109ae:	699b      	ldr	r3, [r3, #24]
 80109b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109b4:	6193      	str	r3, [r2, #24]
 80109b6:	4b52      	ldr	r3, [pc, #328]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109b8:	699b      	ldr	r3, [r3, #24]
 80109ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80109be:	60bb      	str	r3, [r7, #8]
 80109c0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80109c2:	4a4f      	ldr	r2, [pc, #316]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109c4:	4b4e      	ldr	r3, [pc, #312]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109c6:	699b      	ldr	r3, [r3, #24]
 80109c8:	f043 0320 	orr.w	r3, r3, #32
 80109cc:	6193      	str	r3, [r2, #24]
 80109ce:	4b4c      	ldr	r3, [pc, #304]	; (8010b00 <MX_GPIO_Init+0x1a4>)
 80109d0:	699b      	ldr	r3, [r3, #24]
 80109d2:	f003 0320 	and.w	r3, r3, #32
 80109d6:	607b      	str	r3, [r7, #4]
 80109d8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 80109da:	2200      	movs	r2, #0
 80109dc:	2110      	movs	r1, #16
 80109de:	4849      	ldr	r0, [pc, #292]	; (8010b04 <MX_GPIO_Init+0x1a8>)
 80109e0:	f7f0 fae1 	bl	8000fa6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, OLED_MOSI_Pin|OLED_SCK_Pin, GPIO_PIN_RESET);
 80109e4:	2200      	movs	r2, #0
 80109e6:	2105      	movs	r1, #5
 80109e8:	4847      	ldr	r0, [pc, #284]	; (8010b08 <MX_GPIO_Init+0x1ac>)
 80109ea:	f7f0 fadc 	bl	8000fa6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, OLED_CS_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 80109ee:	2200      	movs	r2, #0
 80109f0:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80109f4:	4845      	ldr	r0, [pc, #276]	; (8010b0c <MX_GPIO_Init+0x1b0>)
 80109f6:	f7f0 fad6 	bl	8000fa6 <HAL_GPIO_WritePin>
			|LED4_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, PMODE_0_Pin|PMODE_1_Pin|PMODE_2_Pin|WDI_Pin, GPIO_PIN_RESET);
 80109fa:	2200      	movs	r2, #0
 80109fc:	f24e 0104 	movw	r1, #57348	; 0xe004
 8010a00:	4843      	ldr	r0, [pc, #268]	; (8010b10 <MX_GPIO_Init+0x1b4>)
 8010a02:	f7f0 fad0 	bl	8000fa6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, CS_ROM0_Pin|CS_ROM1_Pin|EN_VBUS_Pin, GPIO_PIN_RESET);
 8010a06:	2200      	movs	r2, #0
 8010a08:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8010a0c:	4841      	ldr	r0, [pc, #260]	; (8010b14 <MX_GPIO_Init+0x1b8>)
 8010a0e:	f7f0 faca 	bl	8000fa6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : W5500_NSS_Pin */
	GPIO_InitStruct.Pin = W5500_NSS_Pin;
 8010a12:	2310      	movs	r3, #16
 8010a14:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010a16:	2301      	movs	r3, #1
 8010a18:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a1a:	2302      	movs	r3, #2
 8010a1c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(W5500_NSS_GPIO_Port, &GPIO_InitStruct);
 8010a1e:	f107 0318 	add.w	r3, r7, #24
 8010a22:	4619      	mov	r1, r3
 8010a24:	4837      	ldr	r0, [pc, #220]	; (8010b04 <MX_GPIO_Init+0x1a8>)
 8010a26:	f7f0 f949 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pins : OLED_MOSI_Pin OLED_SCK_Pin */
	GPIO_InitStruct.Pin = OLED_MOSI_Pin|OLED_SCK_Pin;
 8010a2a:	2305      	movs	r3, #5
 8010a2c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010a2e:	2301      	movs	r3, #1
 8010a30:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a32:	2302      	movs	r3, #2
 8010a34:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010a36:	f107 0318 	add.w	r3, r7, #24
 8010a3a:	4619      	mov	r1, r3
 8010a3c:	4832      	ldr	r0, [pc, #200]	; (8010b08 <MX_GPIO_Init+0x1ac>)
 8010a3e:	f7f0 f93d 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pin : OLED_MISO_Pin */
	GPIO_InitStruct.Pin = OLED_MISO_Pin;
 8010a42:	2302      	movs	r3, #2
 8010a44:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010a46:	2300      	movs	r3, #0
 8010a48:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(OLED_MISO_GPIO_Port, &GPIO_InitStruct);
 8010a4e:	f107 0318 	add.w	r3, r7, #24
 8010a52:	4619      	mov	r1, r3
 8010a54:	482c      	ldr	r0, [pc, #176]	; (8010b08 <MX_GPIO_Init+0x1ac>)
 8010a56:	f7f0 f931 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pins : OLED_CS_Pin LED1_Pin LED2_Pin LED3_Pin
                           LED4_Pin */
	GPIO_InitStruct.Pin = OLED_CS_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8010a5a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8010a5e:	61bb      	str	r3, [r7, #24]
			|LED4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010a60:	2301      	movs	r3, #1
 8010a62:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a64:	2302      	movs	r3, #2
 8010a66:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8010a68:	f107 0318 	add.w	r3, r7, #24
 8010a6c:	4619      	mov	r1, r3
 8010a6e:	4827      	ldr	r0, [pc, #156]	; (8010b0c <MX_GPIO_Init+0x1b0>)
 8010a70:	f7f0 f924 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pin : ADC_NSS_Pin */
	GPIO_InitStruct.Pin = ADC_NSS_Pin;
 8010a74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a78:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8010a7a:	4b27      	ldr	r3, [pc, #156]	; (8010b18 <MX_GPIO_Init+0x1bc>)
 8010a7c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(ADC_NSS_GPIO_Port, &GPIO_InitStruct);
 8010a82:	f107 0318 	add.w	r3, r7, #24
 8010a86:	4619      	mov	r1, r3
 8010a88:	481f      	ldr	r0, [pc, #124]	; (8010b08 <MX_GPIO_Init+0x1ac>)
 8010a8a:	f7f0 f917 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pins : PMODE_0_Pin PMODE_1_Pin PMODE_2_Pin WDI_Pin */
	GPIO_InitStruct.Pin = PMODE_0_Pin|PMODE_1_Pin|PMODE_2_Pin|WDI_Pin;
 8010a8e:	f24e 0304 	movw	r3, #57348	; 0xe004
 8010a92:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010a94:	2301      	movs	r3, #1
 8010a96:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a98:	2302      	movs	r3, #2
 8010a9a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010a9c:	f107 0318 	add.w	r3, r7, #24
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	481b      	ldr	r0, [pc, #108]	; (8010b10 <MX_GPIO_Init+0x1b4>)
 8010aa4:	f7f0 f90a 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_ROM0_Pin CS_ROM1_Pin EN_VBUS_Pin */
	GPIO_InitStruct.Pin = CS_ROM0_Pin|CS_ROM1_Pin|EN_VBUS_Pin;
 8010aa8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8010aac:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010aae:	2301      	movs	r3, #1
 8010ab0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010ab2:	2302      	movs	r3, #2
 8010ab4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010ab6:	f107 0318 	add.w	r3, r7, #24
 8010aba:	4619      	mov	r1, r3
 8010abc:	4815      	ldr	r0, [pc, #84]	; (8010b14 <MX_GPIO_Init+0x1b8>)
 8010abe:	f7f0 f8fd 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pin : FAULT_VBUS_Pin */
	GPIO_InitStruct.Pin = FAULT_VBUS_Pin;
 8010ac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010ac6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010ac8:	2300      	movs	r3, #0
 8010aca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010acc:	2300      	movs	r3, #0
 8010ace:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(FAULT_VBUS_GPIO_Port, &GPIO_InitStruct);
 8010ad0:	f107 0318 	add.w	r3, r7, #24
 8010ad4:	4619      	mov	r1, r3
 8010ad6:	480f      	ldr	r0, [pc, #60]	; (8010b14 <MX_GPIO_Init+0x1b8>)
 8010ad8:	f7f0 f8f0 	bl	8000cbc <HAL_GPIO_Init>

	/*Configure GPIO pin : FAULT_VBUS_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010adc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010ae0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8010ae6:	2302      	movs	r3, #2
 8010ae8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010aea:	f107 0318 	add.w	r3, r7, #24
 8010aee:	4619      	mov	r1, r3
 8010af0:	4804      	ldr	r0, [pc, #16]	; (8010b04 <MX_GPIO_Init+0x1a8>)
 8010af2:	f7f0 f8e3 	bl	8000cbc <HAL_GPIO_Init>

}
 8010af6:	bf00      	nop
 8010af8:	3728      	adds	r7, #40	; 0x28
 8010afa:	46bd      	mov	sp, r7
 8010afc:	bd80      	pop	{r7, pc}
 8010afe:	bf00      	nop
 8010b00:	40021000 	.word	0x40021000
 8010b04:	40010800 	.word	0x40010800
 8010b08:	40010c00 	.word	0x40010c00
 8010b0c:	40011800 	.word	0x40011800
 8010b10:	40011400 	.word	0x40011400
 8010b14:	40011000 	.word	0x40011000
 8010b18:	10110000 	.word	0x10110000

08010b1c <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8010b1c:	b5b0      	push	{r4, r5, r7, lr}
 8010b1e:	b08a      	sub	sp, #40	; 0x28
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	6078      	str	r0, [r7, #4]
	osEvent event;
	/* init code for USB_HOST */
	MX_USB_HOST_Init();
 8010b24:	f000 fbea 	bl	80112fc <MX_USB_HOST_Init>

	/* init code for FATFS */
	MX_FATFS_Init();
 8010b28:	f7ff fbaa 	bl	8010280 <MX_FATFS_Init>

	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;)
	{
		event = osMessageGet(AppliEvent, osWaitForever);
 8010b2c:	4b15      	ldr	r3, [pc, #84]	; (8010b84 <StartDefaultTask+0x68>)
 8010b2e:	6819      	ldr	r1, [r3, #0]
 8010b30:	f107 031c 	add.w	r3, r7, #28
 8010b34:	f04f 32ff 	mov.w	r2, #4294967295
 8010b38:	4618      	mov	r0, r3
 8010b3a:	f7fb fb23 	bl	800c184 <osMessageGet>

		if (event.status == osEventMessage)
 8010b3e:	69fb      	ldr	r3, [r7, #28]
 8010b40:	2b10      	cmp	r3, #16
 8010b42:	d11b      	bne.n	8010b7c <StartDefaultTask+0x60>
		{
			switch (event.value.v)
 8010b44:	6a3b      	ldr	r3, [r7, #32]
 8010b46:	2b01      	cmp	r3, #1
 8010b48:	d002      	beq.n	8010b50 <StartDefaultTask+0x34>
 8010b4a:	2b02      	cmp	r3, #2
 8010b4c:	d004      	beq.n	8010b58 <StartDefaultTask+0x3c>
				osThreadDef(usb, usb_write_archive_task, osPriorityNormal, 0, 8128);
				osThreadCreate(osThread(usb), NULL);
				break;

			default:
				break;
 8010b4e:	e015      	b.n	8010b7c <StartDefaultTask+0x60>
				Appli_state = APPLICATION_DISCONNECT;
 8010b50:	4b0d      	ldr	r3, [pc, #52]	; (8010b88 <StartDefaultTask+0x6c>)
 8010b52:	2201      	movs	r2, #1
 8010b54:	701a      	strb	r2, [r3, #0]
				break;
 8010b56:	e011      	b.n	8010b7c <StartDefaultTask+0x60>
				Appli_state = APPLICATION_READY;
 8010b58:	4b0b      	ldr	r3, [pc, #44]	; (8010b88 <StartDefaultTask+0x6c>)
 8010b5a:	2202      	movs	r2, #2
 8010b5c:	701a      	strb	r2, [r3, #0]
				osThreadDef(usb, usb_write_archive_task, osPriorityNormal, 0, 8128);
 8010b5e:	4b0b      	ldr	r3, [pc, #44]	; (8010b8c <StartDefaultTask+0x70>)
 8010b60:	f107 0408 	add.w	r4, r7, #8
 8010b64:	461d      	mov	r5, r3
 8010b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010b6a:	682b      	ldr	r3, [r5, #0]
 8010b6c:	6023      	str	r3, [r4, #0]
				osThreadCreate(osThread(usb), NULL);
 8010b6e:	f107 0308 	add.w	r3, r7, #8
 8010b72:	2100      	movs	r1, #0
 8010b74:	4618      	mov	r0, r3
 8010b76:	f7fb fa77 	bl	800c068 <osThreadCreate>
				break;
 8010b7a:	bf00      	nop
			}
		}
		osDelay(1);
 8010b7c:	2001      	movs	r0, #1
 8010b7e:	f7fb fa9a 	bl	800c0b6 <osDelay>
		event = osMessageGet(AppliEvent, osWaitForever);
 8010b82:	e7d3      	b.n	8010b2c <StartDefaultTask+0x10>
 8010b84:	2000163c 	.word	0x2000163c
 8010b88:	20000704 	.word	0x20000704
 8010b8c:	08015a2c 	.word	0x08015a2c

08010b90 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4a07      	ldr	r2, [pc, #28]	; (8010bbc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8010b9e:	4293      	cmp	r3, r2
 8010ba0:	d101      	bne.n	8010ba6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8010ba2:	f7ef fb8d 	bl	80002c0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3)
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	4a05      	ldr	r2, [pc, #20]	; (8010bc0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8010bac:	4293      	cmp	r3, r2
 8010bae:	d101      	bne.n	8010bb4 <HAL_TIM_PeriodElapsedCallback+0x24>
		TIM3_Update_Handler();
 8010bb0:	f7ff fb1e 	bl	80101f0 <TIM3_Update_Handler>
	/* USER CODE END Callback 1 */
}
 8010bb4:	bf00      	nop
 8010bb6:	3708      	adds	r7, #8
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}
 8010bbc:	40001400 	.word	0x40001400
 8010bc0:	40000400 	.word	0x40000400

08010bc4 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8010bc4:	b480      	push	{r7}
 8010bc6:	b083      	sub	sp, #12
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
 8010bcc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 8010bce:	e7fe      	b.n	8010bce <_Error_Handler+0xa>

08010bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b082      	sub	sp, #8
 8010bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8010bd6:	4a24      	ldr	r2, [pc, #144]	; (8010c68 <HAL_MspInit+0x98>)
 8010bd8:	4b23      	ldr	r3, [pc, #140]	; (8010c68 <HAL_MspInit+0x98>)
 8010bda:	699b      	ldr	r3, [r3, #24]
 8010bdc:	f043 0301 	orr.w	r3, r3, #1
 8010be0:	6193      	str	r3, [r2, #24]
 8010be2:	4b21      	ldr	r3, [pc, #132]	; (8010c68 <HAL_MspInit+0x98>)
 8010be4:	699b      	ldr	r3, [r3, #24]
 8010be6:	f003 0301 	and.w	r3, r3, #1
 8010bea:	607b      	str	r3, [r7, #4]
 8010bec:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010bee:	2003      	movs	r0, #3
 8010bf0:	f7ef fc62 	bl	80004b8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	2100      	movs	r1, #0
 8010bf8:	f06f 000b 	mvn.w	r0, #11
 8010bfc:	f7ef fc67 	bl	80004ce <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8010c00:	2200      	movs	r2, #0
 8010c02:	2100      	movs	r1, #0
 8010c04:	f06f 000a 	mvn.w	r0, #10
 8010c08:	f7ef fc61 	bl	80004ce <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	2100      	movs	r1, #0
 8010c10:	f06f 0009 	mvn.w	r0, #9
 8010c14:	f7ef fc5b 	bl	80004ce <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8010c18:	2200      	movs	r2, #0
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	f06f 0004 	mvn.w	r0, #4
 8010c20:	f7ef fc55 	bl	80004ce <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8010c24:	2200      	movs	r2, #0
 8010c26:	2100      	movs	r1, #0
 8010c28:	f06f 0003 	mvn.w	r0, #3
 8010c2c:	f7ef fc4f 	bl	80004ce <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8010c30:	2200      	movs	r2, #0
 8010c32:	210f      	movs	r1, #15
 8010c34:	f06f 0001 	mvn.w	r0, #1
 8010c38:	f7ef fc49 	bl	80004ce <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	210f      	movs	r1, #15
 8010c40:	f04f 30ff 	mov.w	r0, #4294967295
 8010c44:	f7ef fc43 	bl	80004ce <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8010c48:	4a08      	ldr	r2, [pc, #32]	; (8010c6c <HAL_MspInit+0x9c>)
 8010c4a:	4b08      	ldr	r3, [pc, #32]	; (8010c6c <HAL_MspInit+0x9c>)
 8010c4c:	685b      	ldr	r3, [r3, #4]
 8010c4e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8010c52:	6053      	str	r3, [r2, #4]
 8010c54:	4a05      	ldr	r2, [pc, #20]	; (8010c6c <HAL_MspInit+0x9c>)
 8010c56:	4b05      	ldr	r3, [pc, #20]	; (8010c6c <HAL_MspInit+0x9c>)
 8010c58:	685b      	ldr	r3, [r3, #4]
 8010c5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010c5e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010c60:	bf00      	nop
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}
 8010c68:	40021000 	.word	0x40021000
 8010c6c:	40010000 	.word	0x40010000

08010c70 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b084      	sub	sp, #16
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]

  if(hrtc->Instance==RTC)
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	4a0b      	ldr	r2, [pc, #44]	; (8010cac <HAL_RTC_MspInit+0x3c>)
 8010c7e:	4293      	cmp	r3, r2
 8010c80:	d110      	bne.n	8010ca4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8010c82:	f7f1 fd65 	bl	8002750 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8010c86:	4a0a      	ldr	r2, [pc, #40]	; (8010cb0 <HAL_RTC_MspInit+0x40>)
 8010c88:	4b09      	ldr	r3, [pc, #36]	; (8010cb0 <HAL_RTC_MspInit+0x40>)
 8010c8a:	69db      	ldr	r3, [r3, #28]
 8010c8c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8010c90:	61d3      	str	r3, [r2, #28]
 8010c92:	4b07      	ldr	r3, [pc, #28]	; (8010cb0 <HAL_RTC_MspInit+0x40>)
 8010c94:	69db      	ldr	r3, [r3, #28]
 8010c96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010c9a:	60fb      	str	r3, [r7, #12]
 8010c9c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8010c9e:	4b05      	ldr	r3, [pc, #20]	; (8010cb4 <HAL_RTC_MspInit+0x44>)
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8010ca4:	bf00      	nop
 8010ca6:	3710      	adds	r7, #16
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	40002800 	.word	0x40002800
 8010cb0:	40021000 	.word	0x40021000
 8010cb4:	4242043c 	.word	0x4242043c

08010cb8 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b08a      	sub	sp, #40	; 0x28
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	4a80      	ldr	r2, [pc, #512]	; (8010ec8 <HAL_SPI_MspInit+0x210>)
 8010cc6:	4293      	cmp	r3, r2
 8010cc8:	d174      	bne.n	8010db4 <HAL_SPI_MspInit+0xfc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8010cca:	4a80      	ldr	r2, [pc, #512]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010ccc:	4b7f      	ldr	r3, [pc, #508]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010cce:	699b      	ldr	r3, [r3, #24]
 8010cd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010cd4:	6193      	str	r3, [r2, #24]
 8010cd6:	4b7d      	ldr	r3, [pc, #500]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010cd8:	699b      	ldr	r3, [r3, #24]
 8010cda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010cde:	617b      	str	r3, [r7, #20]
 8010ce0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = W5500_SCK_Pin|W5500_MOSI_Pin;
 8010ce2:	23a0      	movs	r3, #160	; 0xa0
 8010ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ce6:	2302      	movs	r3, #2
 8010ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010cea:	2303      	movs	r3, #3
 8010cec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010cee:	f107 0318 	add.w	r3, r7, #24
 8010cf2:	4619      	mov	r1, r3
 8010cf4:	4876      	ldr	r0, [pc, #472]	; (8010ed0 <HAL_SPI_MspInit+0x218>)
 8010cf6:	f7ef ffe1 	bl	8000cbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W5500_MISO_Pin;
 8010cfa:	2340      	movs	r3, #64	; 0x40
 8010cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010d02:	2300      	movs	r3, #0
 8010d04:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(W5500_MISO_GPIO_Port, &GPIO_InitStruct);
 8010d06:	f107 0318 	add.w	r3, r7, #24
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	4870      	ldr	r0, [pc, #448]	; (8010ed0 <HAL_SPI_MspInit+0x218>)
 8010d0e:	f7ef ffd5 	bl	8000cbc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8010d12:	4b70      	ldr	r3, [pc, #448]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d14:	4a70      	ldr	r2, [pc, #448]	; (8010ed8 <HAL_SPI_MspInit+0x220>)
 8010d16:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010d18:	4b6e      	ldr	r3, [pc, #440]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010d1e:	4b6d      	ldr	r3, [pc, #436]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d20:	2200      	movs	r2, #0
 8010d22:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8010d24:	4b6b      	ldr	r3, [pc, #428]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d26:	2280      	movs	r2, #128	; 0x80
 8010d28:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010d2a:	4b6a      	ldr	r3, [pc, #424]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d2c:	2200      	movs	r2, #0
 8010d2e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010d30:	4b68      	ldr	r3, [pc, #416]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d32:	2200      	movs	r2, #0
 8010d34:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8010d36:	4b67      	ldr	r3, [pc, #412]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d38:	2200      	movs	r2, #0
 8010d3a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010d3c:	4b65      	ldr	r3, [pc, #404]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d3e:	2200      	movs	r2, #0
 8010d40:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8010d42:	4864      	ldr	r0, [pc, #400]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d44:	f7ef fc16 	bl	8000574 <HAL_DMA_Init>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d003      	beq.n	8010d56 <HAL_SPI_MspInit+0x9e>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010d4e:	21b2      	movs	r1, #178	; 0xb2
 8010d50:	4862      	ldr	r0, [pc, #392]	; (8010edc <HAL_SPI_MspInit+0x224>)
 8010d52:	f7ff ff37 	bl	8010bc4 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	4a5e      	ldr	r2, [pc, #376]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8010d5c:	4a5d      	ldr	r2, [pc, #372]	; (8010ed4 <HAL_SPI_MspInit+0x21c>)
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	6253      	str	r3, [r2, #36]	; 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8010d62:	4b5f      	ldr	r3, [pc, #380]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d64:	4a5f      	ldr	r2, [pc, #380]	; (8010ee4 <HAL_SPI_MspInit+0x22c>)
 8010d66:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010d68:	4b5d      	ldr	r3, [pc, #372]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d6a:	2210      	movs	r2, #16
 8010d6c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010d6e:	4b5c      	ldr	r3, [pc, #368]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d70:	2200      	movs	r2, #0
 8010d72:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8010d74:	4b5a      	ldr	r3, [pc, #360]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d76:	2280      	movs	r2, #128	; 0x80
 8010d78:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010d7a:	4b59      	ldr	r3, [pc, #356]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010d80:	4b57      	ldr	r3, [pc, #348]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d82:	2200      	movs	r2, #0
 8010d84:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8010d86:	4b56      	ldr	r3, [pc, #344]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d88:	2200      	movs	r2, #0
 8010d8a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8010d8c:	4b54      	ldr	r3, [pc, #336]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d8e:	2200      	movs	r2, #0
 8010d90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8010d92:	4853      	ldr	r0, [pc, #332]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010d94:	f7ef fbee 	bl	8000574 <HAL_DMA_Init>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d003      	beq.n	8010da6 <HAL_SPI_MspInit+0xee>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010d9e:	21c2      	movs	r1, #194	; 0xc2
 8010da0:	484e      	ldr	r0, [pc, #312]	; (8010edc <HAL_SPI_MspInit+0x224>)
 8010da2:	f7ff ff0f 	bl	8010bc4 <_Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	4a4d      	ldr	r2, [pc, #308]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010daa:	649a      	str	r2, [r3, #72]	; 0x48
 8010dac:	4a4c      	ldr	r2, [pc, #304]	; (8010ee0 <HAL_SPI_MspInit+0x228>)
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8010db2:	e084      	b.n	8010ebe <HAL_SPI_MspInit+0x206>
  else if(hspi->Instance==SPI2)
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	4a4b      	ldr	r2, [pc, #300]	; (8010ee8 <HAL_SPI_MspInit+0x230>)
 8010dba:	4293      	cmp	r3, r2
 8010dbc:	d14e      	bne.n	8010e5c <HAL_SPI_MspInit+0x1a4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8010dbe:	4a43      	ldr	r2, [pc, #268]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010dc0:	4b42      	ldr	r3, [pc, #264]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010dc2:	69db      	ldr	r3, [r3, #28]
 8010dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010dc8:	61d3      	str	r3, [r2, #28]
 8010dca:	4b40      	ldr	r3, [pc, #256]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010dcc:	69db      	ldr	r3, [r3, #28]
 8010dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010dd2:	613b      	str	r3, [r7, #16]
 8010dd4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ADC_SCK_Pin|ADC_MOSI_Pin;
 8010dd6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8010dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010de0:	2300      	movs	r3, #0
 8010de2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010de4:	f107 0318 	add.w	r3, r7, #24
 8010de8:	4619      	mov	r1, r3
 8010dea:	4840      	ldr	r0, [pc, #256]	; (8010eec <HAL_SPI_MspInit+0x234>)
 8010dec:	f7ef ff66 	bl	8000cbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC_MISO_Pin;
 8010df0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010df6:	2302      	movs	r3, #2
 8010df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010dfa:	2303      	movs	r3, #3
 8010dfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_MISO_GPIO_Port, &GPIO_InitStruct);
 8010dfe:	f107 0318 	add.w	r3, r7, #24
 8010e02:	4619      	mov	r1, r3
 8010e04:	4839      	ldr	r0, [pc, #228]	; (8010eec <HAL_SPI_MspInit+0x234>)
 8010e06:	f7ef ff59 	bl	8000cbc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8010e0a:	4b39      	ldr	r3, [pc, #228]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e0c:	4a39      	ldr	r2, [pc, #228]	; (8010ef4 <HAL_SPI_MspInit+0x23c>)
 8010e0e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010e10:	4b37      	ldr	r3, [pc, #220]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e12:	2200      	movs	r2, #0
 8010e14:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010e16:	4b36      	ldr	r3, [pc, #216]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e18:	2200      	movs	r2, #0
 8010e1a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8010e1c:	4b34      	ldr	r3, [pc, #208]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e1e:	2280      	movs	r2, #128	; 0x80
 8010e20:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010e22:	4b33      	ldr	r3, [pc, #204]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e24:	2200      	movs	r2, #0
 8010e26:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010e28:	4b31      	ldr	r3, [pc, #196]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8010e2e:	4b30      	ldr	r3, [pc, #192]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e30:	2200      	movs	r2, #0
 8010e32:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010e34:	4b2e      	ldr	r3, [pc, #184]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e36:	2200      	movs	r2, #0
 8010e38:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8010e3a:	482d      	ldr	r0, [pc, #180]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e3c:	f7ef fb9a 	bl	8000574 <HAL_DMA_Init>
 8010e40:	4603      	mov	r3, r0
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d003      	beq.n	8010e4e <HAL_SPI_MspInit+0x196>
      _Error_Handler(__FILE__, __LINE__);
 8010e46:	21ee      	movs	r1, #238	; 0xee
 8010e48:	4824      	ldr	r0, [pc, #144]	; (8010edc <HAL_SPI_MspInit+0x224>)
 8010e4a:	f7ff febb 	bl	8010bc4 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	4a27      	ldr	r2, [pc, #156]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e52:	64da      	str	r2, [r3, #76]	; 0x4c
 8010e54:	4a26      	ldr	r2, [pc, #152]	; (8010ef0 <HAL_SPI_MspInit+0x238>)
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	6253      	str	r3, [r2, #36]	; 0x24
}
 8010e5a:	e030      	b.n	8010ebe <HAL_SPI_MspInit+0x206>
  else if(hspi->Instance==SPI3)
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	4a25      	ldr	r2, [pc, #148]	; (8010ef8 <HAL_SPI_MspInit+0x240>)
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d12b      	bne.n	8010ebe <HAL_SPI_MspInit+0x206>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8010e66:	4a19      	ldr	r2, [pc, #100]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010e68:	4b18      	ldr	r3, [pc, #96]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010e6a:	69db      	ldr	r3, [r3, #28]
 8010e6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010e70:	61d3      	str	r3, [r2, #28]
 8010e72:	4b16      	ldr	r3, [pc, #88]	; (8010ecc <HAL_SPI_MspInit+0x214>)
 8010e74:	69db      	ldr	r3, [r3, #28]
 8010e76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010e7a:	60fb      	str	r3, [r7, #12]
 8010e7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCK_ROM_Pin|MOSI_ROM_Pin;
 8010e7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8010e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e84:	2302      	movs	r3, #2
 8010e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010e88:	2303      	movs	r3, #3
 8010e8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010e8c:	f107 0318 	add.w	r3, r7, #24
 8010e90:	4619      	mov	r1, r3
 8010e92:	481a      	ldr	r0, [pc, #104]	; (8010efc <HAL_SPI_MspInit+0x244>)
 8010e94:	f7ef ff12 	bl	8000cbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_ROM_Pin;
 8010e98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MISO_ROM_GPIO_Port, &GPIO_InitStruct);
 8010ea6:	f107 0318 	add.w	r3, r7, #24
 8010eaa:	4619      	mov	r1, r3
 8010eac:	4813      	ldr	r0, [pc, #76]	; (8010efc <HAL_SPI_MspInit+0x244>)
 8010eae:	f7ef ff05 	bl	8000cbc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI3_ENABLE();
 8010eb2:	4a13      	ldr	r2, [pc, #76]	; (8010f00 <HAL_SPI_MspInit+0x248>)
 8010eb4:	4b12      	ldr	r3, [pc, #72]	; (8010f00 <HAL_SPI_MspInit+0x248>)
 8010eb6:	685b      	ldr	r3, [r3, #4]
 8010eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010ebc:	6053      	str	r3, [r2, #4]
}
 8010ebe:	bf00      	nop
 8010ec0:	3728      	adds	r7, #40	; 0x28
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}
 8010ec6:	bf00      	nop
 8010ec8:	40013000 	.word	0x40013000
 8010ecc:	40021000 	.word	0x40021000
 8010ed0:	40010800 	.word	0x40010800
 8010ed4:	20000f74 	.word	0x20000f74
 8010ed8:	4002001c 	.word	0x4002001c
 8010edc:	08015a40 	.word	0x08015a40
 8010ee0:	20000fb8 	.word	0x20000fb8
 8010ee4:	40020030 	.word	0x40020030
 8010ee8:	40003800 	.word	0x40003800
 8010eec:	40010c00 	.word	0x40010c00
 8010ef0:	20000d38 	.word	0x20000d38
 8010ef4:	40020044 	.word	0x40020044
 8010ef8:	40003c00 	.word	0x40003c00
 8010efc:	40011000 	.word	0x40011000
 8010f00:	40010000 	.word	0x40010000

08010f04 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8010f04:	b480      	push	{r7}
 8010f06:	b085      	sub	sp, #20
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	4a09      	ldr	r2, [pc, #36]	; (8010f38 <HAL_TIM_Base_MspInit+0x34>)
 8010f12:	4293      	cmp	r3, r2
 8010f14:	d10b      	bne.n	8010f2e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8010f16:	4a09      	ldr	r2, [pc, #36]	; (8010f3c <HAL_TIM_Base_MspInit+0x38>)
 8010f18:	4b08      	ldr	r3, [pc, #32]	; (8010f3c <HAL_TIM_Base_MspInit+0x38>)
 8010f1a:	69db      	ldr	r3, [r3, #28]
 8010f1c:	f043 0302 	orr.w	r3, r3, #2
 8010f20:	61d3      	str	r3, [r2, #28]
 8010f22:	4b06      	ldr	r3, [pc, #24]	; (8010f3c <HAL_TIM_Base_MspInit+0x38>)
 8010f24:	69db      	ldr	r3, [r3, #28]
 8010f26:	f003 0302 	and.w	r3, r3, #2
 8010f2a:	60fb      	str	r3, [r7, #12]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8010f2e:	bf00      	nop
 8010f30:	3714      	adds	r7, #20
 8010f32:	46bd      	mov	sp, r7
 8010f34:	bc80      	pop	{r7}
 8010f36:	4770      	bx	lr
 8010f38:	40000400 	.word	0x40000400
 8010f3c:	40021000 	.word	0x40021000

08010f40 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010f40:	b580      	push	{r7, lr}
 8010f42:	b08a      	sub	sp, #40	; 0x28
 8010f44:	af00      	add	r7, sp, #0
 8010f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	4a5d      	ldr	r2, [pc, #372]	; (80110c4 <HAL_UART_MspInit+0x184>)
 8010f4e:	4293      	cmp	r3, r2
 8010f50:	d153      	bne.n	8010ffa <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8010f52:	4a5d      	ldr	r2, [pc, #372]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8010f54:	4b5c      	ldr	r3, [pc, #368]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8010f56:	699b      	ldr	r3, [r3, #24]
 8010f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010f5c:	6193      	str	r3, [r2, #24]
 8010f5e:	4b5a      	ldr	r3, [pc, #360]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8010f60:	699b      	ldr	r3, [r3, #24]
 8010f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010f66:	617b      	str	r3, [r7, #20]
 8010f68:	697b      	ldr	r3, [r7, #20]
  
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8010f6a:	2340      	movs	r3, #64	; 0x40
 8010f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010f6e:	2302      	movs	r3, #2
 8010f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010f72:	2303      	movs	r3, #3
 8010f74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010f76:	f107 0318 	add.w	r3, r7, #24
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	4853      	ldr	r0, [pc, #332]	; (80110cc <HAL_UART_MspInit+0x18c>)
 8010f7e:	f7ef fe9d 	bl	8000cbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8010f82:	2380      	movs	r3, #128	; 0x80
 8010f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010f86:	2300      	movs	r3, #0
 8010f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010f8e:	f107 0318 	add.w	r3, r7, #24
 8010f92:	4619      	mov	r1, r3
 8010f94:	484d      	ldr	r0, [pc, #308]	; (80110cc <HAL_UART_MspInit+0x18c>)
 8010f96:	f7ef fe91 	bl	8000cbc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8010f9a:	4a4d      	ldr	r2, [pc, #308]	; (80110d0 <HAL_UART_MspInit+0x190>)
 8010f9c:	4b4c      	ldr	r3, [pc, #304]	; (80110d0 <HAL_UART_MspInit+0x190>)
 8010f9e:	685b      	ldr	r3, [r3, #4]
 8010fa0:	f043 0304 	orr.w	r3, r3, #4
 8010fa4:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8010fa6:	4b4b      	ldr	r3, [pc, #300]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fa8:	4a4b      	ldr	r2, [pc, #300]	; (80110d8 <HAL_UART_MspInit+0x198>)
 8010faa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010fac:	4b49      	ldr	r3, [pc, #292]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fae:	2200      	movs	r2, #0
 8010fb0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010fb2:	4b48      	ldr	r3, [pc, #288]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fb4:	2200      	movs	r2, #0
 8010fb6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8010fb8:	4b46      	ldr	r3, [pc, #280]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fba:	2280      	movs	r2, #128	; 0x80
 8010fbc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010fbe:	4b45      	ldr	r3, [pc, #276]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8010fc4:	4b43      	ldr	r3, [pc, #268]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8010fca:	4b42      	ldr	r3, [pc, #264]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fcc:	2200      	movs	r2, #0
 8010fce:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8010fd0:	4b40      	ldr	r3, [pc, #256]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8010fd6:	483f      	ldr	r0, [pc, #252]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010fd8:	f7ef facc 	bl	8000574 <HAL_DMA_Init>
 8010fdc:	4603      	mov	r3, r0
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d004      	beq.n	8010fec <HAL_UART_MspInit+0xac>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010fe2:	f240 11a5 	movw	r1, #421	; 0x1a5
 8010fe6:	483d      	ldr	r0, [pc, #244]	; (80110dc <HAL_UART_MspInit+0x19c>)
 8010fe8:	f7ff fdec 	bl	8010bc4 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	4a39      	ldr	r2, [pc, #228]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010ff0:	635a      	str	r2, [r3, #52]	; 0x34
 8010ff2:	4a38      	ldr	r2, [pc, #224]	; (80110d4 <HAL_UART_MspInit+0x194>)
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8010ff8:	e060      	b.n	80110bc <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	4a38      	ldr	r2, [pc, #224]	; (80110e0 <HAL_UART_MspInit+0x1a0>)
 8011000:	4293      	cmp	r3, r2
 8011002:	d124      	bne.n	801104e <HAL_UART_MspInit+0x10e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8011004:	4a30      	ldr	r2, [pc, #192]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8011006:	4b30      	ldr	r3, [pc, #192]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8011008:	69db      	ldr	r3, [r3, #28]
 801100a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801100e:	61d3      	str	r3, [r2, #28]
 8011010:	4b2d      	ldr	r3, [pc, #180]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8011012:	69db      	ldr	r3, [r3, #28]
 8011014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011018:	613b      	str	r3, [r7, #16]
 801101a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 801101c:	2304      	movs	r3, #4
 801101e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011020:	2302      	movs	r3, #2
 8011022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011024:	2303      	movs	r3, #3
 8011026:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011028:	f107 0318 	add.w	r3, r7, #24
 801102c:	4619      	mov	r1, r3
 801102e:	482d      	ldr	r0, [pc, #180]	; (80110e4 <HAL_UART_MspInit+0x1a4>)
 8011030:	f7ef fe44 	bl	8000cbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8011034:	2308      	movs	r3, #8
 8011036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011038:	2300      	movs	r3, #0
 801103a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801103c:	2300      	movs	r3, #0
 801103e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011040:	f107 0318 	add.w	r3, r7, #24
 8011044:	4619      	mov	r1, r3
 8011046:	4827      	ldr	r0, [pc, #156]	; (80110e4 <HAL_UART_MspInit+0x1a4>)
 8011048:	f7ef fe38 	bl	8000cbc <HAL_GPIO_Init>
}
 801104c:	e036      	b.n	80110bc <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART3)
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	4a25      	ldr	r2, [pc, #148]	; (80110e8 <HAL_UART_MspInit+0x1a8>)
 8011054:	4293      	cmp	r3, r2
 8011056:	d131      	bne.n	80110bc <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8011058:	4a1b      	ldr	r2, [pc, #108]	; (80110c8 <HAL_UART_MspInit+0x188>)
 801105a:	4b1b      	ldr	r3, [pc, #108]	; (80110c8 <HAL_UART_MspInit+0x188>)
 801105c:	69db      	ldr	r3, [r3, #28]
 801105e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011062:	61d3      	str	r3, [r2, #28]
 8011064:	4b18      	ldr	r3, [pc, #96]	; (80110c8 <HAL_UART_MspInit+0x188>)
 8011066:	69db      	ldr	r3, [r3, #28]
 8011068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801106c:	60fb      	str	r3, [r7, #12]
 801106e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8011070:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011076:	2302      	movs	r3, #2
 8011078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801107a:	2303      	movs	r3, #3
 801107c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801107e:	f107 0318 	add.w	r3, r7, #24
 8011082:	4619      	mov	r1, r3
 8011084:	4819      	ldr	r0, [pc, #100]	; (80110ec <HAL_UART_MspInit+0x1ac>)
 8011086:	f7ef fe19 	bl	8000cbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801108a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801108e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011090:	2300      	movs	r3, #0
 8011092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011094:	2300      	movs	r3, #0
 8011096:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011098:	f107 0318 	add.w	r3, r7, #24
 801109c:	4619      	mov	r1, r3
 801109e:	4813      	ldr	r0, [pc, #76]	; (80110ec <HAL_UART_MspInit+0x1ac>)
 80110a0:	f7ef fe0c 	bl	8000cbc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 80110a4:	4a0a      	ldr	r2, [pc, #40]	; (80110d0 <HAL_UART_MspInit+0x190>)
 80110a6:	4b0a      	ldr	r3, [pc, #40]	; (80110d0 <HAL_UART_MspInit+0x190>)
 80110a8:	685b      	ldr	r3, [r3, #4]
 80110aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80110ae:	6053      	str	r3, [r2, #4]
 80110b0:	4a07      	ldr	r2, [pc, #28]	; (80110d0 <HAL_UART_MspInit+0x190>)
 80110b2:	4b07      	ldr	r3, [pc, #28]	; (80110d0 <HAL_UART_MspInit+0x190>)
 80110b4:	685b      	ldr	r3, [r3, #4]
 80110b6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80110ba:	6053      	str	r3, [r2, #4]
}
 80110bc:	bf00      	nop
 80110be:	3728      	adds	r7, #40	; 0x28
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}
 80110c4:	40013800 	.word	0x40013800
 80110c8:	40021000 	.word	0x40021000
 80110cc:	40010c00 	.word	0x40010c00
 80110d0:	40010000 	.word	0x40010000
 80110d4:	20000e14 	.word	0x20000e14
 80110d8:	40020058 	.word	0x40020058
 80110dc:	08015a40 	.word	0x08015a40
 80110e0:	40004400 	.word	0x40004400
 80110e4:	40010800 	.word	0x40010800
 80110e8:	40004800 	.word	0x40004800
 80110ec:	40011400 	.word	0x40011400

080110f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b08c      	sub	sp, #48	; 0x30
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80110f8:	2300      	movs	r3, #0
 80110fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80110fc:	2300      	movs	r3, #0
 80110fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0); 
 8011100:	2200      	movs	r2, #0
 8011102:	6879      	ldr	r1, [r7, #4]
 8011104:	2037      	movs	r0, #55	; 0x37
 8011106:	f7ef f9e2 	bl	80004ce <HAL_NVIC_SetPriority>
  
  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn); 
 801110a:	2037      	movs	r0, #55	; 0x37
 801110c:	f7ef f9fb 	bl	8000506 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8011110:	4a1f      	ldr	r2, [pc, #124]	; (8011190 <HAL_InitTick+0xa0>)
 8011112:	4b1f      	ldr	r3, [pc, #124]	; (8011190 <HAL_InitTick+0xa0>)
 8011114:	69db      	ldr	r3, [r3, #28]
 8011116:	f043 0320 	orr.w	r3, r3, #32
 801111a:	61d3      	str	r3, [r2, #28]
 801111c:	4b1c      	ldr	r3, [pc, #112]	; (8011190 <HAL_InitTick+0xa0>)
 801111e:	69db      	ldr	r3, [r3, #28]
 8011120:	f003 0320 	and.w	r3, r3, #32
 8011124:	60fb      	str	r3, [r7, #12]
 8011126:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8011128:	f107 0210 	add.w	r2, r7, #16
 801112c:	f107 0314 	add.w	r3, r7, #20
 8011130:	4611      	mov	r1, r2
 8011132:	4618      	mov	r0, r3
 8011134:	f7f1 ffce 	bl	80030d4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8011138:	f7f1 ffa4 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 801113c:	4603      	mov	r3, r0
 801113e:	005b      	lsls	r3, r3, #1
 8011140:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8011142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011144:	4a13      	ldr	r2, [pc, #76]	; (8011194 <HAL_InitTick+0xa4>)
 8011146:	fba2 2303 	umull	r2, r3, r2, r3
 801114a:	0c9b      	lsrs	r3, r3, #18
 801114c:	3b01      	subs	r3, #1
 801114e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8011150:	4b11      	ldr	r3, [pc, #68]	; (8011198 <HAL_InitTick+0xa8>)
 8011152:	4a12      	ldr	r2, [pc, #72]	; (801119c <HAL_InitTick+0xac>)
 8011154:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8011156:	4b10      	ldr	r3, [pc, #64]	; (8011198 <HAL_InitTick+0xa8>)
 8011158:	f240 32e7 	movw	r2, #999	; 0x3e7
 801115c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 801115e:	4a0e      	ldr	r2, [pc, #56]	; (8011198 <HAL_InitTick+0xa8>)
 8011160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011162:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8011164:	4b0c      	ldr	r3, [pc, #48]	; (8011198 <HAL_InitTick+0xa8>)
 8011166:	2200      	movs	r2, #0
 8011168:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 801116a:	4b0b      	ldr	r3, [pc, #44]	; (8011198 <HAL_InitTick+0xa8>)
 801116c:	2200      	movs	r2, #0
 801116e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8011170:	4809      	ldr	r0, [pc, #36]	; (8011198 <HAL_InitTick+0xa8>)
 8011172:	f7f3 fb0f 	bl	8004794 <HAL_TIM_Base_Init>
 8011176:	4603      	mov	r3, r0
 8011178:	2b00      	cmp	r3, #0
 801117a:	d104      	bne.n	8011186 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 801117c:	4806      	ldr	r0, [pc, #24]	; (8011198 <HAL_InitTick+0xa8>)
 801117e:	f7f3 fb34 	bl	80047ea <HAL_TIM_Base_Start_IT>
 8011182:	4603      	mov	r3, r0
 8011184:	e000      	b.n	8011188 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8011186:	2301      	movs	r3, #1
}
 8011188:	4618      	mov	r0, r3
 801118a:	3730      	adds	r7, #48	; 0x30
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}
 8011190:	40021000 	.word	0x40021000
 8011194:	431bde83 	.word	0x431bde83
 8011198:	20000ffc 	.word	0x20000ffc
 801119c:	40001400 	.word	0x40001400

080111a0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80111a0:	b480      	push	{r7}
 80111a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80111a4:	bf00      	nop
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bc80      	pop	{r7}
 80111aa:	4770      	bx	lr

080111ac <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80111ac:	b480      	push	{r7}
 80111ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80111b0:	e7fe      	b.n	80111b0 <HardFault_Handler+0x4>

080111b2 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80111b2:	b480      	push	{r7}
 80111b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80111b6:	e7fe      	b.n	80111b6 <MemManage_Handler+0x4>

080111b8 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80111b8:	b480      	push	{r7}
 80111ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80111bc:	e7fe      	b.n	80111bc <BusFault_Handler+0x4>

080111be <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80111be:	b480      	push	{r7}
 80111c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80111c2:	e7fe      	b.n	80111c2 <UsageFault_Handler+0x4>

080111c4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80111c4:	b480      	push	{r7}
 80111c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80111c8:	bf00      	nop
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bc80      	pop	{r7}
 80111ce:	4770      	bx	lr

080111d0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80111d4:	f7fb f84a 	bl	800c26c <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80111d8:	bf00      	nop
 80111da:	bd80      	pop	{r7, pc}

080111dc <DMA1_Channel2_IRQHandler>:

/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80111e0:	4802      	ldr	r0, [pc, #8]	; (80111ec <DMA1_Channel2_IRQHandler+0x10>)
 80111e2:	f7ef fad5 	bl	8000790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80111e6:	bf00      	nop
 80111e8:	bd80      	pop	{r7, pc}
 80111ea:	bf00      	nop
 80111ec:	20000f74 	.word	0x20000f74

080111f0 <DMA1_Channel3_IRQHandler>:

/**
* @brief This function handles DMA1 channel3 global interrupt.
*/
void DMA1_Channel3_IRQHandler(void)
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80111f4:	4802      	ldr	r0, [pc, #8]	; (8011200 <DMA1_Channel3_IRQHandler+0x10>)
 80111f6:	f7ef facb 	bl	8000790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80111fa:	bf00      	nop
 80111fc:	bd80      	pop	{r7, pc}
 80111fe:	bf00      	nop
 8011200:	20000fb8 	.word	0x20000fb8

08011204 <DMA1_Channel4_IRQHandler>:

/**
* @brief This function handles DMA1 channel4 global interrupt.
*/
void DMA1_Channel4_IRQHandler(void)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8011208:	4802      	ldr	r0, [pc, #8]	; (8011214 <DMA1_Channel4_IRQHandler+0x10>)
 801120a:	f7ef fac1 	bl	8000790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 801120e:	bf00      	nop
 8011210:	bd80      	pop	{r7, pc}
 8011212:	bf00      	nop
 8011214:	20000d38 	.word	0x20000d38

08011218 <DMA1_Channel5_IRQHandler>:

/**
* @brief This function handles DMA1 channel5 global interrupt.
*/
void DMA1_Channel5_IRQHandler(void)
{
 8011218:	b580      	push	{r7, lr}
 801121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 801121c:	4802      	ldr	r0, [pc, #8]	; (8011228 <DMA1_Channel5_IRQHandler+0x10>)
 801121e:	f7ef fab7 	bl	8000790 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8011222:	bf00      	nop
 8011224:	bd80      	pop	{r7, pc}
 8011226:	bf00      	nop
 8011228:	20000e14 	.word	0x20000e14

0801122c <TIM3_IRQHandler>:
/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 801122c:	b580      	push	{r7, lr}
 801122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8011230:	4802      	ldr	r0, [pc, #8]	; (801123c <TIM3_IRQHandler+0x10>)
 8011232:	f7f3 faf4 	bl	800481e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8011236:	bf00      	nop
 8011238:	bd80      	pop	{r7, pc}
 801123a:	bf00      	nop
 801123c:	20000d7c 	.word	0x20000d7c

08011240 <TIM7_IRQHandler>:
/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8011240:	b580      	push	{r7, lr}
 8011242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8011244:	4802      	ldr	r0, [pc, #8]	; (8011250 <TIM7_IRQHandler+0x10>)
 8011246:	f7f3 faea 	bl	800481e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 801124a:	bf00      	nop
 801124c:	bd80      	pop	{r7, pc}
 801124e:	bf00      	nop
 8011250:	20000ffc 	.word	0x20000ffc

08011254 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB OTG FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 8011254:	b580      	push	{r7, lr}
 8011256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 8011258:	f44f 7100 	mov.w	r1, #512	; 0x200
 801125c:	4806      	ldr	r0, [pc, #24]	; (8011278 <OTG_FS_IRQHandler+0x24>)
 801125e:	f7ef fe8b 	bl	8000f78 <HAL_GPIO_ReadPin>
 8011262:	4603      	mov	r3, r0
 8011264:	2b01      	cmp	r3, #1
 8011266:	d101      	bne.n	801126c <OTG_FS_IRQHandler+0x18>
		__asm("nop");
 8011268:	bf00      	nop
	else
		HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 801126a:	e002      	b.n	8011272 <OTG_FS_IRQHandler+0x1e>
		HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 801126c:	4803      	ldr	r0, [pc, #12]	; (801127c <OTG_FS_IRQHandler+0x28>)
 801126e:	f7f0 f949 	bl	8001504 <HAL_HCD_IRQHandler>
}
 8011272:	bf00      	nop
 8011274:	bd80      	pop	{r7, pc}
 8011276:	bf00      	nop
 8011278:	40010800 	.word	0x40010800
 801127c:	20001640 	.word	0x20001640

08011280 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8011280:	b480      	push	{r7}
 8011282:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8011284:	4a1a      	ldr	r2, [pc, #104]	; (80112f0 <SystemInit+0x70>)
 8011286:	4b1a      	ldr	r3, [pc, #104]	; (80112f0 <SystemInit+0x70>)
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	f043 0301 	orr.w	r3, r3, #1
 801128e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8011290:	4917      	ldr	r1, [pc, #92]	; (80112f0 <SystemInit+0x70>)
 8011292:	4b17      	ldr	r3, [pc, #92]	; (80112f0 <SystemInit+0x70>)
 8011294:	685a      	ldr	r2, [r3, #4]
 8011296:	4b17      	ldr	r3, [pc, #92]	; (80112f4 <SystemInit+0x74>)
 8011298:	4013      	ands	r3, r2
 801129a:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 801129c:	4a14      	ldr	r2, [pc, #80]	; (80112f0 <SystemInit+0x70>)
 801129e:	4b14      	ldr	r3, [pc, #80]	; (80112f0 <SystemInit+0x70>)
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80112a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80112aa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80112ac:	4a10      	ldr	r2, [pc, #64]	; (80112f0 <SystemInit+0x70>)
 80112ae:	4b10      	ldr	r3, [pc, #64]	; (80112f0 <SystemInit+0x70>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80112b6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80112b8:	4a0d      	ldr	r2, [pc, #52]	; (80112f0 <SystemInit+0x70>)
 80112ba:	4b0d      	ldr	r3, [pc, #52]	; (80112f0 <SystemInit+0x70>)
 80112bc:	685b      	ldr	r3, [r3, #4]
 80112be:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80112c2:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 80112c4:	4a0a      	ldr	r2, [pc, #40]	; (80112f0 <SystemInit+0x70>)
 80112c6:	4b0a      	ldr	r3, [pc, #40]	; (80112f0 <SystemInit+0x70>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 80112ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 80112d0:	4b07      	ldr	r3, [pc, #28]	; (80112f0 <SystemInit+0x70>)
 80112d2:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 80112d6:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 80112d8:	4b05      	ldr	r3, [pc, #20]	; (80112f0 <SystemInit+0x70>)
 80112da:	2200      	movs	r2, #0
 80112dc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80112de:	4b06      	ldr	r3, [pc, #24]	; (80112f8 <SystemInit+0x78>)
 80112e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80112e4:	609a      	str	r2, [r3, #8]
#endif 
}
 80112e6:	bf00      	nop
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bc80      	pop	{r7}
 80112ec:	4770      	bx	lr
 80112ee:	bf00      	nop
 80112f0:	40021000 	.word	0x40021000
 80112f4:	f0ff0000 	.word	0xf0ff0000
 80112f8:	e000ed00 	.word	0xe000ed00

080112fc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8011300:	2201      	movs	r2, #1
 8011302:	4906      	ldr	r1, [pc, #24]	; (801131c <MX_USB_HOST_Init+0x20>)
 8011304:	4806      	ldr	r0, [pc, #24]	; (8011320 <MX_USB_HOST_Init+0x24>)
 8011306:	f7f6 fba9 	bl	8007a5c <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 801130a:	4906      	ldr	r1, [pc, #24]	; (8011324 <MX_USB_HOST_Init+0x28>)
 801130c:	4804      	ldr	r0, [pc, #16]	; (8011320 <MX_USB_HOST_Init+0x24>)
 801130e:	f7f6 fc4d 	bl	8007bac <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 8011312:	4803      	ldr	r0, [pc, #12]	; (8011320 <MX_USB_HOST_Init+0x24>)
 8011314:	f7f6 fd3c 	bl	8007d90 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8011318:	bf00      	nop
 801131a:	bd80      	pop	{r7, pc}
 801131c:	08011329 	.word	0x08011329
 8011320:	2000126c 	.word	0x2000126c
 8011324:	20000000 	.word	0x20000000

08011328 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 801132e:	af00      	add	r7, sp, #0
 8011330:	1d3b      	adds	r3, r7, #4
 8011332:	6018      	str	r0, [r3, #0]
 8011334:	460a      	mov	r2, r1
 8011336:	1cfb      	adds	r3, r7, #3
 8011338:	701a      	strb	r2, [r3, #0]
	FIL MyFile;
	FRESULT res;
	uint8_t w = 0;
 801133a:	2300      	movs	r3, #0
 801133c:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
  /* USER CODE BEGIN CALL_BACK_1 */
	 switch (id)
 8011340:	1cfb      	adds	r3, r7, #3
 8011342:	781b      	ldrb	r3, [r3, #0]
 8011344:	3b01      	subs	r3, #1
 8011346:	2b04      	cmp	r3, #4
 8011348:	d835      	bhi.n	80113b6 <USBH_UserProcess+0x8e>
 801134a:	a201      	add	r2, pc, #4	; (adr r2, 8011350 <USBH_UserProcess+0x28>)
 801134c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011350:	080113b7 	.word	0x080113b7
 8011354:	080113a7 	.word	0x080113a7
 8011358:	080113b7 	.word	0x080113b7
 801135c:	08011385 	.word	0x08011385
 8011360:	08011365 	.word	0x08011365
	  {
	  case HOST_USER_SELECT_CONFIGURATION:
	    break;

	  case HOST_USER_DISCONNECTION:
		  explicit_oled_state = D_NONE;
 8011364:	4b18      	ldr	r3, [pc, #96]	; (80113c8 <USBH_UserProcess+0xa0>)
 8011366:	2200      	movs	r2, #0
 8011368:	701a      	strb	r2, [r3, #0]
	    osMessagePut(AppliEvent, APPLICATION_DISCONNECT, 0);
 801136a:	4b18      	ldr	r3, [pc, #96]	; (80113cc <USBH_UserProcess+0xa4>)
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	2200      	movs	r2, #0
 8011370:	2101      	movs	r1, #1
 8011372:	4618      	mov	r0, r3
 8011374:	f7fa fec6 	bl	800c104 <osMessagePut>
	    if(f_mount(NULL, "", 0) != FR_OK)
 8011378:	2200      	movs	r2, #0
 801137a:	4915      	ldr	r1, [pc, #84]	; (80113d0 <USBH_UserProcess+0xa8>)
 801137c:	2000      	movs	r0, #0
 801137e:	f7f9 feb1 	bl	800b0e4 <f_mount>
	    {
	      //LCD_ErrLog("ERROR : Cannot DeInitialize FatFs! \n");
	    }
	    break;
 8011382:	e01b      	b.n	80113bc <USBH_UserProcess+0x94>

	  case HOST_USER_CONNECTION:
		  explicit_oled_state = D_USB_ATTACHED;
 8011384:	4b10      	ldr	r3, [pc, #64]	; (80113c8 <USBH_UserProcess+0xa0>)
 8011386:	2201      	movs	r2, #1
 8011388:	701a      	strb	r2, [r3, #0]
	    /* Register the file system object to the FatFs module */
		  res = f_mount(&USBH_fatfs, "", 0);
 801138a:	2200      	movs	r2, #0
 801138c:	4910      	ldr	r1, [pc, #64]	; (80113d0 <USBH_UserProcess+0xa8>)
 801138e:	4811      	ldr	r0, [pc, #68]	; (80113d4 <USBH_UserProcess+0xac>)
 8011390:	f7f9 fea8 	bl	800b0e4 <f_mount>
 8011394:	4603      	mov	r3, r0
 8011396:	f887 3236 	strb.w	r3, [r7, #566]	; 0x236
	    if( res != FR_OK)
 801139a:	f897 3236 	ldrb.w	r3, [r7, #566]	; 0x236
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d00b      	beq.n	80113ba <USBH_UserProcess+0x92>
	    {
	    	__asm("nop");
 80113a2:	bf00      	nop
	      //LCD_ErrLog("ERROR : Cannot Initialize FatFs! \n");
	    }


	    break;
 80113a4:	e009      	b.n	80113ba <USBH_UserProcess+0x92>

	  case HOST_USER_CLASS_ACTIVE:
	    osMessagePut(AppliEvent, APPLICATION_READY, 0);
 80113a6:	4b09      	ldr	r3, [pc, #36]	; (80113cc <USBH_UserProcess+0xa4>)
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	2200      	movs	r2, #0
 80113ac:	2102      	movs	r1, #2
 80113ae:	4618      	mov	r0, r3
 80113b0:	f7fa fea8 	bl	800c104 <osMessagePut>

	    break;
 80113b4:	e002      	b.n	80113bc <USBH_UserProcess+0x94>

	  default:
	    break;
 80113b6:	bf00      	nop
 80113b8:	e000      	b.n	80113bc <USBH_UserProcess+0x94>
	    break;
 80113ba:	bf00      	nop
//
//  default:
//  break;
//  }
  /* USER CODE END CALL_BACK_1 */
}
 80113bc:	bf00      	nop
 80113be:	f507 770e 	add.w	r7, r7, #568	; 0x238
 80113c2:	46bd      	mov	sp, r7
 80113c4:	bd80      	pop	{r7, pc}
 80113c6:	bf00      	nop
 80113c8:	2000071a 	.word	0x2000071a
 80113cc:	2000163c 	.word	0x2000163c
 80113d0:	08015a5c 	.word	0x08015a5c
 80113d4:	2000103c 	.word	0x2000103c

080113d8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80113d8:	b580      	push	{r7, lr}
 80113da:	b088      	sub	sp, #32
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80113e8:	d120      	bne.n	801142c <HAL_HCD_MspInit+0x54>
  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80113ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80113ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80113f0:	2300      	movs	r3, #0
 80113f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113f4:	2300      	movs	r3, #0
 80113f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80113f8:	f107 0310 	add.w	r3, r7, #16
 80113fc:	4619      	mov	r1, r3
 80113fe:	480d      	ldr	r0, [pc, #52]	; (8011434 <HAL_HCD_MspInit+0x5c>)
 8011400:	f7ef fc5c 	bl	8000cbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011404:	4a0c      	ldr	r2, [pc, #48]	; (8011438 <HAL_HCD_MspInit+0x60>)
 8011406:	4b0c      	ldr	r3, [pc, #48]	; (8011438 <HAL_HCD_MspInit+0x60>)
 8011408:	695b      	ldr	r3, [r3, #20]
 801140a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801140e:	6153      	str	r3, [r2, #20]
 8011410:	4b09      	ldr	r3, [pc, #36]	; (8011438 <HAL_HCD_MspInit+0x60>)
 8011412:	695b      	ldr	r3, [r3, #20]
 8011414:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011418:	60fb      	str	r3, [r7, #12]
 801141a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801141c:	2200      	movs	r2, #0
 801141e:	2105      	movs	r1, #5
 8011420:	2043      	movs	r0, #67	; 0x43
 8011422:	f7ef f854 	bl	80004ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011426:	2043      	movs	r0, #67	; 0x43
 8011428:	f7ef f86d 	bl	8000506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801142c:	bf00      	nop
 801142e:	3720      	adds	r7, #32
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}
 8011434:	40010800 	.word	0x40010800
 8011438:	40021000 	.word	0x40021000

0801143c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801143c:	b580      	push	{r7, lr}
 801143e:	b082      	sub	sp, #8
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 801144a:	4618      	mov	r0, r3
 801144c:	f7f7 f824 	bl	8008498 <USBH_LL_IncTimer>
}
 8011450:	bf00      	nop
 8011452:	3708      	adds	r7, #8
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}

08011458 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b082      	sub	sp, #8
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8011466:	4618      	mov	r0, r3
 8011468:	f7f7 f840 	bl	80084ec <USBH_LL_Connect>
}
 801146c:	bf00      	nop
 801146e:	3708      	adds	r7, #8
 8011470:	46bd      	mov	sp, r7
 8011472:	bd80      	pop	{r7, pc}

08011474 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b082      	sub	sp, #8
 8011478:	af00      	add	r7, sp, #0
 801147a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8011482:	4618      	mov	r0, r3
 8011484:	f7f7 f860 	bl	8008548 <USBH_LL_Disconnect>
}
 8011488:	bf00      	nop
 801148a:	3708      	adds	r7, #8
 801148c:	46bd      	mov	sp, r7
 801148e:	bd80      	pop	{r7, pc}

08011490 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b082      	sub	sp, #8
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
 8011498:	460b      	mov	r3, r1
 801149a:	70fb      	strb	r3, [r7, #3]
 801149c:	4613      	mov	r3, r2
 801149e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 80114a6:	4618      	mov	r0, r3
 80114a8:	f7f7 f8a1 	bl	80085ee <USBH_LL_NotifyURBChange>
#endif
}
 80114ac:	bf00      	nop
 80114ae:	3708      	adds	r7, #8
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b082      	sub	sp, #8
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80114c2:	2b01      	cmp	r3, #1
 80114c4:	d126      	bne.n	8011514 <USBH_LL_Init+0x60>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80114c6:	4a16      	ldr	r2, [pc, #88]	; (8011520 <USBH_LL_Init+0x6c>)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280
  phost->pData = &hhcd_USB_OTG_FS;
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	4a13      	ldr	r2, [pc, #76]	; (8011520 <USBH_LL_Init+0x6c>)
 80114d2:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80114d6:	4b12      	ldr	r3, [pc, #72]	; (8011520 <USBH_LL_Init+0x6c>)
 80114d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80114dc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80114de:	4b10      	ldr	r3, [pc, #64]	; (8011520 <USBH_LL_Init+0x6c>)
 80114e0:	2208      	movs	r2, #8
 80114e2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80114e4:	4b0e      	ldr	r3, [pc, #56]	; (8011520 <USBH_LL_Init+0x6c>)
 80114e6:	2203      	movs	r2, #3
 80114e8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80114ea:	4b0d      	ldr	r3, [pc, #52]	; (8011520 <USBH_LL_Init+0x6c>)
 80114ec:	2200      	movs	r2, #0
 80114ee:	615a      	str	r2, [r3, #20]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80114f0:	480b      	ldr	r0, [pc, #44]	; (8011520 <USBH_LL_Init+0x6c>)
 80114f2:	f7ef fd70 	bl	8000fd6 <HAL_HCD_Init>
 80114f6:	4603      	mov	r3, r0
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d003      	beq.n	8011504 <USBH_LL_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 80114fc:	21d3      	movs	r1, #211	; 0xd3
 80114fe:	4809      	ldr	r0, [pc, #36]	; (8011524 <USBH_LL_Init+0x70>)
 8011500:	f7ff fb60 	bl	8010bc4 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8011504:	4806      	ldr	r0, [pc, #24]	; (8011520 <USBH_LL_Init+0x6c>)
 8011506:	f7f0 f975 	bl	80017f4 <HAL_HCD_GetCurrentFrame>
 801150a:	4603      	mov	r3, r0
 801150c:	4619      	mov	r1, r3
 801150e:	6878      	ldr	r0, [r7, #4]
 8011510:	f7f6 ffb4 	bl	800847c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8011514:	2300      	movs	r3, #0
}
 8011516:	4618      	mov	r0, r3
 8011518:	3708      	adds	r7, #8
 801151a:	46bd      	mov	sp, r7
 801151c:	bd80      	pop	{r7, pc}
 801151e:	bf00      	nop
 8011520:	20001640 	.word	0x20001640
 8011524:	08015a60 	.word	0x08015a60

08011528 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b084      	sub	sp, #16
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011530:	2300      	movs	r3, #0
 8011532:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011534:	2300      	movs	r3, #0
 8011536:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 801153e:	4618      	mov	r0, r3
 8011540:	f7f0 f8e2 	bl	8001708 <HAL_HCD_Start>
 8011544:	4603      	mov	r3, r0
 8011546:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8011548:	7bbb      	ldrb	r3, [r7, #14]
 801154a:	2b03      	cmp	r3, #3
 801154c:	d816      	bhi.n	801157c <USBH_LL_Start+0x54>
 801154e:	a201      	add	r2, pc, #4	; (adr r2, 8011554 <USBH_LL_Start+0x2c>)
 8011550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011554:	08011565 	.word	0x08011565
 8011558:	0801156b 	.word	0x0801156b
 801155c:	08011571 	.word	0x08011571
 8011560:	08011577 	.word	0x08011577
    case HAL_OK :
      usb_status = USBH_OK;
 8011564:	2300      	movs	r3, #0
 8011566:	73fb      	strb	r3, [r7, #15]
    break;
 8011568:	e00b      	b.n	8011582 <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801156a:	2302      	movs	r3, #2
 801156c:	73fb      	strb	r3, [r7, #15]
    break;
 801156e:	e008      	b.n	8011582 <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011570:	2301      	movs	r3, #1
 8011572:	73fb      	strb	r3, [r7, #15]
    break;
 8011574:	e005      	b.n	8011582 <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8011576:	2302      	movs	r3, #2
 8011578:	73fb      	strb	r3, [r7, #15]
    break;
 801157a:	e002      	b.n	8011582 <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 801157c:	2302      	movs	r3, #2
 801157e:	73fb      	strb	r3, [r7, #15]
    break;
 8011580:	bf00      	nop
  }
  return usb_status;
 8011582:	7bfb      	ldrb	r3, [r7, #15]
}
 8011584:	4618      	mov	r0, r3
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}

0801158c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b084      	sub	sp, #16
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011594:	2300      	movs	r3, #0
 8011596:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011598:	2300      	movs	r3, #0
 801159a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 80115a2:	4618      	mov	r0, r3
 80115a4:	f7f0 f8d3 	bl	800174e <HAL_HCD_Stop>
 80115a8:	4603      	mov	r3, r0
 80115aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80115ac:	7bbb      	ldrb	r3, [r7, #14]
 80115ae:	2b03      	cmp	r3, #3
 80115b0:	d816      	bhi.n	80115e0 <USBH_LL_Stop+0x54>
 80115b2:	a201      	add	r2, pc, #4	; (adr r2, 80115b8 <USBH_LL_Stop+0x2c>)
 80115b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115b8:	080115c9 	.word	0x080115c9
 80115bc:	080115cf 	.word	0x080115cf
 80115c0:	080115d5 	.word	0x080115d5
 80115c4:	080115db 	.word	0x080115db
    case HAL_OK :
      usb_status = USBH_OK;
 80115c8:	2300      	movs	r3, #0
 80115ca:	73fb      	strb	r3, [r7, #15]
    break;
 80115cc:	e00b      	b.n	80115e6 <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80115ce:	2302      	movs	r3, #2
 80115d0:	73fb      	strb	r3, [r7, #15]
    break;
 80115d2:	e008      	b.n	80115e6 <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80115d4:	2301      	movs	r3, #1
 80115d6:	73fb      	strb	r3, [r7, #15]
    break;
 80115d8:	e005      	b.n	80115e6 <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80115da:	2302      	movs	r3, #2
 80115dc:	73fb      	strb	r3, [r7, #15]
    break;
 80115de:	e002      	b.n	80115e6 <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 80115e0:	2302      	movs	r3, #2
 80115e2:	73fb      	strb	r3, [r7, #15]
    break;
 80115e4:	bf00      	nop
  }
  return usb_status;
 80115e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80115e8:	4618      	mov	r0, r3
 80115ea:	3710      	adds	r7, #16
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}

080115f0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80115f0:	b580      	push	{r7, lr}
 80115f2:	b084      	sub	sp, #16
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80115f8:	2301      	movs	r3, #1
 80115fa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8011602:	4618      	mov	r0, r3
 8011604:	f7f0 f904 	bl	8001810 <HAL_HCD_GetCurrentSpeed>
 8011608:	4603      	mov	r3, r0
 801160a:	2b01      	cmp	r3, #1
 801160c:	d007      	beq.n	801161e <USBH_LL_GetSpeed+0x2e>
 801160e:	2b01      	cmp	r3, #1
 8011610:	d302      	bcc.n	8011618 <USBH_LL_GetSpeed+0x28>
 8011612:	2b02      	cmp	r3, #2
 8011614:	d006      	beq.n	8011624 <USBH_LL_GetSpeed+0x34>
 8011616:	e008      	b.n	801162a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8011618:	2300      	movs	r3, #0
 801161a:	73fb      	strb	r3, [r7, #15]
    break;
 801161c:	e008      	b.n	8011630 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 801161e:	2301      	movs	r3, #1
 8011620:	73fb      	strb	r3, [r7, #15]
    break;
 8011622:	e005      	b.n	8011630 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8011624:	2302      	movs	r3, #2
 8011626:	73fb      	strb	r3, [r7, #15]
    break;
 8011628:	e002      	b.n	8011630 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 801162a:	2301      	movs	r3, #1
 801162c:	73fb      	strb	r3, [r7, #15]
    break;
 801162e:	bf00      	nop
  }
  return  speed;
 8011630:	7bfb      	ldrb	r3, [r7, #15]
}
 8011632:	4618      	mov	r0, r3
 8011634:	3710      	adds	r7, #16
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}
	...

0801163c <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b084      	sub	sp, #16
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011644:	2300      	movs	r3, #0
 8011646:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011648:	2300      	movs	r3, #0
 801164a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8011652:	4618      	mov	r0, r3
 8011654:	f7f0 f898 	bl	8001788 <HAL_HCD_ResetPort>
 8011658:	4603      	mov	r3, r0
 801165a:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 801165c:	7bbb      	ldrb	r3, [r7, #14]
 801165e:	2b03      	cmp	r3, #3
 8011660:	d816      	bhi.n	8011690 <USBH_LL_ResetPort+0x54>
 8011662:	a201      	add	r2, pc, #4	; (adr r2, 8011668 <USBH_LL_ResetPort+0x2c>)
 8011664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011668:	08011679 	.word	0x08011679
 801166c:	0801167f 	.word	0x0801167f
 8011670:	08011685 	.word	0x08011685
 8011674:	0801168b 	.word	0x0801168b
    case HAL_OK :
      usb_status = USBH_OK;
 8011678:	2300      	movs	r3, #0
 801167a:	73fb      	strb	r3, [r7, #15]
    break;
 801167c:	e00b      	b.n	8011696 <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801167e:	2302      	movs	r3, #2
 8011680:	73fb      	strb	r3, [r7, #15]
    break;
 8011682:	e008      	b.n	8011696 <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011684:	2301      	movs	r3, #1
 8011686:	73fb      	strb	r3, [r7, #15]
    break;
 8011688:	e005      	b.n	8011696 <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801168a:	2302      	movs	r3, #2
 801168c:	73fb      	strb	r3, [r7, #15]
    break;
 801168e:	e002      	b.n	8011696 <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 8011690:	2302      	movs	r3, #2
 8011692:	73fb      	strb	r3, [r7, #15]
    break;
 8011694:	bf00      	nop
  }
  return usb_status;
 8011696:	7bfb      	ldrb	r3, [r7, #15]
}
 8011698:	4618      	mov	r0, r3
 801169a:	3710      	adds	r7, #16
 801169c:	46bd      	mov	sp, r7
 801169e:	bd80      	pop	{r7, pc}

080116a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b082      	sub	sp, #8
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
 80116a8:	460b      	mov	r3, r1
 80116aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 80116b2:	78fa      	ldrb	r2, [r7, #3]
 80116b4:	4611      	mov	r1, r2
 80116b6:	4618      	mov	r0, r3
 80116b8:	f7f0 f888 	bl	80017cc <HAL_HCD_HC_GetXferCount>
 80116bc:	4603      	mov	r3, r0
}
 80116be:	4618      	mov	r0, r3
 80116c0:	3708      	adds	r7, #8
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd80      	pop	{r7, pc}
	...

080116c8 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80116c8:	b590      	push	{r4, r7, lr}
 80116ca:	b089      	sub	sp, #36	; 0x24
 80116cc:	af04      	add	r7, sp, #16
 80116ce:	6078      	str	r0, [r7, #4]
 80116d0:	4608      	mov	r0, r1
 80116d2:	4611      	mov	r1, r2
 80116d4:	461a      	mov	r2, r3
 80116d6:	4603      	mov	r3, r0
 80116d8:	70fb      	strb	r3, [r7, #3]
 80116da:	460b      	mov	r3, r1
 80116dc:	70bb      	strb	r3, [r7, #2]
 80116de:	4613      	mov	r3, r2
 80116e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116e2:	2300      	movs	r3, #0
 80116e4:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80116e6:	2300      	movs	r3, #0
 80116e8:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 80116f0:	787c      	ldrb	r4, [r7, #1]
 80116f2:	78ba      	ldrb	r2, [r7, #2]
 80116f4:	78f9      	ldrb	r1, [r7, #3]
 80116f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80116f8:	9302      	str	r3, [sp, #8]
 80116fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80116fe:	9301      	str	r3, [sp, #4]
 8011700:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011704:	9300      	str	r3, [sp, #0]
 8011706:	4623      	mov	r3, r4
 8011708:	f7ef fcb3 	bl	8001072 <HAL_HCD_HC_Init>
 801170c:	4603      	mov	r3, r0
 801170e:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 8011710:	7bbb      	ldrb	r3, [r7, #14]
 8011712:	2b03      	cmp	r3, #3
 8011714:	d816      	bhi.n	8011744 <USBH_LL_OpenPipe+0x7c>
 8011716:	a201      	add	r2, pc, #4	; (adr r2, 801171c <USBH_LL_OpenPipe+0x54>)
 8011718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801171c:	0801172d 	.word	0x0801172d
 8011720:	08011733 	.word	0x08011733
 8011724:	08011739 	.word	0x08011739
 8011728:	0801173f 	.word	0x0801173f
    case HAL_OK :
      usb_status = USBH_OK;
 801172c:	2300      	movs	r3, #0
 801172e:	73fb      	strb	r3, [r7, #15]
    break;
 8011730:	e00b      	b.n	801174a <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8011732:	2302      	movs	r3, #2
 8011734:	73fb      	strb	r3, [r7, #15]
    break;
 8011736:	e008      	b.n	801174a <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011738:	2301      	movs	r3, #1
 801173a:	73fb      	strb	r3, [r7, #15]
    break;
 801173c:	e005      	b.n	801174a <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801173e:	2302      	movs	r3, #2
 8011740:	73fb      	strb	r3, [r7, #15]
    break;
 8011742:	e002      	b.n	801174a <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 8011744:	2302      	movs	r3, #2
 8011746:	73fb      	strb	r3, [r7, #15]
    break;
 8011748:	bf00      	nop
  }
  return usb_status;
 801174a:	7bfb      	ldrb	r3, [r7, #15]
}
 801174c:	4618      	mov	r0, r3
 801174e:	3714      	adds	r7, #20
 8011750:	46bd      	mov	sp, r7
 8011752:	bd90      	pop	{r4, r7, pc}

08011754 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011754:	b580      	push	{r7, lr}
 8011756:	b084      	sub	sp, #16
 8011758:	af00      	add	r7, sp, #0
 801175a:	6078      	str	r0, [r7, #4]
 801175c:	460b      	mov	r3, r1
 801175e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011760:	2300      	movs	r3, #0
 8011762:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011764:	2300      	movs	r3, #0
 8011766:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 801176e:	78fa      	ldrb	r2, [r7, #3]
 8011770:	4611      	mov	r1, r2
 8011772:	4618      	mov	r0, r3
 8011774:	f7ef fd05 	bl	8001182 <HAL_HCD_HC_Halt>
 8011778:	4603      	mov	r3, r0
 801177a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801177c:	7bbb      	ldrb	r3, [r7, #14]
 801177e:	2b03      	cmp	r3, #3
 8011780:	d816      	bhi.n	80117b0 <USBH_LL_ClosePipe+0x5c>
 8011782:	a201      	add	r2, pc, #4	; (adr r2, 8011788 <USBH_LL_ClosePipe+0x34>)
 8011784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011788:	08011799 	.word	0x08011799
 801178c:	0801179f 	.word	0x0801179f
 8011790:	080117a5 	.word	0x080117a5
 8011794:	080117ab 	.word	0x080117ab
    case HAL_OK :
      usb_status = USBH_OK;
 8011798:	2300      	movs	r3, #0
 801179a:	73fb      	strb	r3, [r7, #15]
    break;
 801179c:	e00b      	b.n	80117b6 <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801179e:	2302      	movs	r3, #2
 80117a0:	73fb      	strb	r3, [r7, #15]
    break;
 80117a2:	e008      	b.n	80117b6 <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80117a4:	2301      	movs	r3, #1
 80117a6:	73fb      	strb	r3, [r7, #15]
    break;
 80117a8:	e005      	b.n	80117b6 <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80117aa:	2302      	movs	r3, #2
 80117ac:	73fb      	strb	r3, [r7, #15]
    break;
 80117ae:	e002      	b.n	80117b6 <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 80117b0:	2302      	movs	r3, #2
 80117b2:	73fb      	strb	r3, [r7, #15]
    break;
 80117b4:	bf00      	nop
  }
  return usb_status;
 80117b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80117b8:	4618      	mov	r0, r3
 80117ba:	3710      	adds	r7, #16
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}

080117c0 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80117c0:	b590      	push	{r4, r7, lr}
 80117c2:	b089      	sub	sp, #36	; 0x24
 80117c4:	af04      	add	r7, sp, #16
 80117c6:	6078      	str	r0, [r7, #4]
 80117c8:	4608      	mov	r0, r1
 80117ca:	4611      	mov	r1, r2
 80117cc:	461a      	mov	r2, r3
 80117ce:	4603      	mov	r3, r0
 80117d0:	70fb      	strb	r3, [r7, #3]
 80117d2:	460b      	mov	r3, r1
 80117d4:	70bb      	strb	r3, [r7, #2]
 80117d6:	4613      	mov	r3, r2
 80117d8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80117da:	2300      	movs	r3, #0
 80117dc:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80117de:	2300      	movs	r3, #0
 80117e0:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	f8d3 03c0 	ldr.w	r0, [r3, #960]	; 0x3c0
 80117e8:	787c      	ldrb	r4, [r7, #1]
 80117ea:	78ba      	ldrb	r2, [r7, #2]
 80117ec:	78f9      	ldrb	r1, [r7, #3]
 80117ee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80117f2:	9303      	str	r3, [sp, #12]
 80117f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80117f6:	9302      	str	r3, [sp, #8]
 80117f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117fa:	9301      	str	r3, [sp, #4]
 80117fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011800:	9300      	str	r3, [sp, #0]
 8011802:	4623      	mov	r3, r4
 8011804:	f7ef fcde 	bl	80011c4 <HAL_HCD_HC_SubmitRequest>
 8011808:	4603      	mov	r3, r0
 801180a:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 801180c:	7bbb      	ldrb	r3, [r7, #14]
 801180e:	2b03      	cmp	r3, #3
 8011810:	d816      	bhi.n	8011840 <USBH_LL_SubmitURB+0x80>
 8011812:	a201      	add	r2, pc, #4	; (adr r2, 8011818 <USBH_LL_SubmitURB+0x58>)
 8011814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011818:	08011829 	.word	0x08011829
 801181c:	0801182f 	.word	0x0801182f
 8011820:	08011835 	.word	0x08011835
 8011824:	0801183b 	.word	0x0801183b
    case HAL_OK :
      usb_status = USBH_OK;
 8011828:	2300      	movs	r3, #0
 801182a:	73fb      	strb	r3, [r7, #15]
    break;
 801182c:	e00b      	b.n	8011846 <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801182e:	2302      	movs	r3, #2
 8011830:	73fb      	strb	r3, [r7, #15]
    break;
 8011832:	e008      	b.n	8011846 <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011834:	2301      	movs	r3, #1
 8011836:	73fb      	strb	r3, [r7, #15]
    break;
 8011838:	e005      	b.n	8011846 <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801183a:	2302      	movs	r3, #2
 801183c:	73fb      	strb	r3, [r7, #15]
    break;
 801183e:	e002      	b.n	8011846 <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 8011840:	2302      	movs	r3, #2
 8011842:	73fb      	strb	r3, [r7, #15]
    break;
 8011844:	bf00      	nop
  }
  return usb_status;
 8011846:	7bfb      	ldrb	r3, [r7, #15]
}
 8011848:	4618      	mov	r0, r3
 801184a:	3714      	adds	r7, #20
 801184c:	46bd      	mov	sp, r7
 801184e:	bd90      	pop	{r4, r7, pc}

08011850 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011850:	b580      	push	{r7, lr}
 8011852:	b082      	sub	sp, #8
 8011854:	af00      	add	r7, sp, #0
 8011856:	6078      	str	r0, [r7, #4]
 8011858:	460b      	mov	r3, r1
 801185a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 8011862:	78fa      	ldrb	r2, [r7, #3]
 8011864:	4611      	mov	r1, r2
 8011866:	4618      	mov	r0, r3
 8011868:	f7ef ff9c 	bl	80017a4 <HAL_HCD_HC_GetURBState>
 801186c:	4603      	mov	r3, r0
}
 801186e:	4618      	mov	r0, r3
 8011870:	3708      	adds	r7, #8
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}

08011876 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8011876:	b580      	push	{r7, lr}
 8011878:	b082      	sub	sp, #8
 801187a:	af00      	add	r7, sp, #0
 801187c:	6078      	str	r0, [r7, #4]
 801187e:	460b      	mov	r3, r1
 8011880:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8011888:	2b01      	cmp	r3, #1
 801188a:	d103      	bne.n	8011894 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801188c:	78fb      	ldrb	r3, [r7, #3]
 801188e:	4618      	mov	r0, r3
 8011890:	f000 f878 	bl	8011984 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */
 //HAL_GPIO_WritePin(EN_VBUS_GPIO_Port, EN_VBUS_Pin, (GPIO_PinState) state);
  /* USER CODE END 0*/

  HAL_Delay(200);
 8011894:	20c8      	movs	r0, #200	; 0xc8
 8011896:	f7ee fd2b 	bl	80002f0 <HAL_Delay>
  return USBH_OK;
 801189a:	2300      	movs	r3, #0
}
 801189c:	4618      	mov	r0, r3
 801189e:	3708      	adds	r7, #8
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}

080118a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80118a4:	b480      	push	{r7}
 80118a6:	b085      	sub	sp, #20
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
 80118ac:	460b      	mov	r3, r1
 80118ae:	70fb      	strb	r3, [r7, #3]
 80118b0:	4613      	mov	r3, r2
 80118b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 80118ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80118bc:	78fa      	ldrb	r2, [r7, #3]
 80118be:	68f9      	ldr	r1, [r7, #12]
 80118c0:	4613      	mov	r3, r2
 80118c2:	009b      	lsls	r3, r3, #2
 80118c4:	4413      	add	r3, r2
 80118c6:	00db      	lsls	r3, r3, #3
 80118c8:	440b      	add	r3, r1
 80118ca:	3327      	adds	r3, #39	; 0x27
 80118cc:	781b      	ldrb	r3, [r3, #0]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d00a      	beq.n	80118e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80118d2:	78fa      	ldrb	r2, [r7, #3]
 80118d4:	68f9      	ldr	r1, [r7, #12]
 80118d6:	4613      	mov	r3, r2
 80118d8:	009b      	lsls	r3, r3, #2
 80118da:	4413      	add	r3, r2
 80118dc:	00db      	lsls	r3, r3, #3
 80118de:	440b      	add	r3, r1
 80118e0:	333c      	adds	r3, #60	; 0x3c
 80118e2:	78ba      	ldrb	r2, [r7, #2]
 80118e4:	701a      	strb	r2, [r3, #0]
 80118e6:	e009      	b.n	80118fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80118e8:	78fa      	ldrb	r2, [r7, #3]
 80118ea:	68f9      	ldr	r1, [r7, #12]
 80118ec:	4613      	mov	r3, r2
 80118ee:	009b      	lsls	r3, r3, #2
 80118f0:	4413      	add	r3, r2
 80118f2:	00db      	lsls	r3, r3, #3
 80118f4:	440b      	add	r3, r1
 80118f6:	333d      	adds	r3, #61	; 0x3d
 80118f8:	78ba      	ldrb	r2, [r7, #2]
 80118fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80118fc:	2300      	movs	r3, #0
}
 80118fe:	4618      	mov	r0, r3
 8011900:	3714      	adds	r7, #20
 8011902:	46bd      	mov	sp, r7
 8011904:	bc80      	pop	{r7}
 8011906:	4770      	bx	lr

08011908 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011908:	b480      	push	{r7}
 801190a:	b085      	sub	sp, #20
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
 8011910:	460b      	mov	r3, r1
 8011912:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8011914:	2300      	movs	r3, #0
 8011916:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	f8d3 33c0 	ldr.w	r3, [r3, #960]	; 0x3c0
 801191e:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8011920:	78fa      	ldrb	r2, [r7, #3]
 8011922:	68b9      	ldr	r1, [r7, #8]
 8011924:	4613      	mov	r3, r2
 8011926:	009b      	lsls	r3, r3, #2
 8011928:	4413      	add	r3, r2
 801192a:	00db      	lsls	r3, r3, #3
 801192c:	440b      	add	r3, r1
 801192e:	3327      	adds	r3, #39	; 0x27
 8011930:	781b      	ldrb	r3, [r3, #0]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d00a      	beq.n	801194c <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8011936:	78fa      	ldrb	r2, [r7, #3]
 8011938:	68b9      	ldr	r1, [r7, #8]
 801193a:	4613      	mov	r3, r2
 801193c:	009b      	lsls	r3, r3, #2
 801193e:	4413      	add	r3, r2
 8011940:	00db      	lsls	r3, r3, #3
 8011942:	440b      	add	r3, r1
 8011944:	333c      	adds	r3, #60	; 0x3c
 8011946:	781b      	ldrb	r3, [r3, #0]
 8011948:	73fb      	strb	r3, [r7, #15]
 801194a:	e009      	b.n	8011960 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 801194c:	78fa      	ldrb	r2, [r7, #3]
 801194e:	68b9      	ldr	r1, [r7, #8]
 8011950:	4613      	mov	r3, r2
 8011952:	009b      	lsls	r3, r3, #2
 8011954:	4413      	add	r3, r2
 8011956:	00db      	lsls	r3, r3, #3
 8011958:	440b      	add	r3, r1
 801195a:	333d      	adds	r3, #61	; 0x3d
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8011960:	7bfb      	ldrb	r3, [r7, #15]
}
 8011962:	4618      	mov	r0, r3
 8011964:	3714      	adds	r7, #20
 8011966:	46bd      	mov	sp, r7
 8011968:	bc80      	pop	{r7}
 801196a:	4770      	bx	lr

0801196c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b082      	sub	sp, #8
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011974:	6878      	ldr	r0, [r7, #4]
 8011976:	f7ee fcbb 	bl	80002f0 <HAL_Delay>
}
 801197a:	bf00      	nop
 801197c:	3708      	adds	r7, #8
 801197e:	46bd      	mov	sp, r7
 8011980:	bd80      	pop	{r7, pc}
	...

08011984 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8011984:	b580      	push	{r7, lr}
 8011986:	b084      	sub	sp, #16
 8011988:	af00      	add	r7, sp, #0
 801198a:	4603      	mov	r3, r0
 801198c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 801198e:	79fb      	ldrb	r3, [r7, #7]
 8011990:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8011992:	79fb      	ldrb	r3, [r7, #7]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d102      	bne.n	801199e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8011998:	2301      	movs	r3, #1
 801199a:	73fb      	strb	r3, [r7, #15]
 801199c:	e001      	b.n	80119a2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 801199e:	2300      	movs	r3, #0
 80119a0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,(GPIO_PinState)data);
 80119a2:	7bfb      	ldrb	r3, [r7, #15]
 80119a4:	461a      	mov	r2, r3
 80119a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80119aa:	4803      	ldr	r0, [pc, #12]	; (80119b8 <MX_DriverVbusFS+0x34>)
 80119ac:	f7ef fafb 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 80119b0:	bf00      	nop
 80119b2:	3710      	adds	r7, #16
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}
 80119b8:	40011000 	.word	0x40011000

080119bc <archive_get_pack_offset>:
#include "archive.h"
#include "modbus_regmap.h"


ArchiveStatusTypedef archive_get_pack_offset(uint32_t * offset)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
	eeprom_read_page(EEPROM1, 0x00, (uint8_t *)offset, sizeof(*offset));
 80119c4:	2304      	movs	r3, #4
 80119c6:	687a      	ldr	r2, [r7, #4]
 80119c8:	2100      	movs	r1, #0
 80119ca:	2000      	movs	r0, #0
 80119cc:	f000 f94e 	bl	8011c6c <eeprom_read_page>
	if (*offset == 0xFFFFFFFF)
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119d8:	d101      	bne.n	80119de <archive_get_pack_offset+0x22>
		return A_ERR;
 80119da:	2301      	movs	r3, #1
 80119dc:	e000      	b.n	80119e0 <archive_get_pack_offset+0x24>
	return A_OK;
 80119de:	2300      	movs	r3, #0
}
 80119e0:	4618      	mov	r0, r3
 80119e2:	3708      	adds	r7, #8
 80119e4:	46bd      	mov	sp, r7
 80119e6:	bd80      	pop	{r7, pc}

080119e8 <archive_get_data>:
	eeprom_write_page(EEPROM1, offset, (uint8_t *) &arch_struct_t, sizeof(arch_struct_t));
	return A_OK;
}

ArchiveStatusTypedef archive_get_data(ArchiveStruct * arch_struct_t, uint32_t packno)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b084      	sub	sp, #16
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]

	uint32_t offset = 0;
 80119f2:	2300      	movs	r3, #0
 80119f4:	60bb      	str	r3, [r7, #8]
	uint32_t addr = 0;
 80119f6:	2300      	movs	r3, #0
 80119f8:	60fb      	str	r3, [r7, #12]
	uint32_t last_pack_no;
	archive_get_pack_offset(&offset);
 80119fa:	f107 0308 	add.w	r3, r7, #8
 80119fe:	4618      	mov	r0, r3
 8011a00:	f7ff ffdc 	bl	80119bc <archive_get_pack_offset>
	addr = offset + (packno * sizeof(ArchiveStruct));
 8011a04:	683a      	ldr	r2, [r7, #0]
 8011a06:	4613      	mov	r3, r2
 8011a08:	005b      	lsls	r3, r3, #1
 8011a0a:	4413      	add	r3, r2
 8011a0c:	00db      	lsls	r3, r3, #3
 8011a0e:	461a      	mov	r2, r3
 8011a10:	68bb      	ldr	r3, [r7, #8]
 8011a12:	4413      	add	r3, r2
 8011a14:	60fb      	str	r3, [r7, #12]
	if (addr > MAX_ADDRESS_VALUE)
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011a1c:	d908      	bls.n	8011a30 <archive_get_data+0x48>
	{
		addr = PACKS_START_ADDRESS + (addr - MAX_ADDRESS_VALUE)/sizeof(ArchiveStruct);
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	f5a3 3300 	sub.w	r3, r3, #131072	; 0x20000
 8011a24:	4a08      	ldr	r2, [pc, #32]	; (8011a48 <archive_get_data+0x60>)
 8011a26:	fba2 2303 	umull	r2, r3, r2, r3
 8011a2a:	091b      	lsrs	r3, r3, #4
 8011a2c:	3312      	adds	r3, #18
 8011a2e:	60fb      	str	r3, [r7, #12]
	}

	eeprom_read_page(EEPROM1, addr, (uint8_t *) arch_struct_t, sizeof(ArchiveStruct));
 8011a30:	2318      	movs	r3, #24
 8011a32:	687a      	ldr	r2, [r7, #4]
 8011a34:	68f9      	ldr	r1, [r7, #12]
 8011a36:	2000      	movs	r0, #0
 8011a38:	f000 f918 	bl	8011c6c <eeprom_read_page>
	return A_OK;
 8011a3c:	2300      	movs	r3, #0
}
 8011a3e:	4618      	mov	r0, r3
 8011a40:	3710      	adds	r7, #16
 8011a42:	46bd      	mov	sp, r7
 8011a44:	bd80      	pop	{r7, pc}
 8011a46:	bf00      	nop
 8011a48:	aaaaaaab 	.word	0xaaaaaaab

08011a4c <archive_read_settings>:
	return A_OK;

}

ArchiveStatusTypedef archive_read_settings()
{
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b084      	sub	sp, #16
 8011a50:	af00      	add	r7, sp, #0
	uint16_t settings[SETTINGS_SIZE_MODBUS_REGS];

	eeprom_read_page(EEPROM1, SETTINGS_ADDRESS, (uint8_t *) settings, sizeof(settings));
 8011a52:	463a      	mov	r2, r7
 8011a54:	230e      	movs	r3, #14
 8011a56:	2104      	movs	r1, #4
 8011a58:	2000      	movs	r0, #0
 8011a5a:	f000 f907 	bl	8011c6c <eeprom_read_page>

	hr_bn_ip_l        = settings[0];
 8011a5e:	883a      	ldrh	r2, [r7, #0]
 8011a60:	4b0c      	ldr	r3, [pc, #48]	; (8011a94 <archive_read_settings+0x48>)
 8011a62:	801a      	strh	r2, [r3, #0]
	hr_bn_ip_h        = settings[1];
 8011a64:	887a      	ldrh	r2, [r7, #2]
 8011a66:	4b0c      	ldr	r3, [pc, #48]	; (8011a98 <archive_read_settings+0x4c>)
 8011a68:	801a      	strh	r2, [r3, #0]
	hr_bn_ipgw_l      = settings[2];
 8011a6a:	88ba      	ldrh	r2, [r7, #4]
 8011a6c:	4b0b      	ldr	r3, [pc, #44]	; (8011a9c <archive_read_settings+0x50>)
 8011a6e:	801a      	strh	r2, [r3, #0]
	hr_bn_ipgw_h      = settings[3];
 8011a70:	88fa      	ldrh	r2, [r7, #6]
 8011a72:	4b0b      	ldr	r3, [pc, #44]	; (8011aa0 <archive_read_settings+0x54>)
 8011a74:	801a      	strh	r2, [r3, #0]
	hr_bn_ipdns_l     = settings[4];
 8011a76:	893a      	ldrh	r2, [r7, #8]
 8011a78:	4b0a      	ldr	r3, [pc, #40]	; (8011aa4 <archive_read_settings+0x58>)
 8011a7a:	801a      	strh	r2, [r3, #0]
	hr_bn_ipdns_h     = settings[5];
 8011a7c:	897a      	ldrh	r2, [r7, #10]
 8011a7e:	4b0a      	ldr	r3, [pc, #40]	; (8011aa8 <archive_read_settings+0x5c>)
 8011a80:	801a      	strh	r2, [r3, #0]
	hr_bn_modbus_addr = settings[6];
 8011a82:	89ba      	ldrh	r2, [r7, #12]
 8011a84:	4b09      	ldr	r3, [pc, #36]	; (8011aac <archive_read_settings+0x60>)
 8011a86:	801a      	strh	r2, [r3, #0]
	return A_OK;
 8011a88:	2300      	movs	r3, #0
}
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	3710      	adds	r7, #16
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	bd80      	pop	{r7, pc}
 8011a92:	bf00      	nop
 8011a94:	200007d4 	.word	0x200007d4
 8011a98:	200007d6 	.word	0x200007d6
 8011a9c:	200007ac 	.word	0x200007ac
 8011aa0:	200007da 	.word	0x200007da
 8011aa4:	2000078a 	.word	0x2000078a
 8011aa8:	200007b2 	.word	0x200007b2
 8011aac:	200007ae 	.word	0x200007ae

08011ab0 <s_eeprom_select>:
/**
 * Selects eeprom. Low is selected
 * @param fl EEPROM1, EEPROM2 or EEPROM_NONE
 */
static void s_eeprom_select(uint8_t fl)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	71fb      	strb	r3, [r7, #7]
	switch (fl){
 8011aba:	79fb      	ldrb	r3, [r7, #7]
 8011abc:	2b01      	cmp	r3, #1
 8011abe:	d00f      	beq.n	8011ae0 <s_eeprom_select+0x30>
 8011ac0:	2b02      	cmp	r3, #2
 8011ac2:	d018      	beq.n	8011af6 <s_eeprom_select+0x46>
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d000      	beq.n	8011aca <s_eeprom_select+0x1a>
	case EEPROM_NONE:
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
		break;
	}
}
 8011ac8:	e020      	b.n	8011b0c <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_RESET);
 8011aca:	2200      	movs	r2, #0
 8011acc:	2140      	movs	r1, #64	; 0x40
 8011ace:	4811      	ldr	r0, [pc, #68]	; (8011b14 <s_eeprom_select+0x64>)
 8011ad0:	f7ef fa69 	bl	8000fa6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
 8011ad4:	2201      	movs	r2, #1
 8011ad6:	2180      	movs	r1, #128	; 0x80
 8011ad8:	480e      	ldr	r0, [pc, #56]	; (8011b14 <s_eeprom_select+0x64>)
 8011ada:	f7ef fa64 	bl	8000fa6 <HAL_GPIO_WritePin>
		break;
 8011ade:	e015      	b.n	8011b0c <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
 8011ae0:	2201      	movs	r2, #1
 8011ae2:	2140      	movs	r1, #64	; 0x40
 8011ae4:	480b      	ldr	r0, [pc, #44]	; (8011b14 <s_eeprom_select+0x64>)
 8011ae6:	f7ef fa5e 	bl	8000fa6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_RESET);
 8011aea:	2200      	movs	r2, #0
 8011aec:	2180      	movs	r1, #128	; 0x80
 8011aee:	4809      	ldr	r0, [pc, #36]	; (8011b14 <s_eeprom_select+0x64>)
 8011af0:	f7ef fa59 	bl	8000fa6 <HAL_GPIO_WritePin>
		break;
 8011af4:	e00a      	b.n	8011b0c <s_eeprom_select+0x5c>
		  HAL_GPIO_WritePin(CS_ROM0_GPIO_Port, CS_ROM0_Pin, GPIO_PIN_SET);
 8011af6:	2201      	movs	r2, #1
 8011af8:	2140      	movs	r1, #64	; 0x40
 8011afa:	4806      	ldr	r0, [pc, #24]	; (8011b14 <s_eeprom_select+0x64>)
 8011afc:	f7ef fa53 	bl	8000fa6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(CS_ROM1_GPIO_Port, CS_ROM1_Pin, GPIO_PIN_SET);
 8011b00:	2201      	movs	r2, #1
 8011b02:	2180      	movs	r1, #128	; 0x80
 8011b04:	4803      	ldr	r0, [pc, #12]	; (8011b14 <s_eeprom_select+0x64>)
 8011b06:	f7ef fa4e 	bl	8000fa6 <HAL_GPIO_WritePin>
		break;
 8011b0a:	bf00      	nop
}
 8011b0c:	bf00      	nop
 8011b0e:	3708      	adds	r7, #8
 8011b10:	46bd      	mov	sp, r7
 8011b12:	bd80      	pop	{r7, pc}
 8011b14:	40011000 	.word	0x40011000

08011b18 <s_get_selected_eeprom>:

static uint8_t s_get_selected_eeprom()
{
 8011b18:	b590      	push	{r4, r7, lr}
 8011b1a:	b083      	sub	sp, #12
 8011b1c:	af00      	add	r7, sp, #0
	uint8_t sel;
	sel = (HAL_GPIO_ReadPin(CS_ROM0_GPIO_Port, CS_ROM0_Pin) | HAL_GPIO_ReadPin(CS_ROM1_GPIO_Port, CS_ROM1_Pin) << 1);
 8011b1e:	2140      	movs	r1, #64	; 0x40
 8011b20:	4810      	ldr	r0, [pc, #64]	; (8011b64 <s_get_selected_eeprom+0x4c>)
 8011b22:	f7ef fa29 	bl	8000f78 <HAL_GPIO_ReadPin>
 8011b26:	4603      	mov	r3, r0
 8011b28:	b25c      	sxtb	r4, r3
 8011b2a:	2180      	movs	r1, #128	; 0x80
 8011b2c:	480d      	ldr	r0, [pc, #52]	; (8011b64 <s_get_selected_eeprom+0x4c>)
 8011b2e:	f7ef fa23 	bl	8000f78 <HAL_GPIO_ReadPin>
 8011b32:	4603      	mov	r3, r0
 8011b34:	005b      	lsls	r3, r3, #1
 8011b36:	b25b      	sxtb	r3, r3
 8011b38:	4323      	orrs	r3, r4
 8011b3a:	b25b      	sxtb	r3, r3
 8011b3c:	71fb      	strb	r3, [r7, #7]
	switch (sel)
 8011b3e:	79fb      	ldrb	r3, [r7, #7]
 8011b40:	2b02      	cmp	r3, #2
 8011b42:	d006      	beq.n	8011b52 <s_get_selected_eeprom+0x3a>
 8011b44:	2b03      	cmp	r3, #3
 8011b46:	d002      	beq.n	8011b4e <s_get_selected_eeprom+0x36>
 8011b48:	2b01      	cmp	r3, #1
 8011b4a:	d004      	beq.n	8011b56 <s_get_selected_eeprom+0x3e>
 8011b4c:	e005      	b.n	8011b5a <s_get_selected_eeprom+0x42>
	{
	case 0b11:
		return EEPROM_NONE;
 8011b4e:	2302      	movs	r3, #2
 8011b50:	e004      	b.n	8011b5c <s_get_selected_eeprom+0x44>
	case 0b10:
		return EEPROM2;
 8011b52:	2301      	movs	r3, #1
 8011b54:	e002      	b.n	8011b5c <s_get_selected_eeprom+0x44>
	case 0b01:
		return EEPROM1;
 8011b56:	2300      	movs	r3, #0
 8011b58:	e000      	b.n	8011b5c <s_get_selected_eeprom+0x44>
	default:
		return EEPROM_NONE;
 8011b5a:	2302      	movs	r3, #2
	}
}
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	370c      	adds	r7, #12
 8011b60:	46bd      	mov	sp, r7
 8011b62:	bd90      	pop	{r4, r7, pc}
 8011b64:	40011000 	.word	0x40011000

08011b68 <s_eeprom_timeout_handler>:

static void s_eeprom_timeout_handler()
{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	af00      	add	r7, sp, #0
	switch(s_get_selected_eeprom())
 8011b6c:	f7ff ffd4 	bl	8011b18 <s_get_selected_eeprom>
 8011b70:	4603      	mov	r3, r0
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d002      	beq.n	8011b7c <s_eeprom_timeout_handler+0x14>
 8011b76:	2b01      	cmp	r3, #1
 8011b78:	d008      	beq.n	8011b8c <s_eeprom_timeout_handler+0x24>
 8011b7a:	e00f      	b.n	8011b9c <s_eeprom_timeout_handler+0x34>
	{
	case EEPROM1:
		hr_bn_selfcheckout |= 1 << EEPROM1_ERR;
 8011b7c:	4b0f      	ldr	r3, [pc, #60]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011b7e:	881b      	ldrh	r3, [r3, #0]
 8011b80:	f043 0320 	orr.w	r3, r3, #32
 8011b84:	b29a      	uxth	r2, r3
 8011b86:	4b0d      	ldr	r3, [pc, #52]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011b88:	801a      	strh	r2, [r3, #0]
		return;
 8011b8a:	e016      	b.n	8011bba <s_eeprom_timeout_handler+0x52>
	case EEPROM2:
		hr_bn_selfcheckout |= 1 << EEPROM2_ERR;
 8011b8c:	4b0b      	ldr	r3, [pc, #44]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011b8e:	881b      	ldrh	r3, [r3, #0]
 8011b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b94:	b29a      	uxth	r2, r3
 8011b96:	4b09      	ldr	r3, [pc, #36]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011b98:	801a      	strh	r2, [r3, #0]
		return;
 8011b9a:	e00e      	b.n	8011bba <s_eeprom_timeout_handler+0x52>
	default:
		hr_bn_selfcheckout |= 1 << EEPROM1_ERR;
 8011b9c:	4b07      	ldr	r3, [pc, #28]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011b9e:	881b      	ldrh	r3, [r3, #0]
 8011ba0:	f043 0320 	orr.w	r3, r3, #32
 8011ba4:	b29a      	uxth	r2, r3
 8011ba6:	4b05      	ldr	r3, [pc, #20]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011ba8:	801a      	strh	r2, [r3, #0]
		hr_bn_selfcheckout |= 1 << EEPROM2_ERR;
 8011baa:	4b04      	ldr	r3, [pc, #16]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011bac:	881b      	ldrh	r3, [r3, #0]
 8011bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011bb2:	b29a      	uxth	r2, r3
 8011bb4:	4b01      	ldr	r3, [pc, #4]	; (8011bbc <s_eeprom_timeout_handler+0x54>)
 8011bb6:	801a      	strh	r2, [r3, #0]
		return;
 8011bb8:	bf00      	nop
	}
}
 8011bba:	bd80      	pop	{r7, pc}
 8011bbc:	20000788 	.word	0x20000788

08011bc0 <s_eeprom_clear_timeout_error>:

static void s_eeprom_clear_timeout_error()
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	af00      	add	r7, sp, #0
	switch(s_get_selected_eeprom())
 8011bc4:	f7ff ffa8 	bl	8011b18 <s_get_selected_eeprom>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d002      	beq.n	8011bd4 <s_eeprom_clear_timeout_error+0x14>
 8011bce:	2b01      	cmp	r3, #1
 8011bd0:	d008      	beq.n	8011be4 <s_eeprom_clear_timeout_error+0x24>
 8011bd2:	e00f      	b.n	8011bf4 <s_eeprom_clear_timeout_error+0x34>
	{
	case EEPROM1:
		hr_bn_selfcheckout &= ~(1 << EEPROM1_ERR);
 8011bd4:	4b0f      	ldr	r3, [pc, #60]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011bd6:	881b      	ldrh	r3, [r3, #0]
 8011bd8:	f023 0320 	bic.w	r3, r3, #32
 8011bdc:	b29a      	uxth	r2, r3
 8011bde:	4b0d      	ldr	r3, [pc, #52]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011be0:	801a      	strh	r2, [r3, #0]
		return;
 8011be2:	e016      	b.n	8011c12 <s_eeprom_clear_timeout_error+0x52>
	case EEPROM2:
		hr_bn_selfcheckout &= ~(1 << EEPROM2_ERR);
 8011be4:	4b0b      	ldr	r3, [pc, #44]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011be6:	881b      	ldrh	r3, [r3, #0]
 8011be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011bec:	b29a      	uxth	r2, r3
 8011bee:	4b09      	ldr	r3, [pc, #36]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011bf0:	801a      	strh	r2, [r3, #0]
		return;
 8011bf2:	e00e      	b.n	8011c12 <s_eeprom_clear_timeout_error+0x52>
	default:
		hr_bn_selfcheckout &= ~(1 << EEPROM1_ERR);
 8011bf4:	4b07      	ldr	r3, [pc, #28]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011bf6:	881b      	ldrh	r3, [r3, #0]
 8011bf8:	f023 0320 	bic.w	r3, r3, #32
 8011bfc:	b29a      	uxth	r2, r3
 8011bfe:	4b05      	ldr	r3, [pc, #20]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011c00:	801a      	strh	r2, [r3, #0]
		hr_bn_selfcheckout &= ~(1 << EEPROM2_ERR);
 8011c02:	4b04      	ldr	r3, [pc, #16]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011c04:	881b      	ldrh	r3, [r3, #0]
 8011c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011c0a:	b29a      	uxth	r2, r3
 8011c0c:	4b01      	ldr	r3, [pc, #4]	; (8011c14 <s_eeprom_clear_timeout_error+0x54>)
 8011c0e:	801a      	strh	r2, [r3, #0]
		return;
 8011c10:	bf00      	nop
	}
}
 8011c12:	bd80      	pop	{r7, pc}
 8011c14:	20000788 	.word	0x20000788

08011c18 <s_eeprom_send_byte>:
 * Sends byte to SPI
 * @param byte byte to send
 * @return returns data in buffer DR
 */
static uint8_t s_eeprom_send_byte(uint8_t byte)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b086      	sub	sp, #24
 8011c1c:	af02      	add	r7, sp, #8
 8011c1e:	4603      	mov	r3, r0
 8011c20:	71fb      	strb	r3, [r7, #7]
	uint8_t retbyte;
	HAL_StatusTypeDef state = HAL_OK;
 8011c22:	2300      	movs	r3, #0
 8011c24:	73fb      	strb	r3, [r7, #15]
	s_eeprom_clear_timeout_error();
 8011c26:	f7ff ffcb 	bl	8011bc0 <s_eeprom_clear_timeout_error>
	state = HAL_SPI_TransmitReceive(&hspi3, &byte, &retbyte, 1, 0x1000);
 8011c2a:	f107 020e 	add.w	r2, r7, #14
 8011c2e:	1df9      	adds	r1, r7, #7
 8011c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c34:	9300      	str	r3, [sp, #0]
 8011c36:	2301      	movs	r3, #1
 8011c38:	4807      	ldr	r0, [pc, #28]	; (8011c58 <s_eeprom_send_byte+0x40>)
 8011c3a:	f7f2 fb21 	bl	8004280 <HAL_SPI_TransmitReceive>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
 8011c42:	7bfb      	ldrb	r3, [r7, #15]
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d001      	beq.n	8011c4c <s_eeprom_send_byte+0x34>
		s_eeprom_timeout_handler();
 8011c48:	f7ff ff8e 	bl	8011b68 <s_eeprom_timeout_handler>

	/*!< Return the byte read from the SPI bus */
	return retbyte;
 8011c4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3710      	adds	r7, #16
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}
 8011c56:	bf00      	nop
 8011c58:	20000dbc 	.word	0x20000dbc

08011c5c <s_eeprom_read_byte>:
/**
 * Reads data. sends 0xFF and returns data from buffer
 * @return
 */
static uint8_t s_eeprom_read_byte()
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	af00      	add	r7, sp, #0
	return s_eeprom_send_byte(0xFF);
 8011c60:	20ff      	movs	r0, #255	; 0xff
 8011c62:	f7ff ffd9 	bl	8011c18 <s_eeprom_send_byte>
 8011c66:	4603      	mov	r3, r0
}
 8011c68:	4618      	mov	r0, r3
 8011c6a:	bd80      	pop	{r7, pc}

08011c6c <eeprom_read_page>:
 * @param addr address to read
 * @param buffer buffer where to read to
 * @param len length of buffer
 */
void eeprom_read_page(uint8_t fl, uint32_t addr, uint8_t * buffer, uint16_t len)
{
 8011c6c:	b590      	push	{r4, r7, lr}
 8011c6e:	b087      	sub	sp, #28
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60b9      	str	r1, [r7, #8]
 8011c74:	607a      	str	r2, [r7, #4]
 8011c76:	461a      	mov	r2, r3
 8011c78:	4603      	mov	r3, r0
 8011c7a:	73fb      	strb	r3, [r7, #15]
 8011c7c:	4613      	mov	r3, r2
 8011c7e:	81bb      	strh	r3, [r7, #12]
	s_eeprom_select(fl);
 8011c80:	7bfb      	ldrb	r3, [r7, #15]
 8011c82:	4618      	mov	r0, r3
 8011c84:	f7ff ff14 	bl	8011ab0 <s_eeprom_select>
	addr = (EEPROM_READ << 24) | (addr & 0x1FFFF);
 8011c88:	68bb      	ldr	r3, [r7, #8]
 8011c8a:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8011c8e:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8011c92:	60bb      	str	r3, [r7, #8]

	s_eeprom_send_byte((uint8_t)((addr >> 24 ) & 0xFF));
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	0e1b      	lsrs	r3, r3, #24
 8011c98:	b2db      	uxtb	r3, r3
 8011c9a:	4618      	mov	r0, r3
 8011c9c:	f7ff ffbc 	bl	8011c18 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)((addr >> 16 ) & 0xFF));
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	0c1b      	lsrs	r3, r3, #16
 8011ca4:	b2db      	uxtb	r3, r3
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f7ff ffb6 	bl	8011c18 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)((addr >> 8 ) & 0xFF));
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	0a1b      	lsrs	r3, r3, #8
 8011cb0:	b2db      	uxtb	r3, r3
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	f7ff ffb0 	bl	8011c18 <s_eeprom_send_byte>
	s_eeprom_send_byte((uint8_t)(addr & 0xFF));
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	b2db      	uxtb	r3, r3
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7ff ffab 	bl	8011c18 <s_eeprom_send_byte>

	for (uint16_t i = 0; i < len; i++)
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	82fb      	strh	r3, [r7, #22]
 8011cc6:	e009      	b.n	8011cdc <eeprom_read_page+0x70>
	{
		*(buffer + i) = s_eeprom_read_byte();
 8011cc8:	8afb      	ldrh	r3, [r7, #22]
 8011cca:	687a      	ldr	r2, [r7, #4]
 8011ccc:	18d4      	adds	r4, r2, r3
 8011cce:	f7ff ffc5 	bl	8011c5c <s_eeprom_read_byte>
 8011cd2:	4603      	mov	r3, r0
 8011cd4:	7023      	strb	r3, [r4, #0]
	for (uint16_t i = 0; i < len; i++)
 8011cd6:	8afb      	ldrh	r3, [r7, #22]
 8011cd8:	3301      	adds	r3, #1
 8011cda:	82fb      	strh	r3, [r7, #22]
 8011cdc:	8afa      	ldrh	r2, [r7, #22]
 8011cde:	89bb      	ldrh	r3, [r7, #12]
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	d3f1      	bcc.n	8011cc8 <eeprom_read_page+0x5c>
	}
	s_eeprom_select(EEPROM_NONE);
 8011ce4:	2002      	movs	r0, #2
 8011ce6:	f7ff fee3 	bl	8011ab0 <s_eeprom_select>
	HAL_Delay(1);
 8011cea:	2001      	movs	r0, #1
 8011cec:	f7ee fb00 	bl	80002f0 <HAL_Delay>
}
 8011cf0:	bf00      	nop
 8011cf2:	371c      	adds	r7, #28
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	bd90      	pop	{r4, r7, pc}

08011cf8 <oled_cs_set>:

#include "lcd_oled.h"
#include "stm32f1xx_hal_conf.h"
#include "time.h"
static void oled_cs_set()
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8011cfc:	2201      	movs	r2, #1
 8011cfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011d02:	4802      	ldr	r0, [pc, #8]	; (8011d0c <oled_cs_set+0x14>)
 8011d04:	f7ef f94f 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d08:	bf00      	nop
 8011d0a:	bd80      	pop	{r7, pc}
 8011d0c:	40011800 	.word	0x40011800

08011d10 <oled_cs_reset>:

static void oled_cs_reset()
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 8011d14:	2200      	movs	r2, #0
 8011d16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011d1a:	4802      	ldr	r0, [pc, #8]	; (8011d24 <oled_cs_reset+0x14>)
 8011d1c:	f7ef f943 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d20:	bf00      	nop
 8011d22:	bd80      	pop	{r7, pc}
 8011d24:	40011800 	.word	0x40011800

08011d28 <oled_scl_set>:

static void oled_scl_set()
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SCK_GPIO_Port, OLED_SCK_Pin, GPIO_PIN_SET);
 8011d2c:	2201      	movs	r2, #1
 8011d2e:	2104      	movs	r1, #4
 8011d30:	4802      	ldr	r0, [pc, #8]	; (8011d3c <oled_scl_set+0x14>)
 8011d32:	f7ef f938 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d36:	bf00      	nop
 8011d38:	bd80      	pop	{r7, pc}
 8011d3a:	bf00      	nop
 8011d3c:	40010c00 	.word	0x40010c00

08011d40 <oled_scl_reset>:

static void oled_scl_reset()
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_SCK_GPIO_Port, OLED_SCK_Pin, GPIO_PIN_RESET);
 8011d44:	2200      	movs	r2, #0
 8011d46:	2104      	movs	r1, #4
 8011d48:	4802      	ldr	r0, [pc, #8]	; (8011d54 <oled_scl_reset+0x14>)
 8011d4a:	f7ef f92c 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d4e:	bf00      	nop
 8011d50:	bd80      	pop	{r7, pc}
 8011d52:	bf00      	nop
 8011d54:	40010c00 	.word	0x40010c00

08011d58 <oled_mosi_set>:

static void oled_mosi_set()
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, GPIO_PIN_SET);
 8011d5c:	2201      	movs	r2, #1
 8011d5e:	2101      	movs	r1, #1
 8011d60:	4802      	ldr	r0, [pc, #8]	; (8011d6c <oled_mosi_set+0x14>)
 8011d62:	f7ef f920 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d66:	bf00      	nop
 8011d68:	bd80      	pop	{r7, pc}
 8011d6a:	bf00      	nop
 8011d6c:	40010c00 	.word	0x40010c00

08011d70 <oled_mosi_reset>:

static void oled_mosi_reset()
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OLED_MOSI_GPIO_Port, OLED_MOSI_Pin, GPIO_PIN_RESET);
 8011d74:	2200      	movs	r2, #0
 8011d76:	2101      	movs	r1, #1
 8011d78:	4802      	ldr	r0, [pc, #8]	; (8011d84 <oled_mosi_reset+0x14>)
 8011d7a:	f7ef f914 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8011d7e:	bf00      	nop
 8011d80:	bd80      	pop	{r7, pc}
 8011d82:	bf00      	nop
 8011d84:	40010c00 	.word	0x40010c00

08011d88 <oled_send_cmd>:
	}
	return (d & 0x80);		//    

}

static void oled_send_cmd (uint8_t dat){ //   
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b084      	sub	sp, #16
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	4603      	mov	r3, r0
 8011d90:	71fb      	strb	r3, [r7, #7]
	// 
	uint16_t data=dat;      //RS=0 RW=0       
 8011d92:	79fb      	ldrb	r3, [r7, #7]
 8011d94:	81fb      	strh	r3, [r7, #14]

	//oled_wait();

	oled_scl_set();          //SCL=1   
 8011d96:	f7ff ffc7 	bl	8011d28 <oled_scl_set>
	oled_mosi_reset();          //SDI=1
 8011d9a:	f7ff ffe9 	bl	8011d70 <oled_mosi_reset>
	oled_cs_reset();           //CS=0   ( )
 8011d9e:	f7ff ffb7 	bl	8011d10 <oled_cs_reset>

	for (uint8_t i = 0; i < 10; i++){      //  10 ( 10 )
 8011da2:	2300      	movs	r3, #0
 8011da4:	737b      	strb	r3, [r7, #13]
 8011da6:	e013      	b.n	8011dd0 <oled_send_cmd+0x48>
		oled_scl_reset();      //SCL=1        
 8011da8:	f7ff ffca 	bl	8011d40 <oled_scl_reset>

		if (data & 0x200)
 8011dac:	89fb      	ldrh	r3, [r7, #14]
 8011dae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d002      	beq.n	8011dbc <oled_send_cmd+0x34>
			oled_mosi_set();//     SDI=1
 8011db6:	f7ff ffcf 	bl	8011d58 <oled_mosi_set>
 8011dba:	e001      	b.n	8011dc0 <oled_send_cmd+0x38>
		else
			oled_mosi_reset();      //   SDI=0
 8011dbc:	f7ff ffd8 	bl	8011d70 <oled_mosi_reset>
		//		HAL_Delay(1);

		data<<=1;     // 
 8011dc0:	89fb      	ldrh	r3, [r7, #14]
 8011dc2:	005b      	lsls	r3, r3, #1
 8011dc4:	81fb      	strh	r3, [r7, #14]
		oled_scl_set();      //SCL=0  .
 8011dc6:	f7ff ffaf 	bl	8011d28 <oled_scl_set>
	for (uint8_t i = 0; i < 10; i++){      //  10 ( 10 )
 8011dca:	7b7b      	ldrb	r3, [r7, #13]
 8011dcc:	3301      	adds	r3, #1
 8011dce:	737b      	strb	r3, [r7, #13]
 8011dd0:	7b7b      	ldrb	r3, [r7, #13]
 8011dd2:	2b09      	cmp	r3, #9
 8011dd4:	d9e8      	bls.n	8011da8 <oled_send_cmd+0x20>
		//		HAL_Delay(1);
	}
	oled_cs_set();           //CS=1         
 8011dd6:	f7ff ff8f 	bl	8011cf8 <oled_cs_set>
	HAL_Delay(1);
 8011dda:	2001      	movs	r0, #1
 8011ddc:	f7ee fa88 	bl	80002f0 <HAL_Delay>
}
 8011de0:	bf00      	nop
 8011de2:	3710      	adds	r7, #16
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd80      	pop	{r7, pc}

08011de8 <oled_send_data>:

static void oled_send_data (uint8_t ch)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b084      	sub	sp, #16
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	4603      	mov	r3, r0
 8011df0:	71fb      	strb	r3, [r7, #7]

	uint16_t data=0x200 | ch;	//   RS=1
 8011df2:	79fb      	ldrb	r3, [r7, #7]
 8011df4:	b29b      	uxth	r3, r3
 8011df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011dfa:	81fb      	strh	r3, [r7, #14]
	//oled_wait();
	oled_scl_set();			//SCL=1   
 8011dfc:	f7ff ff94 	bl	8011d28 <oled_scl_set>
	oled_mosi_reset();			//SDI=1
 8011e00:	f7ff ffb6 	bl	8011d70 <oled_mosi_reset>
	oled_cs_reset();			//CS=0   ( )
 8011e04:	f7ff ff84 	bl	8011d10 <oled_cs_reset>
	for (int i = 0; i < 10; i++){		//  10 ( 10 )
 8011e08:	2300      	movs	r3, #0
 8011e0a:	60bb      	str	r3, [r7, #8]
 8011e0c:	e013      	b.n	8011e36 <oled_send_data+0x4e>
		oled_scl_reset();		//SCL=0  .
 8011e0e:	f7ff ff97 	bl	8011d40 <oled_scl_reset>
		if (data & 0x200)
 8011e12:	89fb      	ldrh	r3, [r7, #14]
 8011e14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d002      	beq.n	8011e22 <oled_send_data+0x3a>
			oled_mosi_set();//     SDI=1
 8011e1c:	f7ff ff9c 	bl	8011d58 <oled_mosi_set>
 8011e20:	e001      	b.n	8011e26 <oled_send_data+0x3e>
		else
			oled_mosi_reset();		//   SDI=0
 8011e22:	f7ff ffa5 	bl	8011d70 <oled_mosi_reset>

		data<<=1;		// 
 8011e26:	89fb      	ldrh	r3, [r7, #14]
 8011e28:	005b      	lsls	r3, r3, #1
 8011e2a:	81fb      	strh	r3, [r7, #14]
		//		HAL_Delay(1);
		oled_scl_set();		//SCL=1        
 8011e2c:	f7ff ff7c 	bl	8011d28 <oled_scl_set>
	for (int i = 0; i < 10; i++){		//  10 ( 10 )
 8011e30:	68bb      	ldr	r3, [r7, #8]
 8011e32:	3301      	adds	r3, #1
 8011e34:	60bb      	str	r3, [r7, #8]
 8011e36:	68bb      	ldr	r3, [r7, #8]
 8011e38:	2b09      	cmp	r3, #9
 8011e3a:	dde8      	ble.n	8011e0e <oled_send_data+0x26>
		//	HAL_Delay(1);



	}
	oled_cs_set();    			//CS=1         
 8011e3c:	f7ff ff5c 	bl	8011cf8 <oled_cs_set>
	HAL_Delay(1);
 8011e40:	2001      	movs	r0, #1
 8011e42:	f7ee fa55 	bl	80002f0 <HAL_Delay>
}
 8011e46:	bf00      	nop
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}

08011e4e <oled_lcd_init>:


void oled_lcd_init()
{
 8011e4e:	b580      	push	{r7, lr}
 8011e50:	af00      	add	r7, sp, #0

	oled_cs_set();
 8011e52:	f7ff ff51 	bl	8011cf8 <oled_cs_set>
	oled_scl_set();
 8011e56:	f7ff ff67 	bl	8011d28 <oled_scl_set>
	oled_mosi_set();
 8011e5a:	f7ff ff7d 	bl	8011d58 <oled_mosi_set>

	oled_send_cmd(0x01);
 8011e5e:	2001      	movs	r0, #1
 8011e60:	f7ff ff92 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x3A);
 8011e64:	203a      	movs	r0, #58	; 0x3a
 8011e66:	f7ff ff8f 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x01);
 8011e6a:	2001      	movs	r0, #1
 8011e6c:	f7ff ff8c 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x0C);
 8011e70:	200c      	movs	r0, #12
 8011e72:	f7ff ff89 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x06);
 8011e76:	2006      	movs	r0, #6
 8011e78:	f7ff ff86 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x17);
 8011e7c:	2017      	movs	r0, #23
 8011e7e:	f7ff ff83 	bl	8011d88 <oled_send_cmd>
	oled_send_cmd(0x14);
 8011e82:	2014      	movs	r0, #20
 8011e84:	f7ff ff80 	bl	8011d88 <oled_send_cmd>


}
 8011e88:	bf00      	nop
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <oled_print_upper>:

void oled_print_upper(const char * buff, uint8_t len)
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b084      	sub	sp, #16
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	6078      	str	r0, [r7, #4]
 8011e94:	460b      	mov	r3, r1
 8011e96:	70fb      	strb	r3, [r7, #3]

	oled_send_cmd(0x80);
 8011e98:	2080      	movs	r0, #128	; 0x80
 8011e9a:	f7ff ff75 	bl	8011d88 <oled_send_cmd>
	if (len > 16)
 8011e9e:	78fb      	ldrb	r3, [r7, #3]
 8011ea0:	2b10      	cmp	r3, #16
 8011ea2:	d901      	bls.n	8011ea8 <oled_print_upper+0x1c>
		len = 16;
 8011ea4:	2310      	movs	r3, #16
 8011ea6:	70fb      	strb	r3, [r7, #3]

	for(uint8_t i = 0; i < len; i++)
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	73fb      	strb	r3, [r7, #15]
 8011eac:	e009      	b.n	8011ec2 <oled_print_upper+0x36>
	{

		oled_send_data(*buff++);
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	1c5a      	adds	r2, r3, #1
 8011eb2:	607a      	str	r2, [r7, #4]
 8011eb4:	781b      	ldrb	r3, [r3, #0]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7ff ff96 	bl	8011de8 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 8011ebc:	7bfb      	ldrb	r3, [r7, #15]
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	73fb      	strb	r3, [r7, #15]
 8011ec2:	7bfa      	ldrb	r2, [r7, #15]
 8011ec4:	78fb      	ldrb	r3, [r7, #3]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d3f1      	bcc.n	8011eae <oled_print_upper+0x22>
	}
	if (len < 16)
 8011eca:	78fb      	ldrb	r3, [r7, #3]
 8011ecc:	2b0f      	cmp	r3, #15
 8011ece:	d80e      	bhi.n	8011eee <oled_print_upper+0x62>
	{
		for (uint8_t i = 0; i < 16 - len; i++)
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	73bb      	strb	r3, [r7, #14]
 8011ed4:	e005      	b.n	8011ee2 <oled_print_upper+0x56>
			oled_send_data(' ');
 8011ed6:	2020      	movs	r0, #32
 8011ed8:	f7ff ff86 	bl	8011de8 <oled_send_data>
		for (uint8_t i = 0; i < 16 - len; i++)
 8011edc:	7bbb      	ldrb	r3, [r7, #14]
 8011ede:	3301      	adds	r3, #1
 8011ee0:	73bb      	strb	r3, [r7, #14]
 8011ee2:	7bba      	ldrb	r2, [r7, #14]
 8011ee4:	78fb      	ldrb	r3, [r7, #3]
 8011ee6:	f1c3 0310 	rsb	r3, r3, #16
 8011eea:	429a      	cmp	r2, r3
 8011eec:	dbf3      	blt.n	8011ed6 <oled_print_upper+0x4a>
	}
}
 8011eee:	bf00      	nop
 8011ef0:	3710      	adds	r7, #16
 8011ef2:	46bd      	mov	sp, r7
 8011ef4:	bd80      	pop	{r7, pc}
	...

08011ef8 <oled_print_lower_and_time>:

void oled_print_lower_and_time(char * buff, uint8_t len)
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b086      	sub	sp, #24
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	460b      	mov	r3, r1
 8011f02:	70fb      	strb	r3, [r7, #3]
	RTC_TimeTypeDef rtc_td;
	char buffer[5];
	HAL_RTC_GetTime(&hrtc, &rtc_td, RTC_FORMAT_BIN);
 8011f04:	f107 0310 	add.w	r3, r7, #16
 8011f08:	2200      	movs	r2, #0
 8011f0a:	4619      	mov	r1, r3
 8011f0c:	4827      	ldr	r0, [pc, #156]	; (8011fac <oled_print_lower_and_time+0xb4>)
 8011f0e:	f7f1 fcf5 	bl	80038fc <HAL_RTC_GetTime>

	oled_send_cmd(0xC0);
 8011f12:	20c0      	movs	r0, #192	; 0xc0
 8011f14:	f7ff ff38 	bl	8011d88 <oled_send_cmd>

	if (len > 11)
 8011f18:	78fb      	ldrb	r3, [r7, #3]
 8011f1a:	2b0b      	cmp	r3, #11
 8011f1c:	d901      	bls.n	8011f22 <oled_print_lower_and_time+0x2a>
		len = 11;
 8011f1e:	230b      	movs	r3, #11
 8011f20:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < len; i++)
 8011f22:	2300      	movs	r3, #0
 8011f24:	75fb      	strb	r3, [r7, #23]
 8011f26:	e009      	b.n	8011f3c <oled_print_lower_and_time+0x44>
	{
		oled_send_data(*buff++);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	1c5a      	adds	r2, r3, #1
 8011f2c:	607a      	str	r2, [r7, #4]
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	4618      	mov	r0, r3
 8011f32:	f7ff ff59 	bl	8011de8 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 8011f36:	7dfb      	ldrb	r3, [r7, #23]
 8011f38:	3301      	adds	r3, #1
 8011f3a:	75fb      	strb	r3, [r7, #23]
 8011f3c:	7dfa      	ldrb	r2, [r7, #23]
 8011f3e:	78fb      	ldrb	r3, [r7, #3]
 8011f40:	429a      	cmp	r2, r3
 8011f42:	d3f1      	bcc.n	8011f28 <oled_print_lower_and_time+0x30>
	}

	if (len < 11)
 8011f44:	78fb      	ldrb	r3, [r7, #3]
 8011f46:	2b0a      	cmp	r3, #10
 8011f48:	d80e      	bhi.n	8011f68 <oled_print_lower_and_time+0x70>
	{
		for (uint8_t i = 0; i < 11 - len; i++)
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	75bb      	strb	r3, [r7, #22]
 8011f4e:	e005      	b.n	8011f5c <oled_print_lower_and_time+0x64>
			oled_send_data(' ');
 8011f50:	2020      	movs	r0, #32
 8011f52:	f7ff ff49 	bl	8011de8 <oled_send_data>
		for (uint8_t i = 0; i < 11 - len; i++)
 8011f56:	7dbb      	ldrb	r3, [r7, #22]
 8011f58:	3301      	adds	r3, #1
 8011f5a:	75bb      	strb	r3, [r7, #22]
 8011f5c:	7dba      	ldrb	r2, [r7, #22]
 8011f5e:	78fb      	ldrb	r3, [r7, #3]
 8011f60:	f1c3 030b 	rsb	r3, r3, #11
 8011f64:	429a      	cmp	r2, r3
 8011f66:	dbf3      	blt.n	8011f50 <oled_print_lower_and_time+0x58>
	}
	oled_send_cmd(0xC0 + 11);
 8011f68:	20cb      	movs	r0, #203	; 0xcb
 8011f6a:	f7ff ff0d 	bl	8011d88 <oled_send_cmd>
	sprintf(&buffer,"%02u:%02u", rtc_td.Hours, rtc_td.Minutes);
 8011f6e:	7c3b      	ldrb	r3, [r7, #16]
 8011f70:	461a      	mov	r2, r3
 8011f72:	7c7b      	ldrb	r3, [r7, #17]
 8011f74:	f107 0008 	add.w	r0, r7, #8
 8011f78:	490d      	ldr	r1, [pc, #52]	; (8011fb0 <oled_print_lower_and_time+0xb8>)
 8011f7a:	f001 fa1b 	bl	80133b4 <siprintf>
	for(uint8_t i = 0; i < sizeof(buffer); i++)
 8011f7e:	2300      	movs	r3, #0
 8011f80:	757b      	strb	r3, [r7, #21]
 8011f82:	e00b      	b.n	8011f9c <oled_print_lower_and_time+0xa4>
	{
		oled_send_data(buffer[i]);
 8011f84:	7d7b      	ldrb	r3, [r7, #21]
 8011f86:	f107 0218 	add.w	r2, r7, #24
 8011f8a:	4413      	add	r3, r2
 8011f8c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8011f90:	4618      	mov	r0, r3
 8011f92:	f7ff ff29 	bl	8011de8 <oled_send_data>
	for(uint8_t i = 0; i < sizeof(buffer); i++)
 8011f96:	7d7b      	ldrb	r3, [r7, #21]
 8011f98:	3301      	adds	r3, #1
 8011f9a:	757b      	strb	r3, [r7, #21]
 8011f9c:	7d7b      	ldrb	r3, [r7, #21]
 8011f9e:	2b04      	cmp	r3, #4
 8011fa0:	d9f0      	bls.n	8011f84 <oled_print_lower_and_time+0x8c>
	}

}
 8011fa2:	bf00      	nop
 8011fa4:	3718      	adds	r7, #24
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}
 8011faa:	bf00      	nop
 8011fac:	20000ec8 	.word	0x20000ec8
 8011fb0:	08015a74 	.word	0x08015a74

08011fb4 <oled_print_lower>:

void oled_print_lower(char * buff, uint8_t len)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b084      	sub	sp, #16
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
 8011fbc:	460b      	mov	r3, r1
 8011fbe:	70fb      	strb	r3, [r7, #3]
	oled_send_cmd(0xC0);
 8011fc0:	20c0      	movs	r0, #192	; 0xc0
 8011fc2:	f7ff fee1 	bl	8011d88 <oled_send_cmd>
	//oled_send_cmd(0x41);
	if (len > 16)
 8011fc6:	78fb      	ldrb	r3, [r7, #3]
 8011fc8:	2b10      	cmp	r3, #16
 8011fca:	d901      	bls.n	8011fd0 <oled_print_lower+0x1c>
		len = 16;
 8011fcc:	2310      	movs	r3, #16
 8011fce:	70fb      	strb	r3, [r7, #3]
	for(uint8_t i = 0; i < len; i++)
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	73fb      	strb	r3, [r7, #15]
 8011fd4:	e009      	b.n	8011fea <oled_print_lower+0x36>
	{
		oled_send_data(*buff++);
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	1c5a      	adds	r2, r3, #1
 8011fda:	607a      	str	r2, [r7, #4]
 8011fdc:	781b      	ldrb	r3, [r3, #0]
 8011fde:	4618      	mov	r0, r3
 8011fe0:	f7ff ff02 	bl	8011de8 <oled_send_data>
	for(uint8_t i = 0; i < len; i++)
 8011fe4:	7bfb      	ldrb	r3, [r7, #15]
 8011fe6:	3301      	adds	r3, #1
 8011fe8:	73fb      	strb	r3, [r7, #15]
 8011fea:	7bfa      	ldrb	r2, [r7, #15]
 8011fec:	78fb      	ldrb	r3, [r7, #3]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	d3f1      	bcc.n	8011fd6 <oled_print_lower+0x22>
	}

}
 8011ff2:	bf00      	nop
 8011ff4:	3710      	adds	r7, #16
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	bd80      	pop	{r7, pc}

08011ffa <oled_clr_all>:
		oled_send_data(' ');
	}
}

void oled_clr_all()
{
 8011ffa:	b580      	push	{r7, lr}
 8011ffc:	af00      	add	r7, sp, #0
	oled_send_cmd(0x01);
 8011ffe:	2001      	movs	r0, #1
 8012000:	f7ff fec2 	bl	8011d88 <oled_send_cmd>
}
 8012004:	bf00      	nop
 8012006:	bd80      	pop	{r7, pc}

08012008 <s_w5500_init>:
/**
 * Setup SPI and W5500 mode
 * @param mode #W5500Mode PHY operation mode
 */
static void s_w5500_init(uint8_t mode)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b082      	sub	sp, #8
 801200c:	af00      	add	r7, sp, #0
 801200e:	4603      	mov	r3, r0
 8012010:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(PMODE_0_GPIO_Port, PMODE_0_Pin, mode & 0x01);
 8012012:	79fb      	ldrb	r3, [r7, #7]
 8012014:	f003 0301 	and.w	r3, r3, #1
 8012018:	b2db      	uxtb	r3, r3
 801201a:	461a      	mov	r2, r3
 801201c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8012020:	480e      	ldr	r0, [pc, #56]	; (801205c <s_w5500_init+0x54>)
 8012022:	f7ee ffc0 	bl	8000fa6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PMODE_1_GPIO_Port, PMODE_1_Pin, mode >> 1);
 8012026:	79fb      	ldrb	r3, [r7, #7]
 8012028:	085b      	lsrs	r3, r3, #1
 801202a:	b2db      	uxtb	r3, r3
 801202c:	461a      	mov	r2, r3
 801202e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8012032:	480a      	ldr	r0, [pc, #40]	; (801205c <s_w5500_init+0x54>)
 8012034:	f7ee ffb7 	bl	8000fa6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PMODE_2_GPIO_Port, PMODE_2_Pin, mode >> 2);
 8012038:	79fb      	ldrb	r3, [r7, #7]
 801203a:	089b      	lsrs	r3, r3, #2
 801203c:	b2db      	uxtb	r3, r3
 801203e:	461a      	mov	r2, r3
 8012040:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8012044:	4805      	ldr	r0, [pc, #20]	; (801205c <s_w5500_init+0x54>)
 8012046:	f7ee ffae 	bl	8000fa6 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 801204a:	2201      	movs	r2, #1
 801204c:	2110      	movs	r1, #16
 801204e:	4804      	ldr	r0, [pc, #16]	; (8012060 <s_w5500_init+0x58>)
 8012050:	f7ee ffa9 	bl	8000fa6 <HAL_GPIO_WritePin>

}
 8012054:	bf00      	nop
 8012056:	3708      	adds	r7, #8
 8012058:	46bd      	mov	sp, r7
 801205a:	bd80      	pop	{r7, pc}
 801205c:	40011400 	.word	0x40011400
 8012060:	40010800 	.word	0x40010800

08012064 <s_w5500_deselect_chip>:
/**
 * Chip deselect W5500
 */
static void s_w5500_deselect_chip()
{
 8012064:	b580      	push	{r7, lr}
 8012066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_SET);
 8012068:	2201      	movs	r2, #1
 801206a:	2110      	movs	r1, #16
 801206c:	4802      	ldr	r0, [pc, #8]	; (8012078 <s_w5500_deselect_chip+0x14>)
 801206e:	f7ee ff9a 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 8012072:	bf00      	nop
 8012074:	bd80      	pop	{r7, pc}
 8012076:	bf00      	nop
 8012078:	40010800 	.word	0x40010800

0801207c <s_w5500_select_chip>:

static void s_w5500_select_chip()
{
 801207c:	b580      	push	{r7, lr}
 801207e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_NSS_GPIO_Port, W5500_NSS_Pin, GPIO_PIN_RESET);
 8012080:	2200      	movs	r2, #0
 8012082:	2110      	movs	r1, #16
 8012084:	4802      	ldr	r0, [pc, #8]	; (8012090 <s_w5500_select_chip+0x14>)
 8012086:	f7ee ff8e 	bl	8000fa6 <HAL_GPIO_WritePin>
}
 801208a:	bf00      	nop
 801208c:	bd80      	pop	{r7, pc}
 801208e:	bf00      	nop
 8012090:	40010800 	.word	0x40010800

08012094 <s_w5500_send_byte>:

static uint8_t s_w5500_send_byte(uint8_t byte)
{
 8012094:	b580      	push	{r7, lr}
 8012096:	b086      	sub	sp, #24
 8012098:	af02      	add	r7, sp, #8
 801209a:	4603      	mov	r3, r0
 801209c:	71fb      	strb	r3, [r7, #7]
	uint8_t retbyte;
	HAL_SPI_TransmitReceive(&hspi1, &byte, &retbyte, 1, 0x1000);
 801209e:	f107 020f 	add.w	r2, r7, #15
 80120a2:	1df9      	adds	r1, r7, #7
 80120a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80120a8:	9300      	str	r3, [sp, #0]
 80120aa:	2301      	movs	r3, #1
 80120ac:	4803      	ldr	r0, [pc, #12]	; (80120bc <s_w5500_send_byte+0x28>)
 80120ae:	f7f2 f8e7 	bl	8004280 <HAL_SPI_TransmitReceive>
	return retbyte;
 80120b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80120b4:	4618      	mov	r0, r3
 80120b6:	3710      	adds	r7, #16
 80120b8:	46bd      	mov	sp, r7
 80120ba:	bd80      	pop	{r7, pc}
 80120bc:	20000edc 	.word	0x20000edc

080120c0 <s_w5500_read_byte>:

static uint8_t s_w5500_read_byte()
{
 80120c0:	b580      	push	{r7, lr}
 80120c2:	af00      	add	r7, sp, #0
	return s_w5500_send_byte(0xFF);
 80120c4:	20ff      	movs	r0, #255	; 0xff
 80120c6:	f7ff ffe5 	bl	8012094 <s_w5500_send_byte>
 80120ca:	4603      	mov	r3, r0
}
 80120cc:	4618      	mov	r0, r3
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <w5500_init>:

void w5500_init(wiz_NetInfo net_info)
{
 80120d0:	b084      	sub	sp, #16
 80120d2:	b580      	push	{r7, lr}
 80120d4:	b086      	sub	sp, #24
 80120d6:	af00      	add	r7, sp, #0
 80120d8:	f107 0e20 	add.w	lr, r7, #32
 80120dc:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint8_t rcvBuf[20], bufSize[] = {2, 2, 2, 2};
 80120e0:	4b11      	ldr	r3, [pc, #68]	; (8012128 <w5500_init+0x58>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	603b      	str	r3, [r7, #0]

	s_w5500_init(HD10AD);
 80120e6:	2000      	movs	r0, #0
 80120e8:	f7ff ff8e 	bl	8012008 <s_w5500_init>
	reg_wizchip_cs_cbfunc(s_w5500_select_chip, s_w5500_deselect_chip);
 80120ec:	490f      	ldr	r1, [pc, #60]	; (801212c <w5500_init+0x5c>)
 80120ee:	4810      	ldr	r0, [pc, #64]	; (8012130 <w5500_init+0x60>)
 80120f0:	f7fc fe1c 	bl	800ed2c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(s_w5500_read_byte, s_w5500_send_byte);
 80120f4:	490f      	ldr	r1, [pc, #60]	; (8012134 <w5500_init+0x64>)
 80120f6:	4810      	ldr	r0, [pc, #64]	; (8012138 <w5500_init+0x68>)
 80120f8:	f7fc fe3c 	bl	800ed74 <reg_wizchip_spi_cbfunc>
	//	reg_wizchip_spiburst_cbfunc(s_w5500_burst_read, s_w5500_burst_write);

	wizchip_init(bufSize, bufSize);
 80120fc:	463a      	mov	r2, r7
 80120fe:	463b      	mov	r3, r7
 8012100:	4611      	mov	r1, r2
 8012102:	4618      	mov	r0, r3
 8012104:	f7fc feac 	bl	800ee60 <wizchip_init>
	wizchip_setnetinfo(&net_info);
 8012108:	f107 0020 	add.w	r0, r7, #32
 801210c:	f7fc ff34 	bl	800ef78 <wizchip_setnetinfo>
	wizchip_getnetinfo(&net_info);
 8012110:	f107 0020 	add.w	r0, r7, #32
 8012114:	f7fc ff70 	bl	800eff8 <wizchip_getnetinfo>


}
 8012118:	bf00      	nop
 801211a:	3718      	adds	r7, #24
 801211c:	46bd      	mov	sp, r7
 801211e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012122:	b004      	add	sp, #16
 8012124:	4770      	bx	lr
 8012126:	bf00      	nop
 8012128:	08015a80 	.word	0x08015a80
 801212c:	08012065 	.word	0x08012065
 8012130:	0801207d 	.word	0x0801207d
 8012134:	08012095 	.word	0x08012095
 8012138:	080120c1 	.word	0x080120c1

0801213c <reg_check_time>:
#include "shv_modbus.h"
#include "task_hr_handler.h"
#include "time.h"
#include "stdlib.h"
static void reg_check_time()
{
 801213c:	b580      	push	{r7, lr}
 801213e:	b084      	sub	sp, #16
 8012140:	af00      	add	r7, sp, #0
	time_t time;
	struct tm * timeinfo;
	RTC_DateTypeDef datehal;
	RTC_TimeTypeDef timehal;

	if (hr_bn_time_l != 0 || hr_bn_time_h != 0)
 8012142:	4b26      	ldr	r3, [pc, #152]	; (80121dc <reg_check_time+0xa0>)
 8012144:	881b      	ldrh	r3, [r3, #0]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d103      	bne.n	8012152 <reg_check_time+0x16>
 801214a:	4b25      	ldr	r3, [pc, #148]	; (80121e0 <reg_check_time+0xa4>)
 801214c:	881b      	ldrh	r3, [r3, #0]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d040      	beq.n	80121d4 <reg_check_time+0x98>
	{
		time = hr_bn_time_h << 16 | hr_bn_time_l;
 8012152:	4b23      	ldr	r3, [pc, #140]	; (80121e0 <reg_check_time+0xa4>)
 8012154:	881b      	ldrh	r3, [r3, #0]
 8012156:	041b      	lsls	r3, r3, #16
 8012158:	4a20      	ldr	r2, [pc, #128]	; (80121dc <reg_check_time+0xa0>)
 801215a:	8812      	ldrh	r2, [r2, #0]
 801215c:	4313      	orrs	r3, r2
 801215e:	60bb      	str	r3, [r7, #8]
		timeinfo = localtime(&time);
 8012160:	f107 0308 	add.w	r3, r7, #8
 8012164:	4618      	mov	r0, r3
 8012166:	f000 ff01 	bl	8012f6c <localtime>
 801216a:	60f8      	str	r0, [r7, #12]

		datehal.Date = timeinfo->tm_mday;
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	68db      	ldr	r3, [r3, #12]
 8012170:	b2db      	uxtb	r3, r3
 8012172:	71bb      	strb	r3, [r7, #6]
		datehal.Month = timeinfo->tm_mon + 1;
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	691b      	ldr	r3, [r3, #16]
 8012178:	b2db      	uxtb	r3, r3
 801217a:	3301      	adds	r3, #1
 801217c:	b2db      	uxtb	r3, r3
 801217e:	717b      	strb	r3, [r7, #5]
		datehal.Year = timeinfo->tm_year;
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	695b      	ldr	r3, [r3, #20]
 8012184:	b2db      	uxtb	r3, r3
 8012186:	71fb      	strb	r3, [r7, #7]

		timehal.Hours = timeinfo->tm_hour;
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	689b      	ldr	r3, [r3, #8]
 801218c:	b2db      	uxtb	r3, r3
 801218e:	703b      	strb	r3, [r7, #0]
		timehal.Minutes = timeinfo->tm_min;
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	685b      	ldr	r3, [r3, #4]
 8012194:	b2db      	uxtb	r3, r3
 8012196:	707b      	strb	r3, [r7, #1]

		HAL_RTC_SetTime(&hrtc, &timehal, RTC_FORMAT_BIN);
 8012198:	463b      	mov	r3, r7
 801219a:	2200      	movs	r2, #0
 801219c:	4619      	mov	r1, r3
 801219e:	4811      	ldr	r0, [pc, #68]	; (80121e4 <reg_check_time+0xa8>)
 80121a0:	f7f1 fb14 	bl	80037cc <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &datehal, RTC_FORMAT_BIN);
 80121a4:	1d3b      	adds	r3, r7, #4
 80121a6:	2200      	movs	r2, #0
 80121a8:	4619      	mov	r1, r3
 80121aa:	480e      	ldr	r0, [pc, #56]	; (80121e4 <reg_check_time+0xa8>)
 80121ac:	f7f1 fc7e 	bl	8003aac <HAL_RTC_SetDate>
		HAL_RTC_GetTime(&hrtc, &timehal, RTC_FORMAT_BIN);
 80121b0:	463b      	mov	r3, r7
 80121b2:	2200      	movs	r2, #0
 80121b4:	4619      	mov	r1, r3
 80121b6:	480b      	ldr	r0, [pc, #44]	; (80121e4 <reg_check_time+0xa8>)
 80121b8:	f7f1 fba0 	bl	80038fc <HAL_RTC_GetTime>
				  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2,(uint32_t*) &datehal);
 80121bc:	1d3b      	adds	r3, r7, #4
 80121be:	461a      	mov	r2, r3
 80121c0:	2102      	movs	r1, #2
 80121c2:	4808      	ldr	r0, [pc, #32]	; (80121e4 <reg_check_time+0xa8>)
 80121c4:	f7f2 f826 	bl	8004214 <HAL_RTCEx_BKUPWrite>
		hr_bn_time_l = 0;
 80121c8:	4b04      	ldr	r3, [pc, #16]	; (80121dc <reg_check_time+0xa0>)
 80121ca:	2200      	movs	r2, #0
 80121cc:	801a      	strh	r2, [r3, #0]
		hr_bn_time_h = 0;
 80121ce:	4b04      	ldr	r3, [pc, #16]	; (80121e0 <reg_check_time+0xa4>)
 80121d0:	2200      	movs	r2, #0
 80121d2:	801a      	strh	r2, [r3, #0]
	}
}
 80121d4:	bf00      	nop
 80121d6:	3710      	adds	r7, #16
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}
 80121dc:	20000778 	.word	0x20000778
 80121e0:	20000802 	.word	0x20000802
 80121e4:	20000ec8 	.word	0x20000ec8

080121e8 <reg_check_ip>:

static void reg_check_ip()
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b082      	sub	sp, #8
 80121ec:	af00      	add	r7, sp, #0
	static uint32_t prev_ip;
	static uint32_t prev_gw;
	static uint32_t prev_nm;
	static uint32_t prev_dns;

	uint8_t check = 0;
 80121ee:	2300      	movs	r3, #0
 80121f0:	71fb      	strb	r3, [r7, #7]
	if (((hr_bn_ip_h << 16) | hr_bn_ip_l) != prev_ip)
 80121f2:	4b67      	ldr	r3, [pc, #412]	; (8012390 <reg_check_ip+0x1a8>)
 80121f4:	881b      	ldrh	r3, [r3, #0]
 80121f6:	041b      	lsls	r3, r3, #16
 80121f8:	4a66      	ldr	r2, [pc, #408]	; (8012394 <reg_check_ip+0x1ac>)
 80121fa:	8812      	ldrh	r2, [r2, #0]
 80121fc:	4313      	orrs	r3, r2
 80121fe:	461a      	mov	r2, r3
 8012200:	4b65      	ldr	r3, [pc, #404]	; (8012398 <reg_check_ip+0x1b0>)
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	429a      	cmp	r2, r3
 8012206:	d025      	beq.n	8012254 <reg_check_ip+0x6c>
	{
		vTaskDelay(1);
 8012208:	2001      	movs	r0, #1
 801220a:	f7fb f973 	bl	800d4f4 <vTaskDelay>
		prev_ip = (hr_bn_ip_h << 16) | hr_bn_ip_l;
 801220e:	4b60      	ldr	r3, [pc, #384]	; (8012390 <reg_check_ip+0x1a8>)
 8012210:	881b      	ldrh	r3, [r3, #0]
 8012212:	041b      	lsls	r3, r3, #16
 8012214:	4a5f      	ldr	r2, [pc, #380]	; (8012394 <reg_check_ip+0x1ac>)
 8012216:	8812      	ldrh	r2, [r2, #0]
 8012218:	4313      	orrs	r3, r2
 801221a:	461a      	mov	r2, r3
 801221c:	4b5e      	ldr	r3, [pc, #376]	; (8012398 <reg_check_ip+0x1b0>)
 801221e:	601a      	str	r2, [r3, #0]
		mb.ip_addr.ip1 = hr_bn_ip_h >> 8;
 8012220:	4b5b      	ldr	r3, [pc, #364]	; (8012390 <reg_check_ip+0x1a8>)
 8012222:	881b      	ldrh	r3, [r3, #0]
 8012224:	0a1b      	lsrs	r3, r3, #8
 8012226:	b29b      	uxth	r3, r3
 8012228:	b2da      	uxtb	r2, r3
 801222a:	4b5c      	ldr	r3, [pc, #368]	; (801239c <reg_check_ip+0x1b4>)
 801222c:	741a      	strb	r2, [r3, #16]
		mb.ip_addr.ip2 = hr_bn_ip_h & 0xFF;
 801222e:	4b58      	ldr	r3, [pc, #352]	; (8012390 <reg_check_ip+0x1a8>)
 8012230:	881b      	ldrh	r3, [r3, #0]
 8012232:	b2da      	uxtb	r2, r3
 8012234:	4b59      	ldr	r3, [pc, #356]	; (801239c <reg_check_ip+0x1b4>)
 8012236:	745a      	strb	r2, [r3, #17]
		mb.ip_addr.ip3 = hr_bn_ip_l >> 8;
 8012238:	4b56      	ldr	r3, [pc, #344]	; (8012394 <reg_check_ip+0x1ac>)
 801223a:	881b      	ldrh	r3, [r3, #0]
 801223c:	0a1b      	lsrs	r3, r3, #8
 801223e:	b29b      	uxth	r3, r3
 8012240:	b2da      	uxtb	r2, r3
 8012242:	4b56      	ldr	r3, [pc, #344]	; (801239c <reg_check_ip+0x1b4>)
 8012244:	749a      	strb	r2, [r3, #18]
		mb.ip_addr.ip4 = hr_bn_ip_l & 0xFF;
 8012246:	4b53      	ldr	r3, [pc, #332]	; (8012394 <reg_check_ip+0x1ac>)
 8012248:	881b      	ldrh	r3, [r3, #0]
 801224a:	b2da      	uxtb	r2, r3
 801224c:	4b53      	ldr	r3, [pc, #332]	; (801239c <reg_check_ip+0x1b4>)
 801224e:	74da      	strb	r2, [r3, #19]
		check = 1;
 8012250:	2301      	movs	r3, #1
 8012252:	71fb      	strb	r3, [r7, #7]

	}

	if (((hr_bn_ipgw_h << 16) | hr_bn_ipgw_l) != prev_gw)
 8012254:	4b52      	ldr	r3, [pc, #328]	; (80123a0 <reg_check_ip+0x1b8>)
 8012256:	881b      	ldrh	r3, [r3, #0]
 8012258:	041b      	lsls	r3, r3, #16
 801225a:	4a52      	ldr	r2, [pc, #328]	; (80123a4 <reg_check_ip+0x1bc>)
 801225c:	8812      	ldrh	r2, [r2, #0]
 801225e:	4313      	orrs	r3, r2
 8012260:	461a      	mov	r2, r3
 8012262:	4b51      	ldr	r3, [pc, #324]	; (80123a8 <reg_check_ip+0x1c0>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	429a      	cmp	r2, r3
 8012268:	d025      	beq.n	80122b6 <reg_check_ip+0xce>
	{
		vTaskDelay(1);
 801226a:	2001      	movs	r0, #1
 801226c:	f7fb f942 	bl	800d4f4 <vTaskDelay>
		prev_gw = (hr_bn_ipgw_h << 16) | hr_bn_ipgw_l;
 8012270:	4b4b      	ldr	r3, [pc, #300]	; (80123a0 <reg_check_ip+0x1b8>)
 8012272:	881b      	ldrh	r3, [r3, #0]
 8012274:	041b      	lsls	r3, r3, #16
 8012276:	4a4b      	ldr	r2, [pc, #300]	; (80123a4 <reg_check_ip+0x1bc>)
 8012278:	8812      	ldrh	r2, [r2, #0]
 801227a:	4313      	orrs	r3, r2
 801227c:	461a      	mov	r2, r3
 801227e:	4b4a      	ldr	r3, [pc, #296]	; (80123a8 <reg_check_ip+0x1c0>)
 8012280:	601a      	str	r2, [r3, #0]
		mb.gw_ip_addr.ip1 = hr_bn_ipgw_h >> 8;
 8012282:	4b47      	ldr	r3, [pc, #284]	; (80123a0 <reg_check_ip+0x1b8>)
 8012284:	881b      	ldrh	r3, [r3, #0]
 8012286:	0a1b      	lsrs	r3, r3, #8
 8012288:	b29b      	uxth	r3, r3
 801228a:	b2da      	uxtb	r2, r3
 801228c:	4b43      	ldr	r3, [pc, #268]	; (801239c <reg_check_ip+0x1b4>)
 801228e:	751a      	strb	r2, [r3, #20]
		mb.gw_ip_addr.ip2 = hr_bn_ipgw_h & 0xFF;
 8012290:	4b43      	ldr	r3, [pc, #268]	; (80123a0 <reg_check_ip+0x1b8>)
 8012292:	881b      	ldrh	r3, [r3, #0]
 8012294:	b2da      	uxtb	r2, r3
 8012296:	4b41      	ldr	r3, [pc, #260]	; (801239c <reg_check_ip+0x1b4>)
 8012298:	755a      	strb	r2, [r3, #21]
		mb.gw_ip_addr.ip3 = hr_bn_ipgw_l >> 8;;
 801229a:	4b42      	ldr	r3, [pc, #264]	; (80123a4 <reg_check_ip+0x1bc>)
 801229c:	881b      	ldrh	r3, [r3, #0]
 801229e:	0a1b      	lsrs	r3, r3, #8
 80122a0:	b29b      	uxth	r3, r3
 80122a2:	b2da      	uxtb	r2, r3
 80122a4:	4b3d      	ldr	r3, [pc, #244]	; (801239c <reg_check_ip+0x1b4>)
 80122a6:	759a      	strb	r2, [r3, #22]
		mb.gw_ip_addr.ip4 = hr_bn_ipgw_l & 0xFF;
 80122a8:	4b3e      	ldr	r3, [pc, #248]	; (80123a4 <reg_check_ip+0x1bc>)
 80122aa:	881b      	ldrh	r3, [r3, #0]
 80122ac:	b2da      	uxtb	r2, r3
 80122ae:	4b3b      	ldr	r3, [pc, #236]	; (801239c <reg_check_ip+0x1b4>)
 80122b0:	75da      	strb	r2, [r3, #23]
		check = 1;
 80122b2:	2301      	movs	r3, #1
 80122b4:	71fb      	strb	r3, [r7, #7]
	}

	if (((hr_bn_ipnm_h << 16) | hr_bn_ipnm_l) != prev_nm)
 80122b6:	4b3d      	ldr	r3, [pc, #244]	; (80123ac <reg_check_ip+0x1c4>)
 80122b8:	881b      	ldrh	r3, [r3, #0]
 80122ba:	041b      	lsls	r3, r3, #16
 80122bc:	4a3c      	ldr	r2, [pc, #240]	; (80123b0 <reg_check_ip+0x1c8>)
 80122be:	8812      	ldrh	r2, [r2, #0]
 80122c0:	4313      	orrs	r3, r2
 80122c2:	461a      	mov	r2, r3
 80122c4:	4b3b      	ldr	r3, [pc, #236]	; (80123b4 <reg_check_ip+0x1cc>)
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	429a      	cmp	r2, r3
 80122ca:	d025      	beq.n	8012318 <reg_check_ip+0x130>
	{
		vTaskDelay(1);
 80122cc:	2001      	movs	r0, #1
 80122ce:	f7fb f911 	bl	800d4f4 <vTaskDelay>
		prev_nm = (hr_bn_ipnm_h << 16) | hr_bn_ipnm_l;
 80122d2:	4b36      	ldr	r3, [pc, #216]	; (80123ac <reg_check_ip+0x1c4>)
 80122d4:	881b      	ldrh	r3, [r3, #0]
 80122d6:	041b      	lsls	r3, r3, #16
 80122d8:	4a35      	ldr	r2, [pc, #212]	; (80123b0 <reg_check_ip+0x1c8>)
 80122da:	8812      	ldrh	r2, [r2, #0]
 80122dc:	4313      	orrs	r3, r2
 80122de:	461a      	mov	r2, r3
 80122e0:	4b34      	ldr	r3, [pc, #208]	; (80123b4 <reg_check_ip+0x1cc>)
 80122e2:	601a      	str	r2, [r3, #0]
		mb.netmask_addr.ip1 = hr_bn_ipnm_h >> 8;
 80122e4:	4b31      	ldr	r3, [pc, #196]	; (80123ac <reg_check_ip+0x1c4>)
 80122e6:	881b      	ldrh	r3, [r3, #0]
 80122e8:	0a1b      	lsrs	r3, r3, #8
 80122ea:	b29b      	uxth	r3, r3
 80122ec:	b2da      	uxtb	r2, r3
 80122ee:	4b2b      	ldr	r3, [pc, #172]	; (801239c <reg_check_ip+0x1b4>)
 80122f0:	771a      	strb	r2, [r3, #28]
		mb.netmask_addr.ip2 = hr_bn_ipnm_h & 0xFF;
 80122f2:	4b2e      	ldr	r3, [pc, #184]	; (80123ac <reg_check_ip+0x1c4>)
 80122f4:	881b      	ldrh	r3, [r3, #0]
 80122f6:	b2da      	uxtb	r2, r3
 80122f8:	4b28      	ldr	r3, [pc, #160]	; (801239c <reg_check_ip+0x1b4>)
 80122fa:	775a      	strb	r2, [r3, #29]
		mb.netmask_addr.ip3 = hr_bn_ipnm_l >> 8;
 80122fc:	4b2c      	ldr	r3, [pc, #176]	; (80123b0 <reg_check_ip+0x1c8>)
 80122fe:	881b      	ldrh	r3, [r3, #0]
 8012300:	0a1b      	lsrs	r3, r3, #8
 8012302:	b29b      	uxth	r3, r3
 8012304:	b2da      	uxtb	r2, r3
 8012306:	4b25      	ldr	r3, [pc, #148]	; (801239c <reg_check_ip+0x1b4>)
 8012308:	779a      	strb	r2, [r3, #30]
		mb.netmask_addr.ip4 = hr_bn_ipnm_l & 0xFF;
 801230a:	4b29      	ldr	r3, [pc, #164]	; (80123b0 <reg_check_ip+0x1c8>)
 801230c:	881b      	ldrh	r3, [r3, #0]
 801230e:	b2da      	uxtb	r2, r3
 8012310:	4b22      	ldr	r3, [pc, #136]	; (801239c <reg_check_ip+0x1b4>)
 8012312:	77da      	strb	r2, [r3, #31]
		check = 1;
 8012314:	2301      	movs	r3, #1
 8012316:	71fb      	strb	r3, [r7, #7]
	}

	if (((hr_bn_ipdns_h << 16) | hr_bn_ipdns_l) != prev_dns)
 8012318:	4b27      	ldr	r3, [pc, #156]	; (80123b8 <reg_check_ip+0x1d0>)
 801231a:	881b      	ldrh	r3, [r3, #0]
 801231c:	041b      	lsls	r3, r3, #16
 801231e:	4a27      	ldr	r2, [pc, #156]	; (80123bc <reg_check_ip+0x1d4>)
 8012320:	8812      	ldrh	r2, [r2, #0]
 8012322:	4313      	orrs	r3, r2
 8012324:	461a      	mov	r2, r3
 8012326:	4b26      	ldr	r3, [pc, #152]	; (80123c0 <reg_check_ip+0x1d8>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	429a      	cmp	r2, r3
 801232c:	d025      	beq.n	801237a <reg_check_ip+0x192>
	{
		vTaskDelay(1);
 801232e:	2001      	movs	r0, #1
 8012330:	f7fb f8e0 	bl	800d4f4 <vTaskDelay>
		prev_dns = (hr_bn_ipdns_h << 16) | hr_bn_ipdns_l;
 8012334:	4b20      	ldr	r3, [pc, #128]	; (80123b8 <reg_check_ip+0x1d0>)
 8012336:	881b      	ldrh	r3, [r3, #0]
 8012338:	041b      	lsls	r3, r3, #16
 801233a:	4a20      	ldr	r2, [pc, #128]	; (80123bc <reg_check_ip+0x1d4>)
 801233c:	8812      	ldrh	r2, [r2, #0]
 801233e:	4313      	orrs	r3, r2
 8012340:	461a      	mov	r2, r3
 8012342:	4b1f      	ldr	r3, [pc, #124]	; (80123c0 <reg_check_ip+0x1d8>)
 8012344:	601a      	str	r2, [r3, #0]
		mb.dns_ip_addr.ip1 = hr_bn_ipdns_h >> 8;
 8012346:	4b1c      	ldr	r3, [pc, #112]	; (80123b8 <reg_check_ip+0x1d0>)
 8012348:	881b      	ldrh	r3, [r3, #0]
 801234a:	0a1b      	lsrs	r3, r3, #8
 801234c:	b29b      	uxth	r3, r3
 801234e:	b2da      	uxtb	r2, r3
 8012350:	4b12      	ldr	r3, [pc, #72]	; (801239c <reg_check_ip+0x1b4>)
 8012352:	761a      	strb	r2, [r3, #24]
		mb.dns_ip_addr.ip2 = hr_bn_ipdns_h & 0xFF;
 8012354:	4b18      	ldr	r3, [pc, #96]	; (80123b8 <reg_check_ip+0x1d0>)
 8012356:	881b      	ldrh	r3, [r3, #0]
 8012358:	b2da      	uxtb	r2, r3
 801235a:	4b10      	ldr	r3, [pc, #64]	; (801239c <reg_check_ip+0x1b4>)
 801235c:	765a      	strb	r2, [r3, #25]
		mb.dns_ip_addr.ip3 = hr_bn_ipdns_l >> 8;
 801235e:	4b17      	ldr	r3, [pc, #92]	; (80123bc <reg_check_ip+0x1d4>)
 8012360:	881b      	ldrh	r3, [r3, #0]
 8012362:	0a1b      	lsrs	r3, r3, #8
 8012364:	b29b      	uxth	r3, r3
 8012366:	b2da      	uxtb	r2, r3
 8012368:	4b0c      	ldr	r3, [pc, #48]	; (801239c <reg_check_ip+0x1b4>)
 801236a:	769a      	strb	r2, [r3, #26]
		mb.dns_ip_addr.ip4 = hr_bn_ipdns_l & 0xFF;
 801236c:	4b13      	ldr	r3, [pc, #76]	; (80123bc <reg_check_ip+0x1d4>)
 801236e:	881b      	ldrh	r3, [r3, #0]
 8012370:	b2da      	uxtb	r2, r3
 8012372:	4b0a      	ldr	r3, [pc, #40]	; (801239c <reg_check_ip+0x1b4>)
 8012374:	76da      	strb	r2, [r3, #27]
		check = 1;
 8012376:	2301      	movs	r3, #1
 8012378:	71fb      	strb	r3, [r7, #7]
	}

	if (check == 1)
 801237a:	79fb      	ldrb	r3, [r7, #7]
 801237c:	2b01      	cmp	r3, #1
 801237e:	d102      	bne.n	8012386 <reg_check_ip+0x19e>
		modbus_reinit_w5500(&mb);
 8012380:	4806      	ldr	r0, [pc, #24]	; (801239c <reg_check_ip+0x1b4>)
 8012382:	f7fd fde1 	bl	800ff48 <modbus_reinit_w5500>
}
 8012386:	bf00      	nop
 8012388:	3708      	adds	r7, #8
 801238a:	46bd      	mov	sp, r7
 801238c:	bd80      	pop	{r7, pc}
 801238e:	bf00      	nop
 8012390:	200007d6 	.word	0x200007d6
 8012394:	200007d4 	.word	0x200007d4
 8012398:	20000708 	.word	0x20000708
 801239c:	20000d14 	.word	0x20000d14
 80123a0:	200007da 	.word	0x200007da
 80123a4:	200007ac 	.word	0x200007ac
 80123a8:	2000070c 	.word	0x2000070c
 80123ac:	20000760 	.word	0x20000760
 80123b0:	200007b0 	.word	0x200007b0
 80123b4:	20000710 	.word	0x20000710
 80123b8:	200007b2 	.word	0x200007b2
 80123bc:	2000078a 	.word	0x2000078a
 80123c0:	20000714 	.word	0x20000714

080123c4 <reg_check_rtu_addr>:

static void reg_check_rtu_addr()
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	af00      	add	r7, sp, #0
	static uint8_t prev_addr;

	if(prev_addr != (uint8_t) hr_bn_modbus_addr)
 80123c8:	4b0a      	ldr	r3, [pc, #40]	; (80123f4 <reg_check_rtu_addr+0x30>)
 80123ca:	881b      	ldrh	r3, [r3, #0]
 80123cc:	b2da      	uxtb	r2, r3
 80123ce:	4b0a      	ldr	r3, [pc, #40]	; (80123f8 <reg_check_rtu_addr+0x34>)
 80123d0:	781b      	ldrb	r3, [r3, #0]
 80123d2:	429a      	cmp	r2, r3
 80123d4:	d00b      	beq.n	80123ee <reg_check_rtu_addr+0x2a>
	{
		prev_addr = hr_bn_modbus_addr;
 80123d6:	4b07      	ldr	r3, [pc, #28]	; (80123f4 <reg_check_rtu_addr+0x30>)
 80123d8:	881b      	ldrh	r3, [r3, #0]
 80123da:	b2da      	uxtb	r2, r3
 80123dc:	4b06      	ldr	r3, [pc, #24]	; (80123f8 <reg_check_rtu_addr+0x34>)
 80123de:	701a      	strb	r2, [r3, #0]
		mb.id = hr_bn_modbus_addr;
 80123e0:	4b04      	ldr	r3, [pc, #16]	; (80123f4 <reg_check_rtu_addr+0x30>)
 80123e2:	881a      	ldrh	r2, [r3, #0]
 80123e4:	4b05      	ldr	r3, [pc, #20]	; (80123fc <reg_check_rtu_addr+0x38>)
 80123e6:	801a      	strh	r2, [r3, #0]
		reinit_uart1(&mb);
 80123e8:	4804      	ldr	r0, [pc, #16]	; (80123fc <reg_check_rtu_addr+0x38>)
 80123ea:	f7fd fee3 	bl	80101b4 <reinit_uart1>
	}
}
 80123ee:	bf00      	nop
 80123f0:	bd80      	pop	{r7, pc}
 80123f2:	bf00      	nop
 80123f4:	200007ae 	.word	0x200007ae
 80123f8:	20000718 	.word	0x20000718
 80123fc:	20000d14 	.word	0x20000d14

08012400 <task_hr_handler>:

void task_hr_handler(void *pvParameter)
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b082      	sub	sp, #8
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		reg_check_ip();
 8012408:	f7ff feee 	bl	80121e8 <reg_check_ip>
		reg_check_rtu_addr();
 801240c:	f7ff ffda 	bl	80123c4 <reg_check_rtu_addr>
		reg_check_time();
 8012410:	f7ff fe94 	bl	801213c <reg_check_time>

		vTaskDelay(1000);
 8012414:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012418:	f7fb f86c 	bl	800d4f4 <vTaskDelay>
	{
 801241c:	e7f4      	b.n	8012408 <task_hr_handler+0x8>
	...

08012420 <s_display_data>:
/**
 * Displays set of data on display, e.g. temperature of oil, acceleration...
 * @param state state of display #state. Data is acquired from volatile #bps
 */
static void s_display_data(uint8_t state)
{
 8012420:	b590      	push	{r4, r7, lr}
 8012422:	b08b      	sub	sp, #44	; 0x2c
 8012424:	af02      	add	r7, sp, #8
 8012426:	4603      	mov	r3, r0
 8012428:	71fb      	strb	r3, [r7, #7]
	RTC_DateTypeDef date;
	char data_buff[16] = {};
 801242a:	f107 0308 	add.w	r3, r7, #8
 801242e:	2200      	movs	r2, #0
 8012430:	601a      	str	r2, [r3, #0]
 8012432:	605a      	str	r2, [r3, #4]
 8012434:	609a      	str	r2, [r3, #8]
 8012436:	60da      	str	r2, [r3, #12]
	uint8_t len;
	//oled_clr_upper();
	//oled_clr_lower();

	switch (state)
 8012438:	79fb      	ldrb	r3, [r7, #7]
 801243a:	2b0d      	cmp	r3, #13
 801243c:	f200 8193 	bhi.w	8012766 <s_display_data+0x346>
 8012440:	a201      	add	r2, pc, #4	; (adr r2, 8012448 <s_display_data+0x28>)
 8012442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012446:	bf00      	nop
 8012448:	08012481 	.word	0x08012481
 801244c:	080124f7 	.word	0x080124f7
 8012450:	080125cf 	.word	0x080125cf
 8012454:	0801248b 	.word	0x0801248b
 8012458:	080124c1 	.word	0x080124c1
 801245c:	0801252d 	.word	0x0801252d
 8012460:	08012563 	.word	0x08012563
 8012464:	08012599 	.word	0x08012599
 8012468:	08012605 	.word	0x08012605
 801246c:	0801263b 	.word	0x0801263b
 8012470:	08012671 	.word	0x08012671
 8012474:	080126b7 	.word	0x080126b7
 8012478:	08012721 	.word	0x08012721
 801247c:	0801275d 	.word	0x0801275d
	{

	case D_TEST:
		oled_print_upper("Welcome, user", 13);
 8012480:	210d      	movs	r1, #13
 8012482:	48bb      	ldr	r0, [pc, #748]	; (8012770 <s_display_data+0x350>)
 8012484:	f7ff fd02 	bl	8011e8c <oled_print_upper>
		break;
 8012488:	e16e      	b.n	8012768 <s_display_data+0x348>
	case D_TGD:
		oled_print_upper(oled_msg_temp_plast, sizeof(oled_msg_temp_plast));
 801248a:	2110      	movs	r1, #16
 801248c:	48b9      	ldr	r0, [pc, #740]	; (8012774 <s_display_data+0x354>)
 801248e:	f7ff fcfd 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_plast);
 8012492:	4bb9      	ldr	r3, [pc, #740]	; (8012778 <s_display_data+0x358>)
 8012494:	881b      	ldrh	r3, [r3, #0]
 8012496:	461a      	mov	r2, r3
 8012498:	f107 0308 	add.w	r3, r7, #8
 801249c:	49b7      	ldr	r1, [pc, #732]	; (801277c <s_display_data+0x35c>)
 801249e:	4618      	mov	r0, r3
 80124a0:	f000 ff88 	bl	80133b4 <siprintf>
 80124a4:	4603      	mov	r3, r0
 80124a6:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80124a8:	7ffb      	ldrb	r3, [r7, #31]
 80124aa:	2b0f      	cmp	r3, #15
 80124ac:	bf28      	it	cs
 80124ae:	230f      	movcs	r3, #15
 80124b0:	b2da      	uxtb	r2, r3
 80124b2:	f107 0308 	add.w	r3, r7, #8
 80124b6:	4611      	mov	r1, r2
 80124b8:	4618      	mov	r0, r3
 80124ba:	f7ff fd1d 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 80124be:	e153      	b.n	8012768 <s_display_data+0x348>
	case D_RPG:
		oled_print_upper(oled_msg_pressure, sizeof(oled_msg_pressure));
 80124c0:	210c      	movs	r1, #12
 80124c2:	48af      	ldr	r0, [pc, #700]	; (8012780 <s_display_data+0x360>)
 80124c4:	f7ff fce2 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_pressure);
 80124c8:	4bae      	ldr	r3, [pc, #696]	; (8012784 <s_display_data+0x364>)
 80124ca:	881b      	ldrh	r3, [r3, #0]
 80124cc:	461a      	mov	r2, r3
 80124ce:	f107 0308 	add.w	r3, r7, #8
 80124d2:	49aa      	ldr	r1, [pc, #680]	; (801277c <s_display_data+0x35c>)
 80124d4:	4618      	mov	r0, r3
 80124d6:	f000 ff6d 	bl	80133b4 <siprintf>
 80124da:	4603      	mov	r3, r0
 80124dc:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80124de:	7ffb      	ldrb	r3, [r7, #31]
 80124e0:	2b0f      	cmp	r3, #15
 80124e2:	bf28      	it	cs
 80124e4:	230f      	movcs	r3, #15
 80124e6:	b2da      	uxtb	r2, r3
 80124e8:	f107 0308 	add.w	r3, r7, #8
 80124ec:	4611      	mov	r1, r2
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7ff fd02 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 80124f4:	e138      	b.n	8012768 <s_display_data+0x348>
	case D_TMC:
		oled_print_upper(oled_msg_temp_oil, sizeof(oled_msg_temp_oil));
 80124f6:	210f      	movs	r1, #15
 80124f8:	48a3      	ldr	r0, [pc, #652]	; (8012788 <s_display_data+0x368>)
 80124fa:	f7ff fcc7 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_oil);
 80124fe:	4ba3      	ldr	r3, [pc, #652]	; (801278c <s_display_data+0x36c>)
 8012500:	881b      	ldrh	r3, [r3, #0]
 8012502:	461a      	mov	r2, r3
 8012504:	f107 0308 	add.w	r3, r7, #8
 8012508:	499c      	ldr	r1, [pc, #624]	; (801277c <s_display_data+0x35c>)
 801250a:	4618      	mov	r0, r3
 801250c:	f000 ff52 	bl	80133b4 <siprintf>
 8012510:	4603      	mov	r3, r0
 8012512:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8012514:	7ffb      	ldrb	r3, [r7, #31]
 8012516:	2b0f      	cmp	r3, #15
 8012518:	bf28      	it	cs
 801251a:	230f      	movcs	r3, #15
 801251c:	b2da      	uxtb	r2, r3
 801251e:	f107 0308 	add.w	r3, r7, #8
 8012522:	4611      	mov	r1, r2
 8012524:	4618      	mov	r0, r3
 8012526:	f7ff fce7 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 801252a:	e11d      	b.n	8012768 <s_display_data+0x348>
	case D_GX:
		oled_print_upper(oled_msg_accx, sizeof(oled_msg_accx));
 801252c:	210b      	movs	r1, #11
 801252e:	4898      	ldr	r0, [pc, #608]	; (8012790 <s_display_data+0x370>)
 8012530:	f7ff fcac 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accx);
 8012534:	4b97      	ldr	r3, [pc, #604]	; (8012794 <s_display_data+0x374>)
 8012536:	881b      	ldrh	r3, [r3, #0]
 8012538:	461a      	mov	r2, r3
 801253a:	f107 0308 	add.w	r3, r7, #8
 801253e:	498f      	ldr	r1, [pc, #572]	; (801277c <s_display_data+0x35c>)
 8012540:	4618      	mov	r0, r3
 8012542:	f000 ff37 	bl	80133b4 <siprintf>
 8012546:	4603      	mov	r3, r0
 8012548:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 801254a:	7ffb      	ldrb	r3, [r7, #31]
 801254c:	2b0f      	cmp	r3, #15
 801254e:	bf28      	it	cs
 8012550:	230f      	movcs	r3, #15
 8012552:	b2da      	uxtb	r2, r3
 8012554:	f107 0308 	add.w	r3, r7, #8
 8012558:	4611      	mov	r1, r2
 801255a:	4618      	mov	r0, r3
 801255c:	f7ff fccc 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 8012560:	e102      	b.n	8012768 <s_display_data+0x348>
	case D_GY:
		oled_print_upper(oled_msg_accy, sizeof(oled_msg_accy));
 8012562:	210b      	movs	r1, #11
 8012564:	488c      	ldr	r0, [pc, #560]	; (8012798 <s_display_data+0x378>)
 8012566:	f7ff fc91 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accy);
 801256a:	4b8c      	ldr	r3, [pc, #560]	; (801279c <s_display_data+0x37c>)
 801256c:	881b      	ldrh	r3, [r3, #0]
 801256e:	461a      	mov	r2, r3
 8012570:	f107 0308 	add.w	r3, r7, #8
 8012574:	4981      	ldr	r1, [pc, #516]	; (801277c <s_display_data+0x35c>)
 8012576:	4618      	mov	r0, r3
 8012578:	f000 ff1c 	bl	80133b4 <siprintf>
 801257c:	4603      	mov	r3, r0
 801257e:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8012580:	7ffb      	ldrb	r3, [r7, #31]
 8012582:	2b0f      	cmp	r3, #15
 8012584:	bf28      	it	cs
 8012586:	230f      	movcs	r3, #15
 8012588:	b2da      	uxtb	r2, r3
 801258a:	f107 0308 	add.w	r3, r7, #8
 801258e:	4611      	mov	r1, r2
 8012590:	4618      	mov	r0, r3
 8012592:	f7ff fcb1 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 8012596:	e0e7      	b.n	8012768 <s_display_data+0x348>
	case D_GZ:
		oled_print_upper(oled_msg_accz, sizeof(oled_msg_accz));
 8012598:	210b      	movs	r1, #11
 801259a:	4881      	ldr	r0, [pc, #516]	; (80127a0 <s_display_data+0x380>)
 801259c:	f7ff fc76 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_accz);
 80125a0:	4b80      	ldr	r3, [pc, #512]	; (80127a4 <s_display_data+0x384>)
 80125a2:	881b      	ldrh	r3, [r3, #0]
 80125a4:	461a      	mov	r2, r3
 80125a6:	f107 0308 	add.w	r3, r7, #8
 80125aa:	4974      	ldr	r1, [pc, #464]	; (801277c <s_display_data+0x35c>)
 80125ac:	4618      	mov	r0, r3
 80125ae:	f000 ff01 	bl	80133b4 <siprintf>
 80125b2:	4603      	mov	r3, r0
 80125b4:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80125b6:	7ffb      	ldrb	r3, [r7, #31]
 80125b8:	2b0f      	cmp	r3, #15
 80125ba:	bf28      	it	cs
 80125bc:	230f      	movcs	r3, #15
 80125be:	b2da      	uxtb	r2, r3
 80125c0:	f107 0308 	add.w	r3, r7, #8
 80125c4:	4611      	mov	r1, r2
 80125c6:	4618      	mov	r0, r3
 80125c8:	f7ff fc96 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 80125cc:	e0cc      	b.n	8012768 <s_display_data+0x348>
	case D_TOB:
		oled_print_upper(oled_msg_temp_wiring, sizeof(oled_msg_temp_wiring));
 80125ce:	2110      	movs	r1, #16
 80125d0:	4875      	ldr	r0, [pc, #468]	; (80127a8 <s_display_data+0x388>)
 80125d2:	f7ff fc5b 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_temp_wiring);
 80125d6:	4b75      	ldr	r3, [pc, #468]	; (80127ac <s_display_data+0x38c>)
 80125d8:	881b      	ldrh	r3, [r3, #0]
 80125da:	461a      	mov	r2, r3
 80125dc:	f107 0308 	add.w	r3, r7, #8
 80125e0:	4966      	ldr	r1, [pc, #408]	; (801277c <s_display_data+0x35c>)
 80125e2:	4618      	mov	r0, r3
 80125e4:	f000 fee6 	bl	80133b4 <siprintf>
 80125e8:	4603      	mov	r3, r0
 80125ea:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 80125ec:	7ffb      	ldrb	r3, [r7, #31]
 80125ee:	2b0f      	cmp	r3, #15
 80125f0:	bf28      	it	cs
 80125f2:	230f      	movcs	r3, #15
 80125f4:	b2da      	uxtb	r2, r3
 80125f6:	f107 0308 	add.w	r3, r7, #8
 80125fa:	4611      	mov	r1, r2
 80125fc:	4618      	mov	r0, r3
 80125fe:	f7ff fc7b 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 8012602:	e0b1      	b.n	8012768 <s_display_data+0x348>
	case D_RIZ:
		oled_print_upper(oled_msg_resistance, sizeof(oled_msg_resistance));
 8012604:	210f      	movs	r1, #15
 8012606:	486a      	ldr	r0, [pc, #424]	; (80127b0 <s_display_data+0x390>)
 8012608:	f7ff fc40 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", hr_resistance);
 801260c:	4b69      	ldr	r3, [pc, #420]	; (80127b4 <s_display_data+0x394>)
 801260e:	881b      	ldrh	r3, [r3, #0]
 8012610:	461a      	mov	r2, r3
 8012612:	f107 0308 	add.w	r3, r7, #8
 8012616:	4959      	ldr	r1, [pc, #356]	; (801277c <s_display_data+0x35c>)
 8012618:	4618      	mov	r0, r3
 801261a:	f000 fecb 	bl	80133b4 <siprintf>
 801261e:	4603      	mov	r3, r0
 8012620:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8012622:	7ffb      	ldrb	r3, [r7, #31]
 8012624:	2b0f      	cmp	r3, #15
 8012626:	bf28      	it	cs
 8012628:	230f      	movcs	r3, #15
 801262a:	b2da      	uxtb	r2, r3
 801262c:	f107 0308 	add.w	r3, r7, #8
 8012630:	4611      	mov	r1, r2
 8012632:	4618      	mov	r0, r3
 8012634:	f7ff fc60 	bl	8011ef8 <oled_print_lower_and_time>

		break;
 8012638:	e096      	b.n	8012768 <s_display_data+0x348>

	case D_SUCC:
		oled_print_upper(oled_msg_succ, sizeof(oled_msg_succ));
 801263a:	210f      	movs	r1, #15
 801263c:	485e      	ldr	r0, [pc, #376]	; (80127b8 <s_display_data+0x398>)
 801263e:	f7ff fc25 	bl	8011e8c <oled_print_upper>

		len = sprintf(data_buff, "%d", hr_pack_number);
 8012642:	4b5e      	ldr	r3, [pc, #376]	; (80127bc <s_display_data+0x39c>)
 8012644:	881b      	ldrh	r3, [r3, #0]
 8012646:	461a      	mov	r2, r3
 8012648:	f107 0308 	add.w	r3, r7, #8
 801264c:	494b      	ldr	r1, [pc, #300]	; (801277c <s_display_data+0x35c>)
 801264e:	4618      	mov	r0, r3
 8012650:	f000 feb0 	bl	80133b4 <siprintf>
 8012654:	4603      	mov	r3, r0
 8012656:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8012658:	7ffb      	ldrb	r3, [r7, #31]
 801265a:	2b0f      	cmp	r3, #15
 801265c:	bf28      	it	cs
 801265e:	230f      	movcs	r3, #15
 8012660:	b2da      	uxtb	r2, r3
 8012662:	f107 0308 	add.w	r3, r7, #8
 8012666:	4611      	mov	r1, r2
 8012668:	4618      	mov	r0, r3
 801266a:	f7ff fc45 	bl	8011ef8 <oled_print_lower_and_time>

		break;
 801266e:	e07b      	b.n	8012768 <s_display_data+0x348>

	case D_DATE:
		HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8012670:	f107 0318 	add.w	r3, r7, #24
 8012674:	2200      	movs	r2, #0
 8012676:	4619      	mov	r1, r3
 8012678:	4851      	ldr	r0, [pc, #324]	; (80127c0 <s_display_data+0x3a0>)
 801267a:	f7f1 facd 	bl	8003c18 <HAL_RTC_GetDate>
		len = sprintf(data_buff, "%02d.%02d.%d", date.Date, date.Month, date.Year +1900);
 801267e:	7ebb      	ldrb	r3, [r7, #26]
 8012680:	461a      	mov	r2, r3
 8012682:	7e7b      	ldrb	r3, [r7, #25]
 8012684:	4619      	mov	r1, r3
 8012686:	7efb      	ldrb	r3, [r7, #27]
 8012688:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801268c:	f107 0008 	add.w	r0, r7, #8
 8012690:	9300      	str	r3, [sp, #0]
 8012692:	460b      	mov	r3, r1
 8012694:	494b      	ldr	r1, [pc, #300]	; (80127c4 <s_display_data+0x3a4>)
 8012696:	f000 fe8d 	bl	80133b4 <siprintf>
 801269a:	4603      	mov	r3, r0
 801269c:	77fb      	strb	r3, [r7, #31]

		oled_print_upper(data_buff, len);
 801269e:	7ffa      	ldrb	r2, [r7, #31]
 80126a0:	f107 0308 	add.w	r3, r7, #8
 80126a4:	4611      	mov	r1, r2
 80126a6:	4618      	mov	r0, r3
 80126a8:	f7ff fbf0 	bl	8011e8c <oled_print_upper>
		oled_print_lower(" ", 1);
 80126ac:	2101      	movs	r1, #1
 80126ae:	4846      	ldr	r0, [pc, #280]	; (80127c8 <s_display_data+0x3a8>)
 80126b0:	f7ff fc80 	bl	8011fb4 <oled_print_lower>
		break;
 80126b4:	e058      	b.n	8012768 <s_display_data+0x348>
	case D_CONN_PARAMS:
		len = sprintf(data_buff, "%d.%d.%d.%d", hr_bn_ip_h >> 8, hr_bn_ip_h & 0xFF, hr_bn_ip_l >> 8, hr_bn_ip_l & 0xFF);
 80126b6:	4b45      	ldr	r3, [pc, #276]	; (80127cc <s_display_data+0x3ac>)
 80126b8:	881b      	ldrh	r3, [r3, #0]
 80126ba:	0a1b      	lsrs	r3, r3, #8
 80126bc:	b29b      	uxth	r3, r3
 80126be:	461c      	mov	r4, r3
 80126c0:	4b42      	ldr	r3, [pc, #264]	; (80127cc <s_display_data+0x3ac>)
 80126c2:	881b      	ldrh	r3, [r3, #0]
 80126c4:	b2da      	uxtb	r2, r3
 80126c6:	4b42      	ldr	r3, [pc, #264]	; (80127d0 <s_display_data+0x3b0>)
 80126c8:	881b      	ldrh	r3, [r3, #0]
 80126ca:	0a1b      	lsrs	r3, r3, #8
 80126cc:	b29b      	uxth	r3, r3
 80126ce:	4619      	mov	r1, r3
 80126d0:	4b3f      	ldr	r3, [pc, #252]	; (80127d0 <s_display_data+0x3b0>)
 80126d2:	881b      	ldrh	r3, [r3, #0]
 80126d4:	b2db      	uxtb	r3, r3
 80126d6:	f107 0008 	add.w	r0, r7, #8
 80126da:	9301      	str	r3, [sp, #4]
 80126dc:	9100      	str	r1, [sp, #0]
 80126de:	4613      	mov	r3, r2
 80126e0:	4622      	mov	r2, r4
 80126e2:	493c      	ldr	r1, [pc, #240]	; (80127d4 <s_display_data+0x3b4>)
 80126e4:	f000 fe66 	bl	80133b4 <siprintf>
 80126e8:	4603      	mov	r3, r0
 80126ea:	77fb      	strb	r3, [r7, #31]
		oled_print_upper(data_buff, len);
 80126ec:	7ffa      	ldrb	r2, [r7, #31]
 80126ee:	f107 0308 	add.w	r3, r7, #8
 80126f2:	4611      	mov	r1, r2
 80126f4:	4618      	mov	r0, r3
 80126f6:	f7ff fbc9 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "MB: %#02X",hr_bn_modbus_addr);
 80126fa:	4b37      	ldr	r3, [pc, #220]	; (80127d8 <s_display_data+0x3b8>)
 80126fc:	881b      	ldrh	r3, [r3, #0]
 80126fe:	461a      	mov	r2, r3
 8012700:	f107 0308 	add.w	r3, r7, #8
 8012704:	4935      	ldr	r1, [pc, #212]	; (80127dc <s_display_data+0x3bc>)
 8012706:	4618      	mov	r0, r3
 8012708:	f000 fe54 	bl	80133b4 <siprintf>
 801270c:	4603      	mov	r3, r0
 801270e:	77fb      	strb	r3, [r7, #31]
		oled_print_lower(data_buff, len);
 8012710:	7ffa      	ldrb	r2, [r7, #31]
 8012712:	f107 0308 	add.w	r3, r7, #8
 8012716:	4611      	mov	r1, r2
 8012718:	4618      	mov	r0, r3
 801271a:	f7ff fc4b 	bl	8011fb4 <oled_print_lower>
		break;
 801271e:	e023      	b.n	8012768 <s_display_data+0x348>
	case D_ERRCNT:
		oled_print_upper(oled_msg_total, sizeof(oled_msg_total));
 8012720:	210d      	movs	r1, #13
 8012722:	482f      	ldr	r0, [pc, #188]	; (80127e0 <s_display_data+0x3c0>)
 8012724:	f7ff fbb2 	bl	8011e8c <oled_print_upper>
		len = sprintf(data_buff, "%d", (hr_bn_err_packs + hr_pack_number));
 8012728:	4b2e      	ldr	r3, [pc, #184]	; (80127e4 <s_display_data+0x3c4>)
 801272a:	881b      	ldrh	r3, [r3, #0]
 801272c:	461a      	mov	r2, r3
 801272e:	4b23      	ldr	r3, [pc, #140]	; (80127bc <s_display_data+0x39c>)
 8012730:	881b      	ldrh	r3, [r3, #0]
 8012732:	441a      	add	r2, r3
 8012734:	f107 0308 	add.w	r3, r7, #8
 8012738:	4910      	ldr	r1, [pc, #64]	; (801277c <s_display_data+0x35c>)
 801273a:	4618      	mov	r0, r3
 801273c:	f000 fe3a 	bl	80133b4 <siprintf>
 8012740:	4603      	mov	r3, r0
 8012742:	77fb      	strb	r3, [r7, #31]
		oled_print_lower_and_time(data_buff, len > 15 ? 15 : len);
 8012744:	7ffb      	ldrb	r3, [r7, #31]
 8012746:	2b0f      	cmp	r3, #15
 8012748:	bf28      	it	cs
 801274a:	230f      	movcs	r3, #15
 801274c:	b2da      	uxtb	r2, r3
 801274e:	f107 0308 	add.w	r3, r7, #8
 8012752:	4611      	mov	r1, r2
 8012754:	4618      	mov	r0, r3
 8012756:	f7ff fbcf 	bl	8011ef8 <oled_print_lower_and_time>
		break;
 801275a:	e005      	b.n	8012768 <s_display_data+0x348>
	case D_ERR:
		oled_print_upper(oled_msg_temp_plast, sizeof(oled_msg_temp_plast));
 801275c:	2110      	movs	r1, #16
 801275e:	4805      	ldr	r0, [pc, #20]	; (8012774 <s_display_data+0x354>)
 8012760:	f7ff fb94 	bl	8011e8c <oled_print_upper>

		//s_display_value(r_izol); Not implemented yet
		break;
 8012764:	e000      	b.n	8012768 <s_display_data+0x348>
	default:
		break;
 8012766:	bf00      	nop
	}

}
 8012768:	bf00      	nop
 801276a:	3724      	adds	r7, #36	; 0x24
 801276c:	46bd      	mov	sp, r7
 801276e:	bd90      	pop	{r4, r7, pc}
 8012770:	08015a84 	.word	0x08015a84
 8012774:	08015e84 	.word	0x08015e84
 8012778:	20000056 	.word	0x20000056
 801277c:	08015a94 	.word	0x08015a94
 8012780:	08015e94 	.word	0x08015e94
 8012784:	2000005c 	.word	0x2000005c
 8012788:	08015ea0 	.word	0x08015ea0
 801278c:	20000058 	.word	0x20000058
 8012790:	08015eb0 	.word	0x08015eb0
 8012794:	2000005e 	.word	0x2000005e
 8012798:	08015ebc 	.word	0x08015ebc
 801279c:	20000060 	.word	0x20000060
 80127a0:	08015ec8 	.word	0x08015ec8
 80127a4:	20000064 	.word	0x20000064
 80127a8:	08015ed4 	.word	0x08015ed4
 80127ac:	2000005a 	.word	0x2000005a
 80127b0:	08015ee4 	.word	0x08015ee4
 80127b4:	20000052 	.word	0x20000052
 80127b8:	08015e64 	.word	0x08015e64
 80127bc:	20000050 	.word	0x20000050
 80127c0:	20000ec8 	.word	0x20000ec8
 80127c4:	08015a98 	.word	0x08015a98
 80127c8:	08015aa8 	.word	0x08015aa8
 80127cc:	200007d6 	.word	0x200007d6
 80127d0:	200007d4 	.word	0x200007d4
 80127d4:	08015aac 	.word	0x08015aac
 80127d8:	200007ae 	.word	0x200007ae
 80127dc:	08015ab8 	.word	0x08015ab8
 80127e0:	08015e74 	.word	0x08015e74
 80127e4:	2000079c 	.word	0x2000079c

080127e8 <task_oled>:

void task_oled(void *pvParameters)
{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b088      	sub	sp, #32
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
	char buffer[16];
	char len;
	static uint8_t prev_exp_state;
	oled_lcd_init();
 80127f0:	f7ff fb2d 	bl	8011e4e <oled_lcd_init>

	for(;;)
	{
		if(explicit_oled_state!= D_NONE)
 80127f4:	4b46      	ldr	r3, [pc, #280]	; (8012910 <task_oled+0x128>)
 80127f6:	781b      	ldrb	r3, [r3, #0]
 80127f8:	b2db      	uxtb	r3, r3
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d062      	beq.n	80128c4 <task_oled+0xdc>
		{
			if (explicit_oled_state != prev_exp_state)
 80127fe:	4b44      	ldr	r3, [pc, #272]	; (8012910 <task_oled+0x128>)
 8012800:	781b      	ldrb	r3, [r3, #0]
 8012802:	b2da      	uxtb	r2, r3
 8012804:	4b43      	ldr	r3, [pc, #268]	; (8012914 <task_oled+0x12c>)
 8012806:	781b      	ldrb	r3, [r3, #0]
 8012808:	429a      	cmp	r2, r3
 801280a:	d006      	beq.n	801281a <task_oled+0x32>
			{
				prev_exp_state = explicit_oled_state;
 801280c:	4b40      	ldr	r3, [pc, #256]	; (8012910 <task_oled+0x128>)
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	b2da      	uxtb	r2, r3
 8012812:	4b40      	ldr	r3, [pc, #256]	; (8012914 <task_oled+0x12c>)
 8012814:	701a      	strb	r2, [r3, #0]
				oled_clr_all();
 8012816:	f7ff fbf0 	bl	8011ffa <oled_clr_all>
			}
			switch(explicit_oled_state)
 801281a:	4b3d      	ldr	r3, [pc, #244]	; (8012910 <task_oled+0x128>)
 801281c:	781b      	ldrb	r3, [r3, #0]
 801281e:	b2db      	uxtb	r3, r3
 8012820:	3b01      	subs	r3, #1
 8012822:	2b03      	cmp	r3, #3
 8012824:	d848      	bhi.n	80128b8 <task_oled+0xd0>
 8012826:	a201      	add	r2, pc, #4	; (adr r2, 801282c <task_oled+0x44>)
 8012828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801282c:	0801283d 	.word	0x0801283d
 8012830:	08012871 	.word	0x08012871
 8012834:	0801287b 	.word	0x0801287b
 8012838:	080128af 	.word	0x080128af
			{
			case D_USB_ATTACHED:
				oled_print_upper(oled_usb_msg_connected, sizeof(oled_usb_msg_connected));
 801283c:	210d      	movs	r1, #13
 801283e:	4836      	ldr	r0, [pc, #216]	; (8012918 <task_oled+0x130>)
 8012840:	f7ff fb24 	bl	8011e8c <oled_print_upper>
				len = sprintf(buffer, "V: %04x, P: %04x",hUsbHostFS.device.DevDesc.idVendor, hUsbHostFS.device.DevDesc.idProduct);
 8012844:	4b35      	ldr	r3, [pc, #212]	; (801291c <task_oled+0x134>)
 8012846:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 801284a:	461a      	mov	r2, r3
 801284c:	4b33      	ldr	r3, [pc, #204]	; (801291c <task_oled+0x134>)
 801284e:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8012852:	f107 000c 	add.w	r0, r7, #12
 8012856:	4932      	ldr	r1, [pc, #200]	; (8012920 <task_oled+0x138>)
 8012858:	f000 fdac 	bl	80133b4 <siprintf>
 801285c:	4603      	mov	r3, r0
 801285e:	77fb      	strb	r3, [r7, #31]
				oled_print_lower(buffer, len);
 8012860:	7ffa      	ldrb	r2, [r7, #31]
 8012862:	f107 030c 	add.w	r3, r7, #12
 8012866:	4611      	mov	r1, r2
 8012868:	4618      	mov	r0, r3
 801286a:	f7ff fba3 	bl	8011fb4 <oled_print_lower>
				break;
 801286e:	e024      	b.n	80128ba <task_oled+0xd2>
			case D_USB_WRITING:
				oled_print_upper(oled_usb_msg_writing, sizeof(oled_usb_msg_writing));
 8012870:	2110      	movs	r1, #16
 8012872:	482c      	ldr	r0, [pc, #176]	; (8012924 <task_oled+0x13c>)
 8012874:	f7ff fb0a 	bl	8011e8c <oled_print_upper>
				break;
 8012878:	e01f      	b.n	80128ba <task_oled+0xd2>
			case D_USB_FINISHED:
				oled_print_upper(oled_usb_msg_finished, sizeof(oled_usb_msg_finished));
 801287a:	210f      	movs	r1, #15
 801287c:	482a      	ldr	r0, [pc, #168]	; (8012928 <task_oled+0x140>)
 801287e:	f7ff fb05 	bl	8011e8c <oled_print_upper>
				len = sprintf(buffer, "V: %04x, P: %04x",hUsbHostFS.device.DevDesc.idVendor, hUsbHostFS.device.DevDesc.idProduct);
 8012882:	4b26      	ldr	r3, [pc, #152]	; (801291c <task_oled+0x134>)
 8012884:	f8b3 3328 	ldrh.w	r3, [r3, #808]	; 0x328
 8012888:	461a      	mov	r2, r3
 801288a:	4b24      	ldr	r3, [pc, #144]	; (801291c <task_oled+0x134>)
 801288c:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
 8012890:	f107 000c 	add.w	r0, r7, #12
 8012894:	4922      	ldr	r1, [pc, #136]	; (8012920 <task_oled+0x138>)
 8012896:	f000 fd8d 	bl	80133b4 <siprintf>
 801289a:	4603      	mov	r3, r0
 801289c:	77fb      	strb	r3, [r7, #31]
				oled_print_lower(buffer, len);
 801289e:	7ffa      	ldrb	r2, [r7, #31]
 80128a0:	f107 030c 	add.w	r3, r7, #12
 80128a4:	4611      	mov	r1, r2
 80128a6:	4618      	mov	r0, r3
 80128a8:	f7ff fb84 	bl	8011fb4 <oled_print_lower>
				break;
 80128ac:	e005      	b.n	80128ba <task_oled+0xd2>
			case D_USB_ERROR:
				oled_print_upper(oled_usb_msg_error, sizeof(oled_usb_msg_error));
 80128ae:	210d      	movs	r1, #13
 80128b0:	481e      	ldr	r0, [pc, #120]	; (801292c <task_oled+0x144>)
 80128b2:	f7ff faeb 	bl	8011e8c <oled_print_upper>
				break;
 80128b6:	e000      	b.n	80128ba <task_oled+0xd2>
			default:
				break;
 80128b8:	bf00      	nop
			}
			vTaskDelay(500);
 80128ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80128be:	f7fa fe19 	bl	800d4f4 <vTaskDelay>
 80128c2:	e797      	b.n	80127f4 <task_oled+0xc>
		}
		else
		{
			if (display_state != D_ERR)
 80128c4:	4b1a      	ldr	r3, [pc, #104]	; (8012930 <task_oled+0x148>)
 80128c6:	781b      	ldrb	r3, [r3, #0]
 80128c8:	b2db      	uxtb	r3, r3
 80128ca:	2b0d      	cmp	r3, #13
 80128cc:	d015      	beq.n	80128fa <task_oled+0x112>
			{
				display_state++;
 80128ce:	4b18      	ldr	r3, [pc, #96]	; (8012930 <task_oled+0x148>)
 80128d0:	781b      	ldrb	r3, [r3, #0]
 80128d2:	b2db      	uxtb	r3, r3
 80128d4:	3301      	adds	r3, #1
 80128d6:	b2da      	uxtb	r2, r3
 80128d8:	4b15      	ldr	r3, [pc, #84]	; (8012930 <task_oled+0x148>)
 80128da:	701a      	strb	r2, [r3, #0]
				if (display_state == D_ERR)
 80128dc:	4b14      	ldr	r3, [pc, #80]	; (8012930 <task_oled+0x148>)
 80128de:	781b      	ldrb	r3, [r3, #0]
 80128e0:	b2db      	uxtb	r3, r3
 80128e2:	2b0d      	cmp	r3, #13
 80128e4:	d102      	bne.n	80128ec <task_oled+0x104>
					display_state = D_TMC;
 80128e6:	4b12      	ldr	r3, [pc, #72]	; (8012930 <task_oled+0x148>)
 80128e8:	2201      	movs	r2, #1
 80128ea:	701a      	strb	r2, [r3, #0]

				s_display_data(display_state);
 80128ec:	4b10      	ldr	r3, [pc, #64]	; (8012930 <task_oled+0x148>)
 80128ee:	781b      	ldrb	r3, [r3, #0]
 80128f0:	b2db      	uxtb	r3, r3
 80128f2:	4618      	mov	r0, r3
 80128f4:	f7ff fd94 	bl	8012420 <s_display_data>
 80128f8:	e005      	b.n	8012906 <task_oled+0x11e>
			}
			else
			{
				s_display_data(display_state);
 80128fa:	4b0d      	ldr	r3, [pc, #52]	; (8012930 <task_oled+0x148>)
 80128fc:	781b      	ldrb	r3, [r3, #0]
 80128fe:	b2db      	uxtb	r3, r3
 8012900:	4618      	mov	r0, r3
 8012902:	f7ff fd8d 	bl	8012420 <s_display_data>
			}
			vTaskDelay(1500);
 8012906:	f240 50dc 	movw	r0, #1500	; 0x5dc
 801290a:	f7fa fdf3 	bl	800d4f4 <vTaskDelay>
		if(explicit_oled_state!= D_NONE)
 801290e:	e771      	b.n	80127f4 <task_oled+0xc>
 8012910:	2000071a 	.word	0x2000071a
 8012914:	2000071b 	.word	0x2000071b
 8012918:	08015ef4 	.word	0x08015ef4
 801291c:	2000126c 	.word	0x2000126c
 8012920:	08015ac4 	.word	0x08015ac4
 8012924:	08015f04 	.word	0x08015f04
 8012928:	08015f14 	.word	0x08015f14
 801292c:	08015f24 	.word	0x08015f24
 8012930:	20000719 	.word	0x20000719

08012934 <disk_initialize>:
  * @brief  Initializes a Disk
  * @param  pdrv: Physical drive number
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize(BYTE pdrv)
{
 8012934:	b480      	push	{r7}
 8012936:	b083      	sub	sp, #12
 8012938:	af00      	add	r7, sp, #0
 801293a:	4603      	mov	r3, r0
 801293c:	71fb      	strb	r3, [r7, #7]
  return RES_OK;
 801293e:	2300      	movs	r3, #0
}
 8012940:	4618      	mov	r0, r3
 8012942:	370c      	adds	r7, #12
 8012944:	46bd      	mov	sp, r7
 8012946:	bc80      	pop	{r7}
 8012948:	4770      	bx	lr
	...

0801294c <disk_status>:
  * @brief  Gets Disk Status
  * @param  pdrv: Physical drive number
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status(BYTE pdrv)
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b084      	sub	sp, #16
 8012950:	af00      	add	r7, sp, #0
 8012952:	4603      	mov	r3, r0
 8012954:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8012956:	2301      	movs	r3, #1
 8012958:	73fb      	strb	r3, [r7, #15]

  if (USBH_MSC_UnitIsReady(&hUsbHostFS, pdrv))
 801295a:	79fb      	ldrb	r3, [r7, #7]
 801295c:	4619      	mov	r1, r3
 801295e:	4808      	ldr	r0, [pc, #32]	; (8012980 <disk_status+0x34>)
 8012960:	f7f4 f9cc 	bl	8006cfc <USBH_MSC_UnitIsReady>
 8012964:	4603      	mov	r3, r0
 8012966:	2b00      	cmp	r3, #0
 8012968:	d002      	beq.n	8012970 <disk_status+0x24>
  {
    res = RES_OK;
 801296a:	2300      	movs	r3, #0
 801296c:	73fb      	strb	r3, [r7, #15]
 801296e:	e001      	b.n	8012974 <disk_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8012970:	2301      	movs	r3, #1
 8012972:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8012974:	7bfb      	ldrb	r3, [r7, #15]
}
 8012976:	4618      	mov	r0, r3
 8012978:	3710      	adds	r7, #16
 801297a:	46bd      	mov	sp, r7
 801297c:	bd80      	pop	{r7, pc}
 801297e:	bf00      	nop
 8012980:	2000126c 	.word	0x2000126c

08012984 <disk_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read
  * @retval DRESULT: Operation result
  */
DRESULT disk_read(BYTE pdrv, BYTE * buff, DWORD sector, UINT count)
{
 8012984:	b590      	push	{r4, r7, lr}
 8012986:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
 801298a:	af02      	add	r7, sp, #8
 801298c:	4604      	mov	r4, r0
 801298e:	f107 0008 	add.w	r0, r7, #8
 8012992:	6001      	str	r1, [r0, #0]
 8012994:	1d39      	adds	r1, r7, #4
 8012996:	600a      	str	r2, [r1, #0]
 8012998:	463a      	mov	r2, r7
 801299a:	6013      	str	r3, [r2, #0]
 801299c:	f107 030f 	add.w	r3, r7, #15
 80129a0:	4622      	mov	r2, r4
 80129a2:	701a      	strb	r2, [r3, #0]
  DRESULT res = RES_ERROR;
 80129a4:	2301      	movs	r3, #1
 80129a6:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef status = USBH_OK;
 80129aa:	2300      	movs	r3, #0
 80129ac:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
  DWORD scratch[_MAX_SS / 4];

  if ((DWORD) buff & 3)         /* DMA Alignment issue, do single up to aligned 
 80129b0:	f107 0308 	add.w	r3, r7, #8
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	f003 0303 	and.w	r3, r3, #3
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d031      	beq.n	8012a22 <disk_read+0x9e>
                                 * buffer */
  {
    while ((count--) && (status == USBH_OK))
 80129be:	e024      	b.n	8012a0a <disk_read+0x86>
    {
      status =
        USBH_MSC_Read(&hUsbHostFS, pdrv, sector + count, (uint8_t *) scratch, 1);
 80129c0:	1d3a      	adds	r2, r7, #4
 80129c2:	463b      	mov	r3, r7
 80129c4:	6812      	ldr	r2, [r2, #0]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	441a      	add	r2, r3
      status =
 80129ca:	f107 0010 	add.w	r0, r7, #16
 80129ce:	f107 030f 	add.w	r3, r7, #15
 80129d2:	7819      	ldrb	r1, [r3, #0]
 80129d4:	2301      	movs	r3, #1
 80129d6:	9300      	str	r3, [sp, #0]
 80129d8:	4603      	mov	r3, r0
 80129da:	4834      	ldr	r0, [pc, #208]	; (8012aac <disk_read+0x128>)
 80129dc:	f7f4 f9d6 	bl	8006d8c <USBH_MSC_Read>
 80129e0:	4603      	mov	r3, r0
 80129e2:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
      if (status == USBH_OK)
 80129e6:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d12c      	bne.n	8012a48 <disk_read+0xc4>
      {
        memcpy(&buff[count * _MAX_SS], scratch, _MAX_SS);
 80129ee:	463b      	mov	r3, r7
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	025b      	lsls	r3, r3, #9
 80129f4:	f107 0208 	add.w	r2, r7, #8
 80129f8:	6812      	ldr	r2, [r2, #0]
 80129fa:	4413      	add	r3, r2
 80129fc:	f107 0110 	add.w	r1, r7, #16
 8012a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012a04:	4618      	mov	r0, r3
 8012a06:	f000 fbdb 	bl	80131c0 <memcpy>
    while ((count--) && (status == USBH_OK))
 8012a0a:	463b      	mov	r3, r7
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	463a      	mov	r2, r7
 8012a10:	1e59      	subs	r1, r3, #1
 8012a12:	6011      	str	r1, [r2, #0]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d018      	beq.n	8012a4a <disk_read+0xc6>
 8012a18:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d0cf      	beq.n	80129c0 <disk_read+0x3c>
 8012a20:	e013      	b.n	8012a4a <disk_read+0xc6>
      }
    }
  }
  else
  {
    status = USBH_MSC_Read(&hUsbHostFS, pdrv, sector, buff, count);
 8012a22:	f107 0308 	add.w	r3, r7, #8
 8012a26:	1d3a      	adds	r2, r7, #4
 8012a28:	f107 010f 	add.w	r1, r7, #15
 8012a2c:	7808      	ldrb	r0, [r1, #0]
 8012a2e:	4639      	mov	r1, r7
 8012a30:	6809      	ldr	r1, [r1, #0]
 8012a32:	9100      	str	r1, [sp, #0]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	6812      	ldr	r2, [r2, #0]
 8012a38:	4601      	mov	r1, r0
 8012a3a:	481c      	ldr	r0, [pc, #112]	; (8012aac <disk_read+0x128>)
 8012a3c:	f7f4 f9a6 	bl	8006d8c <USBH_MSC_Read>
 8012a40:	4603      	mov	r3, r0
 8012a42:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
 8012a46:	e000      	b.n	8012a4a <disk_read+0xc6>
        break;
 8012a48:	bf00      	nop
  }

  if (status == USBH_OK)
 8012a4a:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d103      	bne.n	8012a5a <disk_read+0xd6>
  {
    res = RES_OK;
 8012a52:	2300      	movs	r3, #0
 8012a54:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
 8012a58:	e021      	b.n	8012a9e <disk_read+0x11a>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info);
 8012a5a:	f507 7204 	add.w	r2, r7, #528	; 0x210
 8012a5e:	f107 030f 	add.w	r3, r7, #15
 8012a62:	781b      	ldrb	r3, [r3, #0]
 8012a64:	4619      	mov	r1, r3
 8012a66:	4811      	ldr	r0, [pc, #68]	; (8012aac <disk_read+0x128>)
 8012a68:	f7f4 f96c 	bl	8006d44 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8012a6c:	f897 321d 	ldrb.w	r3, [r7, #541]	; 0x21d
 8012a70:	2b28      	cmp	r3, #40	; 0x28
 8012a72:	d003      	beq.n	8012a7c <disk_read+0xf8>
 8012a74:	2b3a      	cmp	r3, #58	; 0x3a
 8012a76:	d001      	beq.n	8012a7c <disk_read+0xf8>
 8012a78:	2b04      	cmp	r3, #4
 8012a7a:	d10c      	bne.n	8012a96 <disk_read+0x112>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 8012a7c:	480c      	ldr	r0, [pc, #48]	; (8012ab0 <disk_read+0x12c>)
 8012a7e:	f000 fc5d 	bl	801333c <iprintf>
 8012a82:	480c      	ldr	r0, [pc, #48]	; (8012ab4 <disk_read+0x130>)
 8012a84:	f000 fc5a 	bl	801333c <iprintf>
 8012a88:	200a      	movs	r0, #10
 8012a8a:	f000 fc6f 	bl	801336c <putchar>
      res = RES_NOTRDY;
 8012a8e:	2303      	movs	r3, #3
 8012a90:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8012a94:	e003      	b.n	8012a9e <disk_read+0x11a>

    default:
      res = RES_ERROR;
 8012a96:	2301      	movs	r3, #1
 8012a98:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8012a9c:	bf00      	nop
    }
  }

  return res;
 8012a9e:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	f507 7713 	add.w	r7, r7, #588	; 0x24c
 8012aa8:	46bd      	mov	sp, r7
 8012aaa:	bd90      	pop	{r4, r7, pc}
 8012aac:	2000126c 	.word	0x2000126c
 8012ab0:	08015ad8 	.word	0x08015ad8
 8012ab4:	08015ae0 	.word	0x08015ae0

08012ab8 <disk_write>:
  * @param  count: Number of sectors to write
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE
DRESULT disk_write(BYTE pdrv, const BYTE * buff, DWORD sector, UINT count)
{
 8012ab8:	b590      	push	{r4, r7, lr}
 8012aba:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
 8012abe:	af02      	add	r7, sp, #8
 8012ac0:	4604      	mov	r4, r0
 8012ac2:	f107 0008 	add.w	r0, r7, #8
 8012ac6:	6001      	str	r1, [r0, #0]
 8012ac8:	1d39      	adds	r1, r7, #4
 8012aca:	600a      	str	r2, [r1, #0]
 8012acc:	463a      	mov	r2, r7
 8012ace:	6013      	str	r3, [r2, #0]
 8012ad0:	f107 030f 	add.w	r3, r7, #15
 8012ad4:	4622      	mov	r2, r4
 8012ad6:	701a      	strb	r2, [r3, #0]
  DRESULT res = RES_ERROR;
 8012ad8:	2301      	movs	r3, #1
 8012ada:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef status = USBH_OK;
 8012ade:	2300      	movs	r3, #0
 8012ae0:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
  DWORD scratch[_MAX_SS / 4];

  if ((DWORD) buff & 3)         /* DMA Alignment issue, do single up to aligned 
 8012ae4:	f107 0308 	add.w	r3, r7, #8
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	f003 0303 	and.w	r3, r3, #3
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d02d      	beq.n	8012b4e <disk_write+0x96>
                                 * buffer */
  {
    while (count--)
 8012af2:	e024      	b.n	8012b3e <disk_write+0x86>
    {
      memcpy(scratch, &buff[count * _MAX_SS], _MAX_SS);
 8012af4:	463b      	mov	r3, r7
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	025b      	lsls	r3, r3, #9
 8012afa:	f107 0208 	add.w	r2, r7, #8
 8012afe:	6812      	ldr	r2, [r2, #0]
 8012b00:	18d1      	adds	r1, r2, r3
 8012b02:	f107 0310 	add.w	r3, r7, #16
 8012b06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012b0a:	4618      	mov	r0, r3
 8012b0c:	f000 fb58 	bl	80131c0 <memcpy>

      status =
        USBH_MSC_Write(&hUsbHostFS, pdrv, sector + count, (BYTE *) scratch, 1);
 8012b10:	1d3a      	adds	r2, r7, #4
 8012b12:	463b      	mov	r3, r7
 8012b14:	6812      	ldr	r2, [r2, #0]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	441a      	add	r2, r3
      status =
 8012b1a:	f107 0010 	add.w	r0, r7, #16
 8012b1e:	f107 030f 	add.w	r3, r7, #15
 8012b22:	7819      	ldrb	r1, [r3, #0]
 8012b24:	2301      	movs	r3, #1
 8012b26:	9300      	str	r3, [sp, #0]
 8012b28:	4603      	mov	r3, r0
 8012b2a:	4835      	ldr	r0, [pc, #212]	; (8012c00 <disk_write+0x148>)
 8012b2c:	f7f4 f997 	bl	8006e5e <USBH_MSC_Write>
 8012b30:	4603      	mov	r3, r0
 8012b32:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
      if (status == USBH_FAIL)
 8012b36:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8012b3a:	2b02      	cmp	r3, #2
 8012b3c:	d01a      	beq.n	8012b74 <disk_write+0xbc>
    while (count--)
 8012b3e:	463b      	mov	r3, r7
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	463a      	mov	r2, r7
 8012b44:	1e59      	subs	r1, r3, #1
 8012b46:	6011      	str	r1, [r2, #0]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d1d3      	bne.n	8012af4 <disk_write+0x3c>
 8012b4c:	e013      	b.n	8012b76 <disk_write+0xbe>
      }
    }
  }
  else
  {
    status = USBH_MSC_Write(&hUsbHostFS, pdrv, sector, (BYTE *) buff, count);
 8012b4e:	f107 0308 	add.w	r3, r7, #8
 8012b52:	1d3a      	adds	r2, r7, #4
 8012b54:	f107 010f 	add.w	r1, r7, #15
 8012b58:	7808      	ldrb	r0, [r1, #0]
 8012b5a:	4639      	mov	r1, r7
 8012b5c:	6809      	ldr	r1, [r1, #0]
 8012b5e:	9100      	str	r1, [sp, #0]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	6812      	ldr	r2, [r2, #0]
 8012b64:	4601      	mov	r1, r0
 8012b66:	4826      	ldr	r0, [pc, #152]	; (8012c00 <disk_write+0x148>)
 8012b68:	f7f4 f979 	bl	8006e5e <USBH_MSC_Write>
 8012b6c:	4603      	mov	r3, r0
 8012b6e:	f887 3246 	strb.w	r3, [r7, #582]	; 0x246
 8012b72:	e000      	b.n	8012b76 <disk_write+0xbe>
        break;
 8012b74:	bf00      	nop
  }

  if (status == USBH_OK)
 8012b76:	f897 3246 	ldrb.w	r3, [r7, #582]	; 0x246
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d103      	bne.n	8012b86 <disk_write+0xce>
  {
    res = RES_OK;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
 8012b84:	e034      	b.n	8012bf0 <disk_write+0x138>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info);
 8012b86:	f507 7204 	add.w	r2, r7, #528	; 0x210
 8012b8a:	f107 030f 	add.w	r3, r7, #15
 8012b8e:	781b      	ldrb	r3, [r3, #0]
 8012b90:	4619      	mov	r1, r3
 8012b92:	481b      	ldr	r0, [pc, #108]	; (8012c00 <disk_write+0x148>)
 8012b94:	f7f4 f8d6 	bl	8006d44 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8012b98:	f897 321d 	ldrb.w	r3, [r7, #541]	; 0x21d
 8012b9c:	2b27      	cmp	r3, #39	; 0x27
 8012b9e:	d009      	beq.n	8012bb4 <disk_write+0xfc>
 8012ba0:	2b27      	cmp	r3, #39	; 0x27
 8012ba2:	dc02      	bgt.n	8012baa <disk_write+0xf2>
 8012ba4:	2b04      	cmp	r3, #4
 8012ba6:	d012      	beq.n	8012bce <disk_write+0x116>
 8012ba8:	e01e      	b.n	8012be8 <disk_write+0x130>
 8012baa:	2b28      	cmp	r3, #40	; 0x28
 8012bac:	d00f      	beq.n	8012bce <disk_write+0x116>
 8012bae:	2b3a      	cmp	r3, #58	; 0x3a
 8012bb0:	d00d      	beq.n	8012bce <disk_write+0x116>
 8012bb2:	e019      	b.n	8012be8 <disk_write+0x130>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
 8012bb4:	4813      	ldr	r0, [pc, #76]	; (8012c04 <disk_write+0x14c>)
 8012bb6:	f000 fbc1 	bl	801333c <iprintf>
 8012bba:	4813      	ldr	r0, [pc, #76]	; (8012c08 <disk_write+0x150>)
 8012bbc:	f000 fbbe 	bl	801333c <iprintf>
 8012bc0:	200a      	movs	r0, #10
 8012bc2:	f000 fbd3 	bl	801336c <putchar>
      res = RES_WRPRT;
 8012bc6:	2302      	movs	r3, #2
 8012bc8:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8012bcc:	e010      	b.n	8012bf0 <disk_write+0x138>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
 8012bce:	480d      	ldr	r0, [pc, #52]	; (8012c04 <disk_write+0x14c>)
 8012bd0:	f000 fbb4 	bl	801333c <iprintf>
 8012bd4:	480d      	ldr	r0, [pc, #52]	; (8012c0c <disk_write+0x154>)
 8012bd6:	f000 fbb1 	bl	801333c <iprintf>
 8012bda:	200a      	movs	r0, #10
 8012bdc:	f000 fbc6 	bl	801336c <putchar>
      res = RES_NOTRDY;
 8012be0:	2303      	movs	r3, #3
 8012be2:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8012be6:	e003      	b.n	8012bf0 <disk_write+0x138>

    default:
      res = RES_ERROR;
 8012be8:	2301      	movs	r3, #1
 8012bea:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
      break;
 8012bee:	bf00      	nop
    }
  }

  return res;
 8012bf0:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
}
 8012bf4:	4618      	mov	r0, r3
 8012bf6:	f507 7713 	add.w	r7, r7, #588	; 0x24c
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd90      	pop	{r4, r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	2000126c 	.word	0x2000126c
 8012c04:	08015ad8 	.word	0x08015ad8
 8012c08:	08015af8 	.word	0x08015af8
 8012c0c:	08015ae0 	.word	0x08015ae0

08012c10 <disk_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT disk_ioctl(BYTE pdrv, BYTE cmd, void *buff)
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b090      	sub	sp, #64	; 0x40
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	4603      	mov	r3, r0
 8012c18:	603a      	str	r2, [r7, #0]
 8012c1a:	71fb      	strb	r3, [r7, #7]
 8012c1c:	460b      	mov	r3, r1
 8012c1e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_OK;
 8012c20:	2300      	movs	r3, #0
 8012c22:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8012c26:	79bb      	ldrb	r3, [r7, #6]
 8012c28:	2b03      	cmp	r3, #3
 8012c2a:	d850      	bhi.n	8012cce <disk_ioctl+0xbe>
 8012c2c:	a201      	add	r2, pc, #4	; (adr r2, 8012c34 <disk_ioctl+0x24>)
 8012c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c32:	bf00      	nop
 8012c34:	08012c45 	.word	0x08012c45
 8012c38:	08012c4d 	.word	0x08012c4d
 8012c3c:	08012c77 	.word	0x08012c77
 8012c40:	08012ca3 	.word	0x08012ca3
  {
    /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8012c44:	2300      	movs	r3, #0
 8012c46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012c4a:	e043      	b.n	8012cd4 <disk_ioctl+0xc4>

    /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT:
    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 8012c4c:	f107 0208 	add.w	r2, r7, #8
 8012c50:	79fb      	ldrb	r3, [r7, #7]
 8012c52:	4619      	mov	r1, r3
 8012c54:	4822      	ldr	r0, [pc, #136]	; (8012ce0 <disk_ioctl+0xd0>)
 8012c56:	f7f4 f875 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d106      	bne.n	8012c6e <disk_ioctl+0x5e>
    {
      *(DWORD *) buff = info.capacity.block_nbr;
 8012c60:	68fa      	ldr	r2, [r7, #12]
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012c66:	2300      	movs	r3, #0
 8012c68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012c6c:	e032      	b.n	8012cd4 <disk_ioctl+0xc4>
      res = RES_ERROR;
 8012c6e:	2301      	movs	r3, #1
 8012c70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012c74:	e02e      	b.n	8012cd4 <disk_ioctl+0xc4>

  case GET_SECTOR_SIZE:        /* Get R/W sector size (WORD) */
    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 8012c76:	f107 0208 	add.w	r2, r7, #8
 8012c7a:	79fb      	ldrb	r3, [r7, #7]
 8012c7c:	4619      	mov	r1, r3
 8012c7e:	4818      	ldr	r0, [pc, #96]	; (8012ce0 <disk_ioctl+0xd0>)
 8012c80:	f7f4 f860 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 8012c84:	4603      	mov	r3, r0
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d107      	bne.n	8012c9a <disk_ioctl+0x8a>
    {
      *(DWORD *) buff = info.capacity.block_size;
 8012c8a:	8a3b      	ldrh	r3, [r7, #16]
 8012c8c:	461a      	mov	r2, r3
 8012c8e:	683b      	ldr	r3, [r7, #0]
 8012c90:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012c92:	2300      	movs	r3, #0
 8012c94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012c98:	e01c      	b.n	8012cd4 <disk_ioctl+0xc4>
      res = RES_ERROR;
 8012c9a:	2301      	movs	r3, #1
 8012c9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012ca0:	e018      	b.n	8012cd4 <disk_ioctl+0xc4>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE:

    if (USBH_MSC_GetLUNInfo(&hUsbHostFS, pdrv, &info) == USBH_OK)
 8012ca2:	f107 0208 	add.w	r2, r7, #8
 8012ca6:	79fb      	ldrb	r3, [r7, #7]
 8012ca8:	4619      	mov	r1, r3
 8012caa:	480d      	ldr	r0, [pc, #52]	; (8012ce0 <disk_ioctl+0xd0>)
 8012cac:	f7f4 f84a 	bl	8006d44 <USBH_MSC_GetLUNInfo>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d107      	bne.n	8012cc6 <disk_ioctl+0xb6>
    {
      *(DWORD *) buff = info.capacity.block_size;
 8012cb6:	8a3b      	ldrh	r3, [r7, #16]
 8012cb8:	461a      	mov	r2, r3
 8012cba:	683b      	ldr	r3, [r7, #0]
 8012cbc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8012cc4:	e006      	b.n	8012cd4 <disk_ioctl+0xc4>
      res = RES_ERROR;
 8012cc6:	2301      	movs	r3, #1
 8012cc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8012ccc:	e002      	b.n	8012cd4 <disk_ioctl+0xc4>

  default:
    res = RES_PARERR;
 8012cce:	2304      	movs	r3, #4
 8012cd0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8012cd4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012cd8:	4618      	mov	r0, r3
 8012cda:	3740      	adds	r7, #64	; 0x40
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd80      	pop	{r7, pc}
 8012ce0:	2000126c 	.word	0x2000126c

08012ce4 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012ce4:	b480      	push	{r7}
 8012ce6:	af00      	add	r7, sp, #0
  return 0;
 8012ce8:	2300      	movs	r3, #0
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	46bd      	mov	sp, r7
 8012cee:	bc80      	pop	{r7}
 8012cf0:	4770      	bx	lr
	...

08012cf4 <write_to_usb>:
#include "adc_bp_struct.h"
#include "archive.h"
#include "task_oled.h"
#include "time.h"
static uint8_t write_to_usb()
{
 8012cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012cf6:	f5ad 7d35 	sub.w	sp, sp, #724	; 0x2d4
 8012cfa:	af10      	add	r7, sp, #64	; 0x40
	FRESULT res;
	FIL arch_file;
	time_t time;
	struct tm * timeinfo;

	if (Appli_state == APPLICATION_READY)
 8012cfc:	4b67      	ldr	r3, [pc, #412]	; (8012e9c <write_to_usb+0x1a8>)
 8012cfe:	781b      	ldrb	r3, [r3, #0]
 8012d00:	2b02      	cmp	r3, #2
 8012d02:	f040 80c3 	bne.w	8012e8c <write_to_usb+0x198>
	{
		res = f_open(&arch_file, "archive.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8012d06:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012d0a:	220a      	movs	r2, #10
 8012d0c:	4964      	ldr	r1, [pc, #400]	; (8012ea0 <write_to_usb+0x1ac>)
 8012d0e:	4618      	mov	r0, r3
 8012d10:	f7f8 fa30 	bl	800b174 <f_open>
 8012d14:	4603      	mov	r3, r0
 8012d16:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
		if (res != FR_OK)
 8012d1a:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d000      	beq.n	8012d24 <write_to_usb+0x30>
		{
			__asm("nop");
 8012d22:	bf00      	nop
		}

		res = f_printf(&arch_file, "Time;WindingT;OilT;CpuT;Pressure;FluidT;URms;AccAmpl;AccRms;Errors;LineV;Res\n");
 8012d24:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012d28:	495e      	ldr	r1, [pc, #376]	; (8012ea4 <write_to_usb+0x1b0>)
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f7f8 fefa 	bl	800bb24 <f_printf>
 8012d30:	4603      	mov	r3, r0
 8012d32:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f

		if (res != FR_OK)
 8012d36:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	d000      	beq.n	8012d40 <write_to_usb+0x4c>
		{
			__asm("nop");
 8012d3e:	bf00      	nop
		}

		for (uint32_t pack_cnt = 0; pack_cnt < PACK_CNT; pack_cnt++)
 8012d40:	2300      	movs	r3, #0
 8012d42:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8012d46:	e095      	b.n	8012e74 <write_to_usb+0x180>
		{
			archive_get_data(&arch_struct, 0);
 8012d48:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 8012d4c:	2100      	movs	r1, #0
 8012d4e:	4618      	mov	r0, r3
 8012d50:	f7fe fe4a 	bl	80119e8 <archive_get_data>
			time = arch_struct.rtc;
 8012d54:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8012d58:	461a      	mov	r2, r3
 8012d5a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8012d5e:	601a      	str	r2, [r3, #0]
			timeinfo = localtime(&time);
 8012d60:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8012d64:	4618      	mov	r0, r3
 8012d66:	f000 f901 	bl	8012f6c <localtime>
 8012d6a:	f8c7 0284 	str.w	r0, [r7, #644]	; 0x284

			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012d6e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d72:	68db      	ldr	r3, [r3, #12]
 8012d74:	637b      	str	r3, [r7, #52]	; 0x34
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 8012d76:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d7a:	691b      	ldr	r3, [r3, #16]
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012d7c:	633b      	str	r3, [r7, #48]	; 0x30
 8012d7e:	1c5a      	adds	r2, r3, #1
 8012d80:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d84:	611a      	str	r2, [r3, #16]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 8012d86:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d8a:	695b      	ldr	r3, [r3, #20]
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012d8c:	f203 716c 	addw	r1, r3, #1900	; 0x76c
 8012d90:	62f9      	str	r1, [r7, #44]	; 0x2c
 8012d92:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d96:	6898      	ldr	r0, [r3, #8]
 8012d98:	62b8      	str	r0, [r7, #40]	; 0x28
 8012d9a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012d9e:	685d      	ldr	r5, [r3, #4]
 8012da0:	627d      	str	r5, [r7, #36]	; 0x24
 8012da2:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8012da6:	681e      	ldr	r6, [r3, #0]
 8012da8:	623e      	str	r6, [r7, #32]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 8012daa:	f897 3270 	ldrb.w	r3, [r7, #624]	; 0x270
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012dae:	61fb      	str	r3, [r7, #28]
					timeinfo->tm_mday, timeinfo->tm_mon++, 1900 + timeinfo->tm_year, timeinfo->tm_hour, timeinfo->tm_min, timeinfo->tm_sec, arch_struct.winding_t, arch_struct.oil_t, \
 8012db0:	f897 3271 	ldrb.w	r3, [r7, #625]	; 0x271
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012db4:	61bb      	str	r3, [r7, #24]
					arch_struct.cpu_t, ((uint16_t)arch_struct.pressure_msb << 8 )| arch_struct.pressure_lsb, \
 8012db6:	f897 3272 	ldrb.w	r3, [r7, #626]	; 0x272
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012dba:	617b      	str	r3, [r7, #20]
					arch_struct.cpu_t, ((uint16_t)arch_struct.pressure_msb << 8 )| arch_struct.pressure_lsb, \
 8012dbc:	f897 3274 	ldrb.w	r3, [r7, #628]	; 0x274
 8012dc0:	021b      	lsls	r3, r3, #8
 8012dc2:	f897 2273 	ldrb.w	r2, [r7, #627]	; 0x273
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012dc6:	ea43 0e02 	orr.w	lr, r3, r2
 8012dca:	4672      	mov	r2, lr
 8012dcc:	613a      	str	r2, [r7, #16]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 8012dce:	f897 3275 	ldrb.w	r3, [r7, #629]	; 0x275
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012dd2:	60fb      	str	r3, [r7, #12]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 8012dd4:	f897 3276 	ldrb.w	r3, [r7, #630]	; 0x276
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012dd8:	60bb      	str	r3, [r7, #8]
					arch_struct.fluid_t, arch_struct.u_rms, ((uint16_t)arch_struct.accel_ampl_msb << 8 )| arch_struct.accel_ampl_lsb,\
 8012dda:	f897 3278 	ldrb.w	r3, [r7, #632]	; 0x278
 8012dde:	021a      	lsls	r2, r3, #8
 8012de0:	f897 3277 	ldrb.w	r3, [r7, #631]	; 0x277
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012de4:	ea42 0003 	orr.w	r0, r2, r3
 8012de8:	6078      	str	r0, [r7, #4]
					((uint16_t)arch_struct.accel_rms_msb << 8 )| arch_struct.accel_rms_lsb, \
 8012dea:	f897 327a 	ldrb.w	r3, [r7, #634]	; 0x27a
 8012dee:	021a      	lsls	r2, r3, #8
 8012df0:	f897 3279 	ldrb.w	r3, [r7, #633]	; 0x279
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012df4:	ea42 0603 	orr.w	r6, r2, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 8012df8:	f897 327c 	ldrb.w	r3, [r7, #636]	; 0x27c
 8012dfc:	021a      	lsls	r2, r3, #8
 8012dfe:	f897 327b 	ldrb.w	r3, [r7, #635]	; 0x27b
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012e02:	ea42 0403 	orr.w	r4, r2, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 8012e06:	f8b7 327e 	ldrh.w	r3, [r7, #638]	; 0x27e
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012e0a:	461d      	mov	r5, r3
					((uint16_t)arch_struct.errors_msb << 8 )| arch_struct.errors_lsb, arch_struct.line_voltage, (uint32_t) arch_struct.resistance);
 8012e0c:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
			res = f_printf(&arch_file,"%u.%u.%u.%u %u:%u:%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u;%u\n",\
 8012e10:	4618      	mov	r0, r3
 8012e12:	f7ed fa1f 	bl	8000254 <__aeabi_f2uiz>
 8012e16:	4603      	mov	r3, r0
 8012e18:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8012e1c:	930e      	str	r3, [sp, #56]	; 0x38
 8012e1e:	950d      	str	r5, [sp, #52]	; 0x34
 8012e20:	940c      	str	r4, [sp, #48]	; 0x30
 8012e22:	960b      	str	r6, [sp, #44]	; 0x2c
 8012e24:	687c      	ldr	r4, [r7, #4]
 8012e26:	940a      	str	r4, [sp, #40]	; 0x28
 8012e28:	68bc      	ldr	r4, [r7, #8]
 8012e2a:	9409      	str	r4, [sp, #36]	; 0x24
 8012e2c:	68fc      	ldr	r4, [r7, #12]
 8012e2e:	9408      	str	r4, [sp, #32]
 8012e30:	693a      	ldr	r2, [r7, #16]
 8012e32:	9207      	str	r2, [sp, #28]
 8012e34:	697a      	ldr	r2, [r7, #20]
 8012e36:	9206      	str	r2, [sp, #24]
 8012e38:	69ba      	ldr	r2, [r7, #24]
 8012e3a:	9205      	str	r2, [sp, #20]
 8012e3c:	69fa      	ldr	r2, [r7, #28]
 8012e3e:	9204      	str	r2, [sp, #16]
 8012e40:	6a3e      	ldr	r6, [r7, #32]
 8012e42:	9603      	str	r6, [sp, #12]
 8012e44:	6a7d      	ldr	r5, [r7, #36]	; 0x24
 8012e46:	9502      	str	r5, [sp, #8]
 8012e48:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8012e4a:	9401      	str	r4, [sp, #4]
 8012e4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012e4e:	9100      	str	r1, [sp, #0]
 8012e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012e54:	4914      	ldr	r1, [pc, #80]	; (8012ea8 <write_to_usb+0x1b4>)
 8012e56:	f7f8 fe65 	bl	800bb24 <f_printf>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	f887 328f 	strb.w	r3, [r7, #655]	; 0x28f
			if (res != FR_OK)
 8012e60:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d000      	beq.n	8012e6a <write_to_usb+0x176>
			{
				__asm("nop");
 8012e68:	bf00      	nop
		for (uint32_t pack_cnt = 0; pack_cnt < PACK_CNT; pack_cnt++)
 8012e6a:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8012e6e:	3301      	adds	r3, #1
 8012e70:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
 8012e74:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8012e78:	f241 5254 	movw	r2, #5460	; 0x1554
 8012e7c:	4293      	cmp	r3, r2
 8012e7e:	f67f af63 	bls.w	8012d48 <write_to_usb+0x54>
			}
		}


		f_close(&arch_file);
 8012e82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012e86:	4618      	mov	r0, r3
 8012e88:	f7f8 fde6 	bl	800ba58 <f_close>
	}
	return res;
 8012e8c:	f897 328f 	ldrb.w	r3, [r7, #655]	; 0x28f
}
 8012e90:	4618      	mov	r0, r3
 8012e92:	f507 7725 	add.w	r7, r7, #660	; 0x294
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e9a:	bf00      	nop
 8012e9c:	20000704 	.word	0x20000704
 8012ea0:	08015b18 	.word	0x08015b18
 8012ea4:	08015b24 	.word	0x08015b24
 8012ea8:	08015b74 	.word	0x08015b74

08012eac <usb_write_archive_task>:


void usb_write_archive_task(void *pvParameters)
{
 8012eac:	b580      	push	{r7, lr}
 8012eae:	b082      	sub	sp, #8
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	6078      	str	r0, [r7, #4]
	explicit_oled_state = D_USB_WRITING;
 8012eb4:	4b07      	ldr	r3, [pc, #28]	; (8012ed4 <usb_write_archive_task+0x28>)
 8012eb6:	2202      	movs	r2, #2
 8012eb8:	701a      	strb	r2, [r3, #0]
	write_to_usb();
 8012eba:	f7ff ff1b 	bl	8012cf4 <write_to_usb>
	explicit_oled_state = D_USB_FINISHED;
 8012ebe:	4b05      	ldr	r3, [pc, #20]	; (8012ed4 <usb_write_archive_task+0x28>)
 8012ec0:	2203      	movs	r2, #3
 8012ec2:	701a      	strb	r2, [r3, #0]
	vTaskDelete(NULL);
 8012ec4:	2000      	movs	r0, #0
 8012ec6:	f7fa fa87 	bl	800d3d8 <vTaskDelete>
}
 8012eca:	bf00      	nop
 8012ecc:	3708      	adds	r7, #8
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	bd80      	pop	{r7, pc}
 8012ed2:	bf00      	nop
 8012ed4:	2000071a 	.word	0x2000071a

08012ed8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8012ed8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8012eda:	e003      	b.n	8012ee4 <LoopCopyDataInit>

08012edc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8012edc:	4b0b      	ldr	r3, [pc, #44]	; (8012f0c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8012ede:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8012ee0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8012ee2:	3104      	adds	r1, #4

08012ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8012ee4:	480a      	ldr	r0, [pc, #40]	; (8012f10 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8012ee6:	4b0b      	ldr	r3, [pc, #44]	; (8012f14 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8012ee8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8012eea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8012eec:	d3f6      	bcc.n	8012edc <CopyDataInit>
  ldr r2, =_sbss
 8012eee:	4a0a      	ldr	r2, [pc, #40]	; (8012f18 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8012ef0:	e002      	b.n	8012ef8 <LoopFillZerobss>

08012ef2 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8012ef2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8012ef4:	f842 3b04 	str.w	r3, [r2], #4

08012ef8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8012ef8:	4b08      	ldr	r3, [pc, #32]	; (8012f1c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8012efa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8012efc:	d3f9      	bcc.n	8012ef2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8012efe:	f7fe f9bf 	bl	8011280 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8012f02:	f000 f80f 	bl	8012f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8012f06:	f7fd f9cd 	bl	80102a4 <main>
  bx lr
 8012f0a:	4770      	bx	lr
  ldr r3, =_sidata
 8012f0c:	08016198 	.word	0x08016198
  ldr r0, =_sdata
 8012f10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8012f14:	20000390 	.word	0x20000390
  ldr r2, =_sbss
 8012f18:	20000390 	.word	0x20000390
  ldr r3, = _ebss
 8012f1c:	200018c8 	.word	0x200018c8

08012f20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8012f20:	e7fe      	b.n	8012f20 <ADC1_2_IRQHandler>
	...

08012f24 <__libc_init_array>:
 8012f24:	b570      	push	{r4, r5, r6, lr}
 8012f26:	2500      	movs	r5, #0
 8012f28:	4e0c      	ldr	r6, [pc, #48]	; (8012f5c <__libc_init_array+0x38>)
 8012f2a:	4c0d      	ldr	r4, [pc, #52]	; (8012f60 <__libc_init_array+0x3c>)
 8012f2c:	1ba4      	subs	r4, r4, r6
 8012f2e:	10a4      	asrs	r4, r4, #2
 8012f30:	42a5      	cmp	r5, r4
 8012f32:	d109      	bne.n	8012f48 <__libc_init_array+0x24>
 8012f34:	f002 fab6 	bl	80154a4 <_init>
 8012f38:	2500      	movs	r5, #0
 8012f3a:	4e0a      	ldr	r6, [pc, #40]	; (8012f64 <__libc_init_array+0x40>)
 8012f3c:	4c0a      	ldr	r4, [pc, #40]	; (8012f68 <__libc_init_array+0x44>)
 8012f3e:	1ba4      	subs	r4, r4, r6
 8012f40:	10a4      	asrs	r4, r4, #2
 8012f42:	42a5      	cmp	r5, r4
 8012f44:	d105      	bne.n	8012f52 <__libc_init_array+0x2e>
 8012f46:	bd70      	pop	{r4, r5, r6, pc}
 8012f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012f4c:	4798      	blx	r3
 8012f4e:	3501      	adds	r5, #1
 8012f50:	e7ee      	b.n	8012f30 <__libc_init_array+0xc>
 8012f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012f56:	4798      	blx	r3
 8012f58:	3501      	adds	r5, #1
 8012f5a:	e7f2      	b.n	8012f42 <__libc_init_array+0x1e>
 8012f5c:	08016190 	.word	0x08016190
 8012f60:	08016190 	.word	0x08016190
 8012f64:	08016190 	.word	0x08016190
 8012f68:	08016194 	.word	0x08016194

08012f6c <localtime>:
 8012f6c:	b538      	push	{r3, r4, r5, lr}
 8012f6e:	4b07      	ldr	r3, [pc, #28]	; (8012f8c <localtime+0x20>)
 8012f70:	4605      	mov	r5, r0
 8012f72:	681c      	ldr	r4, [r3, #0]
 8012f74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012f76:	b91b      	cbnz	r3, 8012f80 <localtime+0x14>
 8012f78:	2024      	movs	r0, #36	; 0x24
 8012f7a:	f000 f8ff 	bl	801317c <malloc>
 8012f7e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8012f80:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8012f82:	4628      	mov	r0, r5
 8012f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f88:	f000 b802 	b.w	8012f90 <localtime_r>
 8012f8c:	20000328 	.word	0x20000328

08012f90 <localtime_r>:
 8012f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f94:	460c      	mov	r4, r1
 8012f96:	4680      	mov	r8, r0
 8012f98:	f001 f832 	bl	8014000 <__gettzinfo>
 8012f9c:	4621      	mov	r1, r4
 8012f9e:	4607      	mov	r7, r0
 8012fa0:	4640      	mov	r0, r8
 8012fa2:	f001 f831 	bl	8014008 <gmtime_r>
 8012fa6:	6946      	ldr	r6, [r0, #20]
 8012fa8:	4604      	mov	r4, r0
 8012faa:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8012fae:	07b3      	lsls	r3, r6, #30
 8012fb0:	d105      	bne.n	8012fbe <localtime_r+0x2e>
 8012fb2:	2264      	movs	r2, #100	; 0x64
 8012fb4:	fb96 f3f2 	sdiv	r3, r6, r2
 8012fb8:	fb02 6313 	mls	r3, r2, r3, r6
 8012fbc:	b9fb      	cbnz	r3, 8012ffe <localtime_r+0x6e>
 8012fbe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8012fc2:	fb96 f5f3 	sdiv	r5, r6, r3
 8012fc6:	fb03 6515 	mls	r5, r3, r5, r6
 8012fca:	fab5 f585 	clz	r5, r5
 8012fce:	096d      	lsrs	r5, r5, #5
 8012fd0:	2230      	movs	r2, #48	; 0x30
 8012fd2:	4b5f      	ldr	r3, [pc, #380]	; (8013150 <localtime_r+0x1c0>)
 8012fd4:	fb02 3505 	mla	r5, r2, r5, r3
 8012fd8:	f000 fbd4 	bl	8013784 <__tz_lock>
 8012fdc:	f000 fbd4 	bl	8013788 <_tzset_unlocked>
 8012fe0:	4b5c      	ldr	r3, [pc, #368]	; (8013154 <localtime_r+0x1c4>)
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	b1e3      	cbz	r3, 8013020 <localtime_r+0x90>
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	429e      	cmp	r6, r3
 8012fea:	d10a      	bne.n	8013002 <localtime_r+0x72>
 8012fec:	6839      	ldr	r1, [r7, #0]
 8012fee:	f8d8 3000 	ldr.w	r3, [r8]
 8012ff2:	69fa      	ldr	r2, [r7, #28]
 8012ff4:	b969      	cbnz	r1, 8013012 <localtime_r+0x82>
 8012ff6:	4293      	cmp	r3, r2
 8012ff8:	db0d      	blt.n	8013016 <localtime_r+0x86>
 8012ffa:	2301      	movs	r3, #1
 8012ffc:	e010      	b.n	8013020 <localtime_r+0x90>
 8012ffe:	2501      	movs	r5, #1
 8013000:	e7e6      	b.n	8012fd0 <localtime_r+0x40>
 8013002:	4630      	mov	r0, r6
 8013004:	f000 fb16 	bl	8013634 <__tzcalc_limits>
 8013008:	2800      	cmp	r0, #0
 801300a:	d1ef      	bne.n	8012fec <localtime_r+0x5c>
 801300c:	f04f 33ff 	mov.w	r3, #4294967295
 8013010:	e006      	b.n	8013020 <localtime_r+0x90>
 8013012:	4293      	cmp	r3, r2
 8013014:	db54      	blt.n	80130c0 <localtime_r+0x130>
 8013016:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013018:	4293      	cmp	r3, r2
 801301a:	bfac      	ite	ge
 801301c:	2300      	movge	r3, #0
 801301e:	2301      	movlt	r3, #1
 8013020:	6223      	str	r3, [r4, #32]
 8013022:	6a23      	ldr	r3, [r4, #32]
 8013024:	203c      	movs	r0, #60	; 0x3c
 8013026:	2b01      	cmp	r3, #1
 8013028:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801302c:	bf0c      	ite	eq
 801302e:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 8013030:	6a39      	ldrne	r1, [r7, #32]
 8013032:	fb91 f6f3 	sdiv	r6, r1, r3
 8013036:	fb03 1316 	mls	r3, r3, r6, r1
 801303a:	fb93 f2f0 	sdiv	r2, r3, r0
 801303e:	fb00 3012 	mls	r0, r0, r2, r3
 8013042:	6861      	ldr	r1, [r4, #4]
 8013044:	6823      	ldr	r3, [r4, #0]
 8013046:	1a89      	subs	r1, r1, r2
 8013048:	68a2      	ldr	r2, [r4, #8]
 801304a:	1a1b      	subs	r3, r3, r0
 801304c:	1b92      	subs	r2, r2, r6
 801304e:	2b3b      	cmp	r3, #59	; 0x3b
 8013050:	6023      	str	r3, [r4, #0]
 8013052:	6061      	str	r1, [r4, #4]
 8013054:	60a2      	str	r2, [r4, #8]
 8013056:	dd35      	ble.n	80130c4 <localtime_r+0x134>
 8013058:	3101      	adds	r1, #1
 801305a:	6061      	str	r1, [r4, #4]
 801305c:	3b3c      	subs	r3, #60	; 0x3c
 801305e:	6023      	str	r3, [r4, #0]
 8013060:	6863      	ldr	r3, [r4, #4]
 8013062:	2b3b      	cmp	r3, #59	; 0x3b
 8013064:	dd34      	ble.n	80130d0 <localtime_r+0x140>
 8013066:	3201      	adds	r2, #1
 8013068:	60a2      	str	r2, [r4, #8]
 801306a:	3b3c      	subs	r3, #60	; 0x3c
 801306c:	6063      	str	r3, [r4, #4]
 801306e:	68a3      	ldr	r3, [r4, #8]
 8013070:	2b17      	cmp	r3, #23
 8013072:	dd33      	ble.n	80130dc <localtime_r+0x14c>
 8013074:	69e2      	ldr	r2, [r4, #28]
 8013076:	3b18      	subs	r3, #24
 8013078:	3201      	adds	r2, #1
 801307a:	61e2      	str	r2, [r4, #28]
 801307c:	69a2      	ldr	r2, [r4, #24]
 801307e:	60a3      	str	r3, [r4, #8]
 8013080:	3201      	adds	r2, #1
 8013082:	2a06      	cmp	r2, #6
 8013084:	bfc8      	it	gt
 8013086:	2200      	movgt	r2, #0
 8013088:	61a2      	str	r2, [r4, #24]
 801308a:	68e2      	ldr	r2, [r4, #12]
 801308c:	6923      	ldr	r3, [r4, #16]
 801308e:	3201      	adds	r2, #1
 8013090:	60e2      	str	r2, [r4, #12]
 8013092:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8013096:	428a      	cmp	r2, r1
 8013098:	dd0d      	ble.n	80130b6 <localtime_r+0x126>
 801309a:	3301      	adds	r3, #1
 801309c:	2b0c      	cmp	r3, #12
 801309e:	eba2 0201 	sub.w	r2, r2, r1
 80130a2:	60e2      	str	r2, [r4, #12]
 80130a4:	bf05      	ittet	eq
 80130a6:	2200      	moveq	r2, #0
 80130a8:	6963      	ldreq	r3, [r4, #20]
 80130aa:	6123      	strne	r3, [r4, #16]
 80130ac:	3301      	addeq	r3, #1
 80130ae:	bf02      	ittt	eq
 80130b0:	6122      	streq	r2, [r4, #16]
 80130b2:	6163      	streq	r3, [r4, #20]
 80130b4:	61e2      	streq	r2, [r4, #28]
 80130b6:	f000 fb66 	bl	8013786 <__tz_unlock>
 80130ba:	4620      	mov	r0, r4
 80130bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130c0:	2300      	movs	r3, #0
 80130c2:	e7ad      	b.n	8013020 <localtime_r+0x90>
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	dacb      	bge.n	8013060 <localtime_r+0xd0>
 80130c8:	3901      	subs	r1, #1
 80130ca:	6061      	str	r1, [r4, #4]
 80130cc:	333c      	adds	r3, #60	; 0x3c
 80130ce:	e7c6      	b.n	801305e <localtime_r+0xce>
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	dacc      	bge.n	801306e <localtime_r+0xde>
 80130d4:	3a01      	subs	r2, #1
 80130d6:	60a2      	str	r2, [r4, #8]
 80130d8:	333c      	adds	r3, #60	; 0x3c
 80130da:	e7c7      	b.n	801306c <localtime_r+0xdc>
 80130dc:	2b00      	cmp	r3, #0
 80130de:	daea      	bge.n	80130b6 <localtime_r+0x126>
 80130e0:	69e2      	ldr	r2, [r4, #28]
 80130e2:	3318      	adds	r3, #24
 80130e4:	3a01      	subs	r2, #1
 80130e6:	61e2      	str	r2, [r4, #28]
 80130e8:	69a2      	ldr	r2, [r4, #24]
 80130ea:	60a3      	str	r3, [r4, #8]
 80130ec:	3a01      	subs	r2, #1
 80130ee:	bf48      	it	mi
 80130f0:	2206      	movmi	r2, #6
 80130f2:	61a2      	str	r2, [r4, #24]
 80130f4:	68e2      	ldr	r2, [r4, #12]
 80130f6:	3a01      	subs	r2, #1
 80130f8:	60e2      	str	r2, [r4, #12]
 80130fa:	2a00      	cmp	r2, #0
 80130fc:	d1db      	bne.n	80130b6 <localtime_r+0x126>
 80130fe:	6923      	ldr	r3, [r4, #16]
 8013100:	3b01      	subs	r3, #1
 8013102:	d405      	bmi.n	8013110 <localtime_r+0x180>
 8013104:	6123      	str	r3, [r4, #16]
 8013106:	6923      	ldr	r3, [r4, #16]
 8013108:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801310c:	60e3      	str	r3, [r4, #12]
 801310e:	e7d2      	b.n	80130b6 <localtime_r+0x126>
 8013110:	230b      	movs	r3, #11
 8013112:	6123      	str	r3, [r4, #16]
 8013114:	6963      	ldr	r3, [r4, #20]
 8013116:	1e5a      	subs	r2, r3, #1
 8013118:	f012 0f03 	tst.w	r2, #3
 801311c:	6162      	str	r2, [r4, #20]
 801311e:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8013122:	d105      	bne.n	8013130 <localtime_r+0x1a0>
 8013124:	2164      	movs	r1, #100	; 0x64
 8013126:	fb92 f3f1 	sdiv	r3, r2, r1
 801312a:	fb01 2313 	mls	r3, r1, r3, r2
 801312e:	b963      	cbnz	r3, 801314a <localtime_r+0x1ba>
 8013130:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8013134:	fb92 f3f1 	sdiv	r3, r2, r1
 8013138:	fb01 2313 	mls	r3, r1, r3, r2
 801313c:	fab3 f383 	clz	r3, r3
 8013140:	095b      	lsrs	r3, r3, #5
 8013142:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8013146:	61e3      	str	r3, [r4, #28]
 8013148:	e7dd      	b.n	8013106 <localtime_r+0x176>
 801314a:	2301      	movs	r3, #1
 801314c:	e7f9      	b.n	8013142 <localtime_r+0x1b2>
 801314e:	bf00      	nop
 8013150:	08015f3c 	.word	0x08015f3c
 8013154:	20000740 	.word	0x20000740

08013158 <__locale_ctype_ptr_l>:
 8013158:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801315c:	4770      	bx	lr
	...

08013160 <__locale_ctype_ptr>:
 8013160:	4b04      	ldr	r3, [pc, #16]	; (8013174 <__locale_ctype_ptr+0x14>)
 8013162:	4a05      	ldr	r2, [pc, #20]	; (8013178 <__locale_ctype_ptr+0x18>)
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	6a1b      	ldr	r3, [r3, #32]
 8013168:	2b00      	cmp	r3, #0
 801316a:	bf08      	it	eq
 801316c:	4613      	moveq	r3, r2
 801316e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8013172:	4770      	bx	lr
 8013174:	20000328 	.word	0x20000328
 8013178:	20000174 	.word	0x20000174

0801317c <malloc>:
 801317c:	4b02      	ldr	r3, [pc, #8]	; (8013188 <malloc+0xc>)
 801317e:	4601      	mov	r1, r0
 8013180:	6818      	ldr	r0, [r3, #0]
 8013182:	f000 b87d 	b.w	8013280 <_malloc_r>
 8013186:	bf00      	nop
 8013188:	20000328 	.word	0x20000328

0801318c <free>:
 801318c:	4b02      	ldr	r3, [pc, #8]	; (8013198 <free+0xc>)
 801318e:	4601      	mov	r1, r0
 8013190:	6818      	ldr	r0, [r3, #0]
 8013192:	f000 b829 	b.w	80131e8 <_free_r>
 8013196:	bf00      	nop
 8013198:	20000328 	.word	0x20000328

0801319c <__ascii_mbtowc>:
 801319c:	b082      	sub	sp, #8
 801319e:	b901      	cbnz	r1, 80131a2 <__ascii_mbtowc+0x6>
 80131a0:	a901      	add	r1, sp, #4
 80131a2:	b142      	cbz	r2, 80131b6 <__ascii_mbtowc+0x1a>
 80131a4:	b14b      	cbz	r3, 80131ba <__ascii_mbtowc+0x1e>
 80131a6:	7813      	ldrb	r3, [r2, #0]
 80131a8:	600b      	str	r3, [r1, #0]
 80131aa:	7812      	ldrb	r2, [r2, #0]
 80131ac:	1c10      	adds	r0, r2, #0
 80131ae:	bf18      	it	ne
 80131b0:	2001      	movne	r0, #1
 80131b2:	b002      	add	sp, #8
 80131b4:	4770      	bx	lr
 80131b6:	4610      	mov	r0, r2
 80131b8:	e7fb      	b.n	80131b2 <__ascii_mbtowc+0x16>
 80131ba:	f06f 0001 	mvn.w	r0, #1
 80131be:	e7f8      	b.n	80131b2 <__ascii_mbtowc+0x16>

080131c0 <memcpy>:
 80131c0:	b510      	push	{r4, lr}
 80131c2:	1e43      	subs	r3, r0, #1
 80131c4:	440a      	add	r2, r1
 80131c6:	4291      	cmp	r1, r2
 80131c8:	d100      	bne.n	80131cc <memcpy+0xc>
 80131ca:	bd10      	pop	{r4, pc}
 80131cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131d4:	e7f7      	b.n	80131c6 <memcpy+0x6>

080131d6 <memset>:
 80131d6:	4603      	mov	r3, r0
 80131d8:	4402      	add	r2, r0
 80131da:	4293      	cmp	r3, r2
 80131dc:	d100      	bne.n	80131e0 <memset+0xa>
 80131de:	4770      	bx	lr
 80131e0:	f803 1b01 	strb.w	r1, [r3], #1
 80131e4:	e7f9      	b.n	80131da <memset+0x4>
	...

080131e8 <_free_r>:
 80131e8:	b538      	push	{r3, r4, r5, lr}
 80131ea:	4605      	mov	r5, r0
 80131ec:	2900      	cmp	r1, #0
 80131ee:	d043      	beq.n	8013278 <_free_r+0x90>
 80131f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131f4:	1f0c      	subs	r4, r1, #4
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	bfb8      	it	lt
 80131fa:	18e4      	addlt	r4, r4, r3
 80131fc:	f001 f812 	bl	8014224 <__malloc_lock>
 8013200:	4a1e      	ldr	r2, [pc, #120]	; (801327c <_free_r+0x94>)
 8013202:	6813      	ldr	r3, [r2, #0]
 8013204:	4610      	mov	r0, r2
 8013206:	b933      	cbnz	r3, 8013216 <_free_r+0x2e>
 8013208:	6063      	str	r3, [r4, #4]
 801320a:	6014      	str	r4, [r2, #0]
 801320c:	4628      	mov	r0, r5
 801320e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013212:	f001 b808 	b.w	8014226 <__malloc_unlock>
 8013216:	42a3      	cmp	r3, r4
 8013218:	d90b      	bls.n	8013232 <_free_r+0x4a>
 801321a:	6821      	ldr	r1, [r4, #0]
 801321c:	1862      	adds	r2, r4, r1
 801321e:	4293      	cmp	r3, r2
 8013220:	bf01      	itttt	eq
 8013222:	681a      	ldreq	r2, [r3, #0]
 8013224:	685b      	ldreq	r3, [r3, #4]
 8013226:	1852      	addeq	r2, r2, r1
 8013228:	6022      	streq	r2, [r4, #0]
 801322a:	6063      	str	r3, [r4, #4]
 801322c:	6004      	str	r4, [r0, #0]
 801322e:	e7ed      	b.n	801320c <_free_r+0x24>
 8013230:	4613      	mov	r3, r2
 8013232:	685a      	ldr	r2, [r3, #4]
 8013234:	b10a      	cbz	r2, 801323a <_free_r+0x52>
 8013236:	42a2      	cmp	r2, r4
 8013238:	d9fa      	bls.n	8013230 <_free_r+0x48>
 801323a:	6819      	ldr	r1, [r3, #0]
 801323c:	1858      	adds	r0, r3, r1
 801323e:	42a0      	cmp	r0, r4
 8013240:	d10b      	bne.n	801325a <_free_r+0x72>
 8013242:	6820      	ldr	r0, [r4, #0]
 8013244:	4401      	add	r1, r0
 8013246:	1858      	adds	r0, r3, r1
 8013248:	4282      	cmp	r2, r0
 801324a:	6019      	str	r1, [r3, #0]
 801324c:	d1de      	bne.n	801320c <_free_r+0x24>
 801324e:	6810      	ldr	r0, [r2, #0]
 8013250:	6852      	ldr	r2, [r2, #4]
 8013252:	4401      	add	r1, r0
 8013254:	6019      	str	r1, [r3, #0]
 8013256:	605a      	str	r2, [r3, #4]
 8013258:	e7d8      	b.n	801320c <_free_r+0x24>
 801325a:	d902      	bls.n	8013262 <_free_r+0x7a>
 801325c:	230c      	movs	r3, #12
 801325e:	602b      	str	r3, [r5, #0]
 8013260:	e7d4      	b.n	801320c <_free_r+0x24>
 8013262:	6820      	ldr	r0, [r4, #0]
 8013264:	1821      	adds	r1, r4, r0
 8013266:	428a      	cmp	r2, r1
 8013268:	bf01      	itttt	eq
 801326a:	6811      	ldreq	r1, [r2, #0]
 801326c:	6852      	ldreq	r2, [r2, #4]
 801326e:	1809      	addeq	r1, r1, r0
 8013270:	6021      	streq	r1, [r4, #0]
 8013272:	6062      	str	r2, [r4, #4]
 8013274:	605c      	str	r4, [r3, #4]
 8013276:	e7c9      	b.n	801320c <_free_r+0x24>
 8013278:	bd38      	pop	{r3, r4, r5, pc}
 801327a:	bf00      	nop
 801327c:	2000071c 	.word	0x2000071c

08013280 <_malloc_r>:
 8013280:	b570      	push	{r4, r5, r6, lr}
 8013282:	1ccd      	adds	r5, r1, #3
 8013284:	f025 0503 	bic.w	r5, r5, #3
 8013288:	3508      	adds	r5, #8
 801328a:	2d0c      	cmp	r5, #12
 801328c:	bf38      	it	cc
 801328e:	250c      	movcc	r5, #12
 8013290:	2d00      	cmp	r5, #0
 8013292:	4606      	mov	r6, r0
 8013294:	db01      	blt.n	801329a <_malloc_r+0x1a>
 8013296:	42a9      	cmp	r1, r5
 8013298:	d903      	bls.n	80132a2 <_malloc_r+0x22>
 801329a:	230c      	movs	r3, #12
 801329c:	6033      	str	r3, [r6, #0]
 801329e:	2000      	movs	r0, #0
 80132a0:	bd70      	pop	{r4, r5, r6, pc}
 80132a2:	f000 ffbf 	bl	8014224 <__malloc_lock>
 80132a6:	4a23      	ldr	r2, [pc, #140]	; (8013334 <_malloc_r+0xb4>)
 80132a8:	6814      	ldr	r4, [r2, #0]
 80132aa:	4621      	mov	r1, r4
 80132ac:	b991      	cbnz	r1, 80132d4 <_malloc_r+0x54>
 80132ae:	4c22      	ldr	r4, [pc, #136]	; (8013338 <_malloc_r+0xb8>)
 80132b0:	6823      	ldr	r3, [r4, #0]
 80132b2:	b91b      	cbnz	r3, 80132bc <_malloc_r+0x3c>
 80132b4:	4630      	mov	r0, r6
 80132b6:	f000 f86d 	bl	8013394 <_sbrk_r>
 80132ba:	6020      	str	r0, [r4, #0]
 80132bc:	4629      	mov	r1, r5
 80132be:	4630      	mov	r0, r6
 80132c0:	f000 f868 	bl	8013394 <_sbrk_r>
 80132c4:	1c43      	adds	r3, r0, #1
 80132c6:	d126      	bne.n	8013316 <_malloc_r+0x96>
 80132c8:	230c      	movs	r3, #12
 80132ca:	4630      	mov	r0, r6
 80132cc:	6033      	str	r3, [r6, #0]
 80132ce:	f000 ffaa 	bl	8014226 <__malloc_unlock>
 80132d2:	e7e4      	b.n	801329e <_malloc_r+0x1e>
 80132d4:	680b      	ldr	r3, [r1, #0]
 80132d6:	1b5b      	subs	r3, r3, r5
 80132d8:	d41a      	bmi.n	8013310 <_malloc_r+0x90>
 80132da:	2b0b      	cmp	r3, #11
 80132dc:	d90f      	bls.n	80132fe <_malloc_r+0x7e>
 80132de:	600b      	str	r3, [r1, #0]
 80132e0:	18cc      	adds	r4, r1, r3
 80132e2:	50cd      	str	r5, [r1, r3]
 80132e4:	4630      	mov	r0, r6
 80132e6:	f000 ff9e 	bl	8014226 <__malloc_unlock>
 80132ea:	f104 000b 	add.w	r0, r4, #11
 80132ee:	1d23      	adds	r3, r4, #4
 80132f0:	f020 0007 	bic.w	r0, r0, #7
 80132f4:	1ac3      	subs	r3, r0, r3
 80132f6:	d01b      	beq.n	8013330 <_malloc_r+0xb0>
 80132f8:	425a      	negs	r2, r3
 80132fa:	50e2      	str	r2, [r4, r3]
 80132fc:	bd70      	pop	{r4, r5, r6, pc}
 80132fe:	428c      	cmp	r4, r1
 8013300:	bf0b      	itete	eq
 8013302:	6863      	ldreq	r3, [r4, #4]
 8013304:	684b      	ldrne	r3, [r1, #4]
 8013306:	6013      	streq	r3, [r2, #0]
 8013308:	6063      	strne	r3, [r4, #4]
 801330a:	bf18      	it	ne
 801330c:	460c      	movne	r4, r1
 801330e:	e7e9      	b.n	80132e4 <_malloc_r+0x64>
 8013310:	460c      	mov	r4, r1
 8013312:	6849      	ldr	r1, [r1, #4]
 8013314:	e7ca      	b.n	80132ac <_malloc_r+0x2c>
 8013316:	1cc4      	adds	r4, r0, #3
 8013318:	f024 0403 	bic.w	r4, r4, #3
 801331c:	42a0      	cmp	r0, r4
 801331e:	d005      	beq.n	801332c <_malloc_r+0xac>
 8013320:	1a21      	subs	r1, r4, r0
 8013322:	4630      	mov	r0, r6
 8013324:	f000 f836 	bl	8013394 <_sbrk_r>
 8013328:	3001      	adds	r0, #1
 801332a:	d0cd      	beq.n	80132c8 <_malloc_r+0x48>
 801332c:	6025      	str	r5, [r4, #0]
 801332e:	e7d9      	b.n	80132e4 <_malloc_r+0x64>
 8013330:	bd70      	pop	{r4, r5, r6, pc}
 8013332:	bf00      	nop
 8013334:	2000071c 	.word	0x2000071c
 8013338:	20000720 	.word	0x20000720

0801333c <iprintf>:
 801333c:	b40f      	push	{r0, r1, r2, r3}
 801333e:	4b0a      	ldr	r3, [pc, #40]	; (8013368 <iprintf+0x2c>)
 8013340:	b513      	push	{r0, r1, r4, lr}
 8013342:	681c      	ldr	r4, [r3, #0]
 8013344:	b124      	cbz	r4, 8013350 <iprintf+0x14>
 8013346:	69a3      	ldr	r3, [r4, #24]
 8013348:	b913      	cbnz	r3, 8013350 <iprintf+0x14>
 801334a:	4620      	mov	r0, r4
 801334c:	f000 fd86 	bl	8013e5c <__sinit>
 8013350:	ab05      	add	r3, sp, #20
 8013352:	9a04      	ldr	r2, [sp, #16]
 8013354:	68a1      	ldr	r1, [r4, #8]
 8013356:	4620      	mov	r0, r4
 8013358:	9301      	str	r3, [sp, #4]
 801335a:	f001 fa8b 	bl	8014874 <_vfiprintf_r>
 801335e:	b002      	add	sp, #8
 8013360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013364:	b004      	add	sp, #16
 8013366:	4770      	bx	lr
 8013368:	20000328 	.word	0x20000328

0801336c <putchar>:
 801336c:	b538      	push	{r3, r4, r5, lr}
 801336e:	4b08      	ldr	r3, [pc, #32]	; (8013390 <putchar+0x24>)
 8013370:	4605      	mov	r5, r0
 8013372:	681c      	ldr	r4, [r3, #0]
 8013374:	b124      	cbz	r4, 8013380 <putchar+0x14>
 8013376:	69a3      	ldr	r3, [r4, #24]
 8013378:	b913      	cbnz	r3, 8013380 <putchar+0x14>
 801337a:	4620      	mov	r0, r4
 801337c:	f000 fd6e 	bl	8013e5c <__sinit>
 8013380:	68a2      	ldr	r2, [r4, #8]
 8013382:	4629      	mov	r1, r5
 8013384:	4620      	mov	r0, r4
 8013386:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801338a:	f001 be7b 	b.w	8015084 <_putc_r>
 801338e:	bf00      	nop
 8013390:	20000328 	.word	0x20000328

08013394 <_sbrk_r>:
 8013394:	b538      	push	{r3, r4, r5, lr}
 8013396:	2300      	movs	r3, #0
 8013398:	4c05      	ldr	r4, [pc, #20]	; (80133b0 <_sbrk_r+0x1c>)
 801339a:	4605      	mov	r5, r0
 801339c:	4608      	mov	r0, r1
 801339e:	6023      	str	r3, [r4, #0]
 80133a0:	f002 f86a 	bl	8015478 <_sbrk>
 80133a4:	1c43      	adds	r3, r0, #1
 80133a6:	d102      	bne.n	80133ae <_sbrk_r+0x1a>
 80133a8:	6823      	ldr	r3, [r4, #0]
 80133aa:	b103      	cbz	r3, 80133ae <_sbrk_r+0x1a>
 80133ac:	602b      	str	r3, [r5, #0]
 80133ae:	bd38      	pop	{r3, r4, r5, pc}
 80133b0:	200018c4 	.word	0x200018c4

080133b4 <siprintf>:
 80133b4:	b40e      	push	{r1, r2, r3}
 80133b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80133ba:	b500      	push	{lr}
 80133bc:	b09c      	sub	sp, #112	; 0x70
 80133be:	f8ad 1014 	strh.w	r1, [sp, #20]
 80133c2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80133c6:	9104      	str	r1, [sp, #16]
 80133c8:	9107      	str	r1, [sp, #28]
 80133ca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80133ce:	ab1d      	add	r3, sp, #116	; 0x74
 80133d0:	9002      	str	r0, [sp, #8]
 80133d2:	9006      	str	r0, [sp, #24]
 80133d4:	4808      	ldr	r0, [pc, #32]	; (80133f8 <siprintf+0x44>)
 80133d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80133da:	f8ad 1016 	strh.w	r1, [sp, #22]
 80133de:	6800      	ldr	r0, [r0, #0]
 80133e0:	a902      	add	r1, sp, #8
 80133e2:	9301      	str	r3, [sp, #4]
 80133e4:	f000 ff7c 	bl	80142e0 <_svfiprintf_r>
 80133e8:	2200      	movs	r2, #0
 80133ea:	9b02      	ldr	r3, [sp, #8]
 80133ec:	701a      	strb	r2, [r3, #0]
 80133ee:	b01c      	add	sp, #112	; 0x70
 80133f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80133f4:	b003      	add	sp, #12
 80133f6:	4770      	bx	lr
 80133f8:	20000328 	.word	0x20000328

080133fc <siscanf>:
 80133fc:	b40e      	push	{r1, r2, r3}
 80133fe:	f44f 7201 	mov.w	r2, #516	; 0x204
 8013402:	b530      	push	{r4, r5, lr}
 8013404:	b09c      	sub	sp, #112	; 0x70
 8013406:	ac1f      	add	r4, sp, #124	; 0x7c
 8013408:	f854 5b04 	ldr.w	r5, [r4], #4
 801340c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013410:	9002      	str	r0, [sp, #8]
 8013412:	9006      	str	r0, [sp, #24]
 8013414:	f7ec ff16 	bl	8000244 <strlen>
 8013418:	4b0b      	ldr	r3, [pc, #44]	; (8013448 <siscanf+0x4c>)
 801341a:	9003      	str	r0, [sp, #12]
 801341c:	930b      	str	r3, [sp, #44]	; 0x2c
 801341e:	2300      	movs	r3, #0
 8013420:	930f      	str	r3, [sp, #60]	; 0x3c
 8013422:	9314      	str	r3, [sp, #80]	; 0x50
 8013424:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013428:	9007      	str	r0, [sp, #28]
 801342a:	4808      	ldr	r0, [pc, #32]	; (801344c <siscanf+0x50>)
 801342c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013430:	462a      	mov	r2, r5
 8013432:	4623      	mov	r3, r4
 8013434:	a902      	add	r1, sp, #8
 8013436:	6800      	ldr	r0, [r0, #0]
 8013438:	9401      	str	r4, [sp, #4]
 801343a:	f001 f89f 	bl	801457c <__ssvfiscanf_r>
 801343e:	b01c      	add	sp, #112	; 0x70
 8013440:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013444:	b003      	add	sp, #12
 8013446:	4770      	bx	lr
 8013448:	08013473 	.word	0x08013473
 801344c:	20000328 	.word	0x20000328

08013450 <__sread>:
 8013450:	b510      	push	{r4, lr}
 8013452:	460c      	mov	r4, r1
 8013454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013458:	f001 fe4a 	bl	80150f0 <_read_r>
 801345c:	2800      	cmp	r0, #0
 801345e:	bfab      	itete	ge
 8013460:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013462:	89a3      	ldrhlt	r3, [r4, #12]
 8013464:	181b      	addge	r3, r3, r0
 8013466:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801346a:	bfac      	ite	ge
 801346c:	6563      	strge	r3, [r4, #84]	; 0x54
 801346e:	81a3      	strhlt	r3, [r4, #12]
 8013470:	bd10      	pop	{r4, pc}

08013472 <__seofread>:
 8013472:	2000      	movs	r0, #0
 8013474:	4770      	bx	lr

08013476 <__swrite>:
 8013476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801347a:	461f      	mov	r7, r3
 801347c:	898b      	ldrh	r3, [r1, #12]
 801347e:	4605      	mov	r5, r0
 8013480:	05db      	lsls	r3, r3, #23
 8013482:	460c      	mov	r4, r1
 8013484:	4616      	mov	r6, r2
 8013486:	d505      	bpl.n	8013494 <__swrite+0x1e>
 8013488:	2302      	movs	r3, #2
 801348a:	2200      	movs	r2, #0
 801348c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013490:	f000 fe52 	bl	8014138 <_lseek_r>
 8013494:	89a3      	ldrh	r3, [r4, #12]
 8013496:	4632      	mov	r2, r6
 8013498:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801349c:	81a3      	strh	r3, [r4, #12]
 801349e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80134a2:	463b      	mov	r3, r7
 80134a4:	4628      	mov	r0, r5
 80134a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80134aa:	f000 bb55 	b.w	8013b58 <_write_r>

080134ae <__sseek>:
 80134ae:	b510      	push	{r4, lr}
 80134b0:	460c      	mov	r4, r1
 80134b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134b6:	f000 fe3f 	bl	8014138 <_lseek_r>
 80134ba:	1c43      	adds	r3, r0, #1
 80134bc:	89a3      	ldrh	r3, [r4, #12]
 80134be:	bf15      	itete	ne
 80134c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80134c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80134c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80134ca:	81a3      	strheq	r3, [r4, #12]
 80134cc:	bf18      	it	ne
 80134ce:	81a3      	strhne	r3, [r4, #12]
 80134d0:	bd10      	pop	{r4, pc}

080134d2 <__sclose>:
 80134d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134d6:	f000 bbbf 	b.w	8013c58 <_close_r>

080134da <strcpy>:
 80134da:	4603      	mov	r3, r0
 80134dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80134e0:	f803 2b01 	strb.w	r2, [r3], #1
 80134e4:	2a00      	cmp	r2, #0
 80134e6:	d1f9      	bne.n	80134dc <strcpy+0x2>
 80134e8:	4770      	bx	lr

080134ea <strncmp>:
 80134ea:	b510      	push	{r4, lr}
 80134ec:	b16a      	cbz	r2, 801350a <strncmp+0x20>
 80134ee:	3901      	subs	r1, #1
 80134f0:	1884      	adds	r4, r0, r2
 80134f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80134f6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80134fa:	4293      	cmp	r3, r2
 80134fc:	d103      	bne.n	8013506 <strncmp+0x1c>
 80134fe:	42a0      	cmp	r0, r4
 8013500:	d001      	beq.n	8013506 <strncmp+0x1c>
 8013502:	2b00      	cmp	r3, #0
 8013504:	d1f5      	bne.n	80134f2 <strncmp+0x8>
 8013506:	1a98      	subs	r0, r3, r2
 8013508:	bd10      	pop	{r4, pc}
 801350a:	4610      	mov	r0, r2
 801350c:	bd10      	pop	{r4, pc}

0801350e <_strtol_l.isra.0>:
 801350e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013512:	4680      	mov	r8, r0
 8013514:	4689      	mov	r9, r1
 8013516:	4692      	mov	sl, r2
 8013518:	461f      	mov	r7, r3
 801351a:	468b      	mov	fp, r1
 801351c:	465d      	mov	r5, fp
 801351e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8013520:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013524:	f7ff fe18 	bl	8013158 <__locale_ctype_ptr_l>
 8013528:	4420      	add	r0, r4
 801352a:	7846      	ldrb	r6, [r0, #1]
 801352c:	f016 0608 	ands.w	r6, r6, #8
 8013530:	d10b      	bne.n	801354a <_strtol_l.isra.0+0x3c>
 8013532:	2c2d      	cmp	r4, #45	; 0x2d
 8013534:	d10b      	bne.n	801354e <_strtol_l.isra.0+0x40>
 8013536:	2601      	movs	r6, #1
 8013538:	782c      	ldrb	r4, [r5, #0]
 801353a:	f10b 0502 	add.w	r5, fp, #2
 801353e:	b167      	cbz	r7, 801355a <_strtol_l.isra.0+0x4c>
 8013540:	2f10      	cmp	r7, #16
 8013542:	d114      	bne.n	801356e <_strtol_l.isra.0+0x60>
 8013544:	2c30      	cmp	r4, #48	; 0x30
 8013546:	d00a      	beq.n	801355e <_strtol_l.isra.0+0x50>
 8013548:	e011      	b.n	801356e <_strtol_l.isra.0+0x60>
 801354a:	46ab      	mov	fp, r5
 801354c:	e7e6      	b.n	801351c <_strtol_l.isra.0+0xe>
 801354e:	2c2b      	cmp	r4, #43	; 0x2b
 8013550:	bf04      	itt	eq
 8013552:	782c      	ldrbeq	r4, [r5, #0]
 8013554:	f10b 0502 	addeq.w	r5, fp, #2
 8013558:	e7f1      	b.n	801353e <_strtol_l.isra.0+0x30>
 801355a:	2c30      	cmp	r4, #48	; 0x30
 801355c:	d127      	bne.n	80135ae <_strtol_l.isra.0+0xa0>
 801355e:	782b      	ldrb	r3, [r5, #0]
 8013560:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013564:	2b58      	cmp	r3, #88	; 0x58
 8013566:	d14b      	bne.n	8013600 <_strtol_l.isra.0+0xf2>
 8013568:	2710      	movs	r7, #16
 801356a:	786c      	ldrb	r4, [r5, #1]
 801356c:	3502      	adds	r5, #2
 801356e:	2e00      	cmp	r6, #0
 8013570:	bf0c      	ite	eq
 8013572:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8013576:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801357a:	2200      	movs	r2, #0
 801357c:	fbb1 fef7 	udiv	lr, r1, r7
 8013580:	4610      	mov	r0, r2
 8013582:	fb07 1c1e 	mls	ip, r7, lr, r1
 8013586:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801358a:	2b09      	cmp	r3, #9
 801358c:	d811      	bhi.n	80135b2 <_strtol_l.isra.0+0xa4>
 801358e:	461c      	mov	r4, r3
 8013590:	42a7      	cmp	r7, r4
 8013592:	dd1d      	ble.n	80135d0 <_strtol_l.isra.0+0xc2>
 8013594:	1c53      	adds	r3, r2, #1
 8013596:	d007      	beq.n	80135a8 <_strtol_l.isra.0+0x9a>
 8013598:	4586      	cmp	lr, r0
 801359a:	d316      	bcc.n	80135ca <_strtol_l.isra.0+0xbc>
 801359c:	d101      	bne.n	80135a2 <_strtol_l.isra.0+0x94>
 801359e:	45a4      	cmp	ip, r4
 80135a0:	db13      	blt.n	80135ca <_strtol_l.isra.0+0xbc>
 80135a2:	2201      	movs	r2, #1
 80135a4:	fb00 4007 	mla	r0, r0, r7, r4
 80135a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80135ac:	e7eb      	b.n	8013586 <_strtol_l.isra.0+0x78>
 80135ae:	270a      	movs	r7, #10
 80135b0:	e7dd      	b.n	801356e <_strtol_l.isra.0+0x60>
 80135b2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80135b6:	2b19      	cmp	r3, #25
 80135b8:	d801      	bhi.n	80135be <_strtol_l.isra.0+0xb0>
 80135ba:	3c37      	subs	r4, #55	; 0x37
 80135bc:	e7e8      	b.n	8013590 <_strtol_l.isra.0+0x82>
 80135be:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80135c2:	2b19      	cmp	r3, #25
 80135c4:	d804      	bhi.n	80135d0 <_strtol_l.isra.0+0xc2>
 80135c6:	3c57      	subs	r4, #87	; 0x57
 80135c8:	e7e2      	b.n	8013590 <_strtol_l.isra.0+0x82>
 80135ca:	f04f 32ff 	mov.w	r2, #4294967295
 80135ce:	e7eb      	b.n	80135a8 <_strtol_l.isra.0+0x9a>
 80135d0:	1c53      	adds	r3, r2, #1
 80135d2:	d108      	bne.n	80135e6 <_strtol_l.isra.0+0xd8>
 80135d4:	2322      	movs	r3, #34	; 0x22
 80135d6:	4608      	mov	r0, r1
 80135d8:	f8c8 3000 	str.w	r3, [r8]
 80135dc:	f1ba 0f00 	cmp.w	sl, #0
 80135e0:	d107      	bne.n	80135f2 <_strtol_l.isra.0+0xe4>
 80135e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135e6:	b106      	cbz	r6, 80135ea <_strtol_l.isra.0+0xdc>
 80135e8:	4240      	negs	r0, r0
 80135ea:	f1ba 0f00 	cmp.w	sl, #0
 80135ee:	d00c      	beq.n	801360a <_strtol_l.isra.0+0xfc>
 80135f0:	b122      	cbz	r2, 80135fc <_strtol_l.isra.0+0xee>
 80135f2:	3d01      	subs	r5, #1
 80135f4:	f8ca 5000 	str.w	r5, [sl]
 80135f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135fc:	464d      	mov	r5, r9
 80135fe:	e7f9      	b.n	80135f4 <_strtol_l.isra.0+0xe6>
 8013600:	2430      	movs	r4, #48	; 0x30
 8013602:	2f00      	cmp	r7, #0
 8013604:	d1b3      	bne.n	801356e <_strtol_l.isra.0+0x60>
 8013606:	2708      	movs	r7, #8
 8013608:	e7b1      	b.n	801356e <_strtol_l.isra.0+0x60>
 801360a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08013610 <_strtol_r>:
 8013610:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013612:	4c06      	ldr	r4, [pc, #24]	; (801362c <_strtol_r+0x1c>)
 8013614:	4d06      	ldr	r5, [pc, #24]	; (8013630 <_strtol_r+0x20>)
 8013616:	6824      	ldr	r4, [r4, #0]
 8013618:	6a24      	ldr	r4, [r4, #32]
 801361a:	2c00      	cmp	r4, #0
 801361c:	bf08      	it	eq
 801361e:	462c      	moveq	r4, r5
 8013620:	9400      	str	r4, [sp, #0]
 8013622:	f7ff ff74 	bl	801350e <_strtol_l.isra.0>
 8013626:	b003      	add	sp, #12
 8013628:	bd30      	pop	{r4, r5, pc}
 801362a:	bf00      	nop
 801362c:	20000328 	.word	0x20000328
 8013630:	20000174 	.word	0x20000174

08013634 <__tzcalc_limits>:
 8013634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013638:	4604      	mov	r4, r0
 801363a:	f000 fce1 	bl	8014000 <__gettzinfo>
 801363e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8013642:	429c      	cmp	r4, r3
 8013644:	f340 8098 	ble.w	8013778 <__tzcalc_limits+0x144>
 8013648:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 801364c:	f240 126d 	movw	r2, #365	; 0x16d
 8013650:	18e3      	adds	r3, r4, r3
 8013652:	109b      	asrs	r3, r3, #2
 8013654:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8013658:	fb02 3505 	mla	r5, r2, r5, r3
 801365c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8013660:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8013664:	fb93 f3f2 	sdiv	r3, r3, r2
 8013668:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 801366c:	441d      	add	r5, r3
 801366e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013672:	18a2      	adds	r2, r4, r2
 8013674:	fb92 f2f3 	sdiv	r2, r2, r3
 8013678:	fb94 f7f3 	sdiv	r7, r4, r3
 801367c:	4415      	add	r5, r2
 801367e:	2264      	movs	r2, #100	; 0x64
 8013680:	fb03 4717 	mls	r7, r3, r7, r4
 8013684:	fb94 f6f2 	sdiv	r6, r4, r2
 8013688:	fab7 fe87 	clz	lr, r7
 801368c:	4601      	mov	r1, r0
 801368e:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8013692:	fb02 4616 	mls	r6, r2, r6, r4
 8013696:	f100 0338 	add.w	r3, r0, #56	; 0x38
 801369a:	9301      	str	r3, [sp, #4]
 801369c:	f004 0303 	and.w	r3, r4, #3
 80136a0:	6044      	str	r4, [r0, #4]
 80136a2:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80136a6:	9300      	str	r3, [sp, #0]
 80136a8:	7a0b      	ldrb	r3, [r1, #8]
 80136aa:	2b4a      	cmp	r3, #74	; 0x4a
 80136ac:	d123      	bne.n	80136f6 <__tzcalc_limits+0xc2>
 80136ae:	694c      	ldr	r4, [r1, #20]
 80136b0:	9a00      	ldr	r2, [sp, #0]
 80136b2:	192b      	adds	r3, r5, r4
 80136b4:	b902      	cbnz	r2, 80136b8 <__tzcalc_limits+0x84>
 80136b6:	b906      	cbnz	r6, 80136ba <__tzcalc_limits+0x86>
 80136b8:	b9df      	cbnz	r7, 80136f2 <__tzcalc_limits+0xbe>
 80136ba:	2c3b      	cmp	r4, #59	; 0x3b
 80136bc:	bfd4      	ite	le
 80136be:	2400      	movle	r4, #0
 80136c0:	2401      	movgt	r4, #1
 80136c2:	441c      	add	r4, r3
 80136c4:	3c01      	subs	r4, #1
 80136c6:	4b2d      	ldr	r3, [pc, #180]	; (801377c <__tzcalc_limits+0x148>)
 80136c8:	698a      	ldr	r2, [r1, #24]
 80136ca:	fb03 2404 	mla	r4, r3, r4, r2
 80136ce:	6a0b      	ldr	r3, [r1, #32]
 80136d0:	441c      	add	r4, r3
 80136d2:	9b01      	ldr	r3, [sp, #4]
 80136d4:	f841 4f1c 	str.w	r4, [r1, #28]!
 80136d8:	428b      	cmp	r3, r1
 80136da:	d1e5      	bne.n	80136a8 <__tzcalc_limits+0x74>
 80136dc:	69c3      	ldr	r3, [r0, #28]
 80136de:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80136e0:	4293      	cmp	r3, r2
 80136e2:	bfac      	ite	ge
 80136e4:	2300      	movge	r3, #0
 80136e6:	2301      	movlt	r3, #1
 80136e8:	6003      	str	r3, [r0, #0]
 80136ea:	2001      	movs	r0, #1
 80136ec:	b003      	add	sp, #12
 80136ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136f2:	2400      	movs	r4, #0
 80136f4:	e7e5      	b.n	80136c2 <__tzcalc_limits+0x8e>
 80136f6:	2b44      	cmp	r3, #68	; 0x44
 80136f8:	d102      	bne.n	8013700 <__tzcalc_limits+0xcc>
 80136fa:	694b      	ldr	r3, [r1, #20]
 80136fc:	18ec      	adds	r4, r5, r3
 80136fe:	e7e2      	b.n	80136c6 <__tzcalc_limits+0x92>
 8013700:	9b00      	ldr	r3, [sp, #0]
 8013702:	bb7b      	cbnz	r3, 8013764 <__tzcalc_limits+0x130>
 8013704:	2e00      	cmp	r6, #0
 8013706:	bf0c      	ite	eq
 8013708:	46f0      	moveq	r8, lr
 801370a:	f04f 0801 	movne.w	r8, #1
 801370e:	2230      	movs	r2, #48	; 0x30
 8013710:	4b1b      	ldr	r3, [pc, #108]	; (8013780 <__tzcalc_limits+0x14c>)
 8013712:	f04f 0901 	mov.w	r9, #1
 8013716:	fb02 3808 	mla	r8, r2, r8, r3
 801371a:	462b      	mov	r3, r5
 801371c:	68cc      	ldr	r4, [r1, #12]
 801371e:	f1a8 0a04 	sub.w	sl, r8, #4
 8013722:	45a1      	cmp	r9, r4
 8013724:	db20      	blt.n	8013768 <__tzcalc_limits+0x134>
 8013726:	2207      	movs	r2, #7
 8013728:	2c01      	cmp	r4, #1
 801372a:	bfb8      	it	lt
 801372c:	2401      	movlt	r4, #1
 801372e:	f103 0b04 	add.w	fp, r3, #4
 8013732:	fb9b faf2 	sdiv	sl, fp, r2
 8013736:	46a1      	mov	r9, r4
 8013738:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 801373c:	694c      	ldr	r4, [r1, #20]
 801373e:	ebab 0a0a 	sub.w	sl, fp, sl
 8013742:	ebb4 0a0a 	subs.w	sl, r4, sl
 8013746:	690c      	ldr	r4, [r1, #16]
 8013748:	44e1      	add	r9, ip
 801374a:	f104 34ff 	add.w	r4, r4, #4294967295
 801374e:	bf48      	it	mi
 8013750:	4492      	addmi	sl, r2
 8013752:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8013756:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 801375a:	4454      	add	r4, sl
 801375c:	4544      	cmp	r4, r8
 801375e:	da09      	bge.n	8013774 <__tzcalc_limits+0x140>
 8013760:	441c      	add	r4, r3
 8013762:	e7b0      	b.n	80136c6 <__tzcalc_limits+0x92>
 8013764:	46f0      	mov	r8, lr
 8013766:	e7d2      	b.n	801370e <__tzcalc_limits+0xda>
 8013768:	f85a bf04 	ldr.w	fp, [sl, #4]!
 801376c:	f109 0901 	add.w	r9, r9, #1
 8013770:	445b      	add	r3, fp
 8013772:	e7d6      	b.n	8013722 <__tzcalc_limits+0xee>
 8013774:	3c07      	subs	r4, #7
 8013776:	e7f1      	b.n	801375c <__tzcalc_limits+0x128>
 8013778:	2000      	movs	r0, #0
 801377a:	e7b7      	b.n	80136ec <__tzcalc_limits+0xb8>
 801377c:	00015180 	.word	0x00015180
 8013780:	08015f3c 	.word	0x08015f3c

08013784 <__tz_lock>:
 8013784:	4770      	bx	lr

08013786 <__tz_unlock>:
 8013786:	4770      	bx	lr

08013788 <_tzset_unlocked>:
 8013788:	4b01      	ldr	r3, [pc, #4]	; (8013790 <_tzset_unlocked+0x8>)
 801378a:	6818      	ldr	r0, [r3, #0]
 801378c:	f000 b802 	b.w	8013794 <_tzset_unlocked_r>
 8013790:	20000328 	.word	0x20000328

08013794 <_tzset_unlocked_r>:
 8013794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013798:	b08d      	sub	sp, #52	; 0x34
 801379a:	4607      	mov	r7, r0
 801379c:	f000 fc30 	bl	8014000 <__gettzinfo>
 80137a0:	49b1      	ldr	r1, [pc, #708]	; (8013a68 <_tzset_unlocked_r+0x2d4>)
 80137a2:	4605      	mov	r5, r0
 80137a4:	4638      	mov	r0, r7
 80137a6:	f000 fc23 	bl	8013ff0 <_getenv_r>
 80137aa:	4eb0      	ldr	r6, [pc, #704]	; (8013a6c <_tzset_unlocked_r+0x2d8>)
 80137ac:	4604      	mov	r4, r0
 80137ae:	b970      	cbnz	r0, 80137ce <_tzset_unlocked_r+0x3a>
 80137b0:	4baf      	ldr	r3, [pc, #700]	; (8013a70 <_tzset_unlocked_r+0x2dc>)
 80137b2:	4ab0      	ldr	r2, [pc, #704]	; (8013a74 <_tzset_unlocked_r+0x2e0>)
 80137b4:	6018      	str	r0, [r3, #0]
 80137b6:	4bb0      	ldr	r3, [pc, #704]	; (8013a78 <_tzset_unlocked_r+0x2e4>)
 80137b8:	6018      	str	r0, [r3, #0]
 80137ba:	4bb0      	ldr	r3, [pc, #704]	; (8013a7c <_tzset_unlocked_r+0x2e8>)
 80137bc:	6830      	ldr	r0, [r6, #0]
 80137be:	601a      	str	r2, [r3, #0]
 80137c0:	605a      	str	r2, [r3, #4]
 80137c2:	f7ff fce3 	bl	801318c <free>
 80137c6:	6034      	str	r4, [r6, #0]
 80137c8:	b00d      	add	sp, #52	; 0x34
 80137ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137ce:	6831      	ldr	r1, [r6, #0]
 80137d0:	2900      	cmp	r1, #0
 80137d2:	d160      	bne.n	8013896 <_tzset_unlocked_r+0x102>
 80137d4:	6830      	ldr	r0, [r6, #0]
 80137d6:	f7ff fcd9 	bl	801318c <free>
 80137da:	4620      	mov	r0, r4
 80137dc:	f7ec fd32 	bl	8000244 <strlen>
 80137e0:	1c41      	adds	r1, r0, #1
 80137e2:	4638      	mov	r0, r7
 80137e4:	f7ff fd4c 	bl	8013280 <_malloc_r>
 80137e8:	6030      	str	r0, [r6, #0]
 80137ea:	2800      	cmp	r0, #0
 80137ec:	d158      	bne.n	80138a0 <_tzset_unlocked_r+0x10c>
 80137ee:	7823      	ldrb	r3, [r4, #0]
 80137f0:	ae0a      	add	r6, sp, #40	; 0x28
 80137f2:	2b3a      	cmp	r3, #58	; 0x3a
 80137f4:	bf08      	it	eq
 80137f6:	3401      	addeq	r4, #1
 80137f8:	4633      	mov	r3, r6
 80137fa:	4aa1      	ldr	r2, [pc, #644]	; (8013a80 <_tzset_unlocked_r+0x2ec>)
 80137fc:	49a1      	ldr	r1, [pc, #644]	; (8013a84 <_tzset_unlocked_r+0x2f0>)
 80137fe:	4620      	mov	r0, r4
 8013800:	f7ff fdfc 	bl	80133fc <siscanf>
 8013804:	2800      	cmp	r0, #0
 8013806:	dddf      	ble.n	80137c8 <_tzset_unlocked_r+0x34>
 8013808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801380a:	18e7      	adds	r7, r4, r3
 801380c:	5ce3      	ldrb	r3, [r4, r3]
 801380e:	2b2d      	cmp	r3, #45	; 0x2d
 8013810:	d14a      	bne.n	80138a8 <_tzset_unlocked_r+0x114>
 8013812:	f04f 34ff 	mov.w	r4, #4294967295
 8013816:	3701      	adds	r7, #1
 8013818:	f04f 0800 	mov.w	r8, #0
 801381c:	f10d 0a20 	add.w	sl, sp, #32
 8013820:	f10d 0b1e 	add.w	fp, sp, #30
 8013824:	9603      	str	r6, [sp, #12]
 8013826:	f8cd a008 	str.w	sl, [sp, #8]
 801382a:	9601      	str	r6, [sp, #4]
 801382c:	f8cd b000 	str.w	fp, [sp]
 8013830:	4633      	mov	r3, r6
 8013832:	aa07      	add	r2, sp, #28
 8013834:	4994      	ldr	r1, [pc, #592]	; (8013a88 <_tzset_unlocked_r+0x2f4>)
 8013836:	4638      	mov	r0, r7
 8013838:	f8ad 801e 	strh.w	r8, [sp, #30]
 801383c:	f8ad 8020 	strh.w	r8, [sp, #32]
 8013840:	f7ff fddc 	bl	80133fc <siscanf>
 8013844:	4540      	cmp	r0, r8
 8013846:	ddbf      	ble.n	80137c8 <_tzset_unlocked_r+0x34>
 8013848:	213c      	movs	r1, #60	; 0x3c
 801384a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801384e:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8013852:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8013a94 <_tzset_unlocked_r+0x300>
 8013856:	fb01 2203 	mla	r2, r1, r3, r2
 801385a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801385e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013862:	fb01 2303 	mla	r3, r1, r3, r2
 8013866:	435c      	muls	r4, r3
 8013868:	4b85      	ldr	r3, [pc, #532]	; (8013a80 <_tzset_unlocked_r+0x2ec>)
 801386a:	622c      	str	r4, [r5, #32]
 801386c:	4c83      	ldr	r4, [pc, #524]	; (8013a7c <_tzset_unlocked_r+0x2e8>)
 801386e:	464a      	mov	r2, r9
 8013870:	6023      	str	r3, [r4, #0]
 8013872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013874:	4983      	ldr	r1, [pc, #524]	; (8013a84 <_tzset_unlocked_r+0x2f0>)
 8013876:	441f      	add	r7, r3
 8013878:	4638      	mov	r0, r7
 801387a:	4633      	mov	r3, r6
 801387c:	f7ff fdbe 	bl	80133fc <siscanf>
 8013880:	4540      	cmp	r0, r8
 8013882:	dc16      	bgt.n	80138b2 <_tzset_unlocked_r+0x11e>
 8013884:	6823      	ldr	r3, [r4, #0]
 8013886:	6a2a      	ldr	r2, [r5, #32]
 8013888:	6063      	str	r3, [r4, #4]
 801388a:	4b79      	ldr	r3, [pc, #484]	; (8013a70 <_tzset_unlocked_r+0x2dc>)
 801388c:	601a      	str	r2, [r3, #0]
 801388e:	4b7a      	ldr	r3, [pc, #488]	; (8013a78 <_tzset_unlocked_r+0x2e4>)
 8013890:	f8c3 8000 	str.w	r8, [r3]
 8013894:	e798      	b.n	80137c8 <_tzset_unlocked_r+0x34>
 8013896:	f7ec fccb 	bl	8000230 <strcmp>
 801389a:	2800      	cmp	r0, #0
 801389c:	d094      	beq.n	80137c8 <_tzset_unlocked_r+0x34>
 801389e:	e799      	b.n	80137d4 <_tzset_unlocked_r+0x40>
 80138a0:	4621      	mov	r1, r4
 80138a2:	f7ff fe1a 	bl	80134da <strcpy>
 80138a6:	e7a2      	b.n	80137ee <_tzset_unlocked_r+0x5a>
 80138a8:	2b2b      	cmp	r3, #43	; 0x2b
 80138aa:	bf08      	it	eq
 80138ac:	3701      	addeq	r7, #1
 80138ae:	2401      	movs	r4, #1
 80138b0:	e7b2      	b.n	8013818 <_tzset_unlocked_r+0x84>
 80138b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138b4:	f8c4 9004 	str.w	r9, [r4, #4]
 80138b8:	18fc      	adds	r4, r7, r3
 80138ba:	5cfb      	ldrb	r3, [r7, r3]
 80138bc:	2b2d      	cmp	r3, #45	; 0x2d
 80138be:	f040 8092 	bne.w	80139e6 <_tzset_unlocked_r+0x252>
 80138c2:	f04f 37ff 	mov.w	r7, #4294967295
 80138c6:	3401      	adds	r4, #1
 80138c8:	2300      	movs	r3, #0
 80138ca:	9603      	str	r6, [sp, #12]
 80138cc:	f8ad 301c 	strh.w	r3, [sp, #28]
 80138d0:	f8ad 301e 	strh.w	r3, [sp, #30]
 80138d4:	f8ad 3020 	strh.w	r3, [sp, #32]
 80138d8:	930a      	str	r3, [sp, #40]	; 0x28
 80138da:	f8cd a008 	str.w	sl, [sp, #8]
 80138de:	9601      	str	r6, [sp, #4]
 80138e0:	f8cd b000 	str.w	fp, [sp]
 80138e4:	4633      	mov	r3, r6
 80138e6:	aa07      	add	r2, sp, #28
 80138e8:	4967      	ldr	r1, [pc, #412]	; (8013a88 <_tzset_unlocked_r+0x2f4>)
 80138ea:	4620      	mov	r0, r4
 80138ec:	f7ff fd86 	bl	80133fc <siscanf>
 80138f0:	2800      	cmp	r0, #0
 80138f2:	dc7d      	bgt.n	80139f0 <_tzset_unlocked_r+0x25c>
 80138f4:	6a2b      	ldr	r3, [r5, #32]
 80138f6:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80138fa:	63eb      	str	r3, [r5, #60]	; 0x3c
 80138fc:	462f      	mov	r7, r5
 80138fe:	f04f 0900 	mov.w	r9, #0
 8013902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013904:	441c      	add	r4, r3
 8013906:	7823      	ldrb	r3, [r4, #0]
 8013908:	2b2c      	cmp	r3, #44	; 0x2c
 801390a:	bf08      	it	eq
 801390c:	3401      	addeq	r4, #1
 801390e:	f894 8000 	ldrb.w	r8, [r4]
 8013912:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8013916:	d17b      	bne.n	8013a10 <_tzset_unlocked_r+0x27c>
 8013918:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 801391c:	9302      	str	r3, [sp, #8]
 801391e:	ab09      	add	r3, sp, #36	; 0x24
 8013920:	9300      	str	r3, [sp, #0]
 8013922:	9603      	str	r6, [sp, #12]
 8013924:	9601      	str	r6, [sp, #4]
 8013926:	4633      	mov	r3, r6
 8013928:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 801392c:	4957      	ldr	r1, [pc, #348]	; (8013a8c <_tzset_unlocked_r+0x2f8>)
 801392e:	4620      	mov	r0, r4
 8013930:	f7ff fd64 	bl	80133fc <siscanf>
 8013934:	2803      	cmp	r0, #3
 8013936:	f47f af47 	bne.w	80137c8 <_tzset_unlocked_r+0x34>
 801393a:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 801393e:	1e4b      	subs	r3, r1, #1
 8013940:	2b0b      	cmp	r3, #11
 8013942:	f63f af41 	bhi.w	80137c8 <_tzset_unlocked_r+0x34>
 8013946:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 801394a:	1e53      	subs	r3, r2, #1
 801394c:	2b04      	cmp	r3, #4
 801394e:	f63f af3b 	bhi.w	80137c8 <_tzset_unlocked_r+0x34>
 8013952:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8013956:	2b06      	cmp	r3, #6
 8013958:	f63f af36 	bhi.w	80137c8 <_tzset_unlocked_r+0x34>
 801395c:	f887 8008 	strb.w	r8, [r7, #8]
 8013960:	60f9      	str	r1, [r7, #12]
 8013962:	613a      	str	r2, [r7, #16]
 8013964:	617b      	str	r3, [r7, #20]
 8013966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013968:	eb04 0803 	add.w	r8, r4, r3
 801396c:	2302      	movs	r3, #2
 801396e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8013972:	2300      	movs	r3, #0
 8013974:	f8ad 301e 	strh.w	r3, [sp, #30]
 8013978:	f8ad 3020 	strh.w	r3, [sp, #32]
 801397c:	930a      	str	r3, [sp, #40]	; 0x28
 801397e:	f898 3000 	ldrb.w	r3, [r8]
 8013982:	2b2f      	cmp	r3, #47	; 0x2f
 8013984:	d10b      	bne.n	801399e <_tzset_unlocked_r+0x20a>
 8013986:	9603      	str	r6, [sp, #12]
 8013988:	f8cd a008 	str.w	sl, [sp, #8]
 801398c:	9601      	str	r6, [sp, #4]
 801398e:	f8cd b000 	str.w	fp, [sp]
 8013992:	4633      	mov	r3, r6
 8013994:	aa07      	add	r2, sp, #28
 8013996:	493e      	ldr	r1, [pc, #248]	; (8013a90 <_tzset_unlocked_r+0x2fc>)
 8013998:	4640      	mov	r0, r8
 801399a:	f7ff fd2f 	bl	80133fc <siscanf>
 801399e:	213c      	movs	r1, #60	; 0x3c
 80139a0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80139a4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80139a8:	f109 0901 	add.w	r9, r9, #1
 80139ac:	fb01 2203 	mla	r2, r1, r3, r2
 80139b0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80139b4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80139b8:	f1b9 0f02 	cmp.w	r9, #2
 80139bc:	fb01 2303 	mla	r3, r1, r3, r2
 80139c0:	61bb      	str	r3, [r7, #24]
 80139c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80139c4:	f107 071c 	add.w	r7, r7, #28
 80139c8:	4444      	add	r4, r8
 80139ca:	d19c      	bne.n	8013906 <_tzset_unlocked_r+0x172>
 80139cc:	6868      	ldr	r0, [r5, #4]
 80139ce:	f7ff fe31 	bl	8013634 <__tzcalc_limits>
 80139d2:	6a2a      	ldr	r2, [r5, #32]
 80139d4:	4b26      	ldr	r3, [pc, #152]	; (8013a70 <_tzset_unlocked_r+0x2dc>)
 80139d6:	601a      	str	r2, [r3, #0]
 80139d8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80139da:	1a9b      	subs	r3, r3, r2
 80139dc:	bf18      	it	ne
 80139de:	2301      	movne	r3, #1
 80139e0:	4a25      	ldr	r2, [pc, #148]	; (8013a78 <_tzset_unlocked_r+0x2e4>)
 80139e2:	6013      	str	r3, [r2, #0]
 80139e4:	e6f0      	b.n	80137c8 <_tzset_unlocked_r+0x34>
 80139e6:	2b2b      	cmp	r3, #43	; 0x2b
 80139e8:	bf08      	it	eq
 80139ea:	3401      	addeq	r4, #1
 80139ec:	2701      	movs	r7, #1
 80139ee:	e76b      	b.n	80138c8 <_tzset_unlocked_r+0x134>
 80139f0:	213c      	movs	r1, #60	; 0x3c
 80139f2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80139f6:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80139fa:	fb01 2203 	mla	r2, r1, r3, r2
 80139fe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8013a02:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013a06:	fb01 2303 	mla	r3, r1, r3, r2
 8013a0a:	435f      	muls	r7, r3
 8013a0c:	63ef      	str	r7, [r5, #60]	; 0x3c
 8013a0e:	e775      	b.n	80138fc <_tzset_unlocked_r+0x168>
 8013a10:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8013a14:	bf0a      	itet	eq
 8013a16:	4643      	moveq	r3, r8
 8013a18:	2344      	movne	r3, #68	; 0x44
 8013a1a:	3401      	addeq	r4, #1
 8013a1c:	220a      	movs	r2, #10
 8013a1e:	a90b      	add	r1, sp, #44	; 0x2c
 8013a20:	4620      	mov	r0, r4
 8013a22:	9305      	str	r3, [sp, #20]
 8013a24:	f001 fc34 	bl	8015290 <strtoul>
 8013a28:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8013a2c:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8013a30:	4544      	cmp	r4, r8
 8013a32:	9b05      	ldr	r3, [sp, #20]
 8013a34:	d114      	bne.n	8013a60 <_tzset_unlocked_r+0x2cc>
 8013a36:	234d      	movs	r3, #77	; 0x4d
 8013a38:	f1b9 0f00 	cmp.w	r9, #0
 8013a3c:	d107      	bne.n	8013a4e <_tzset_unlocked_r+0x2ba>
 8013a3e:	722b      	strb	r3, [r5, #8]
 8013a40:	2303      	movs	r3, #3
 8013a42:	60eb      	str	r3, [r5, #12]
 8013a44:	2302      	movs	r3, #2
 8013a46:	f8c5 9014 	str.w	r9, [r5, #20]
 8013a4a:	612b      	str	r3, [r5, #16]
 8013a4c:	e78e      	b.n	801396c <_tzset_unlocked_r+0x1d8>
 8013a4e:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8013a52:	230b      	movs	r3, #11
 8013a54:	62ab      	str	r3, [r5, #40]	; 0x28
 8013a56:	2301      	movs	r3, #1
 8013a58:	62eb      	str	r3, [r5, #44]	; 0x2c
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	632b      	str	r3, [r5, #48]	; 0x30
 8013a5e:	e785      	b.n	801396c <_tzset_unlocked_r+0x1d8>
 8013a60:	b280      	uxth	r0, r0
 8013a62:	723b      	strb	r3, [r7, #8]
 8013a64:	6178      	str	r0, [r7, #20]
 8013a66:	e781      	b.n	801396c <_tzset_unlocked_r+0x1d8>
 8013a68:	08015f9c 	.word	0x08015f9c
 8013a6c:	2000073c 	.word	0x2000073c
 8013a70:	20000744 	.word	0x20000744
 8013a74:	08015f9f 	.word	0x08015f9f
 8013a78:	20000740 	.word	0x20000740
 8013a7c:	200002e0 	.word	0x200002e0
 8013a80:	2000072f 	.word	0x2000072f
 8013a84:	08015fa3 	.word	0x08015fa3
 8013a88:	08015fc6 	.word	0x08015fc6
 8013a8c:	08015fb2 	.word	0x08015fb2
 8013a90:	08015fc5 	.word	0x08015fc5
 8013a94:	20000724 	.word	0x20000724

08013a98 <__swbuf_r>:
 8013a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a9a:	460e      	mov	r6, r1
 8013a9c:	4614      	mov	r4, r2
 8013a9e:	4605      	mov	r5, r0
 8013aa0:	b118      	cbz	r0, 8013aaa <__swbuf_r+0x12>
 8013aa2:	6983      	ldr	r3, [r0, #24]
 8013aa4:	b90b      	cbnz	r3, 8013aaa <__swbuf_r+0x12>
 8013aa6:	f000 f9d9 	bl	8013e5c <__sinit>
 8013aaa:	4b21      	ldr	r3, [pc, #132]	; (8013b30 <__swbuf_r+0x98>)
 8013aac:	429c      	cmp	r4, r3
 8013aae:	d12a      	bne.n	8013b06 <__swbuf_r+0x6e>
 8013ab0:	686c      	ldr	r4, [r5, #4]
 8013ab2:	69a3      	ldr	r3, [r4, #24]
 8013ab4:	60a3      	str	r3, [r4, #8]
 8013ab6:	89a3      	ldrh	r3, [r4, #12]
 8013ab8:	071a      	lsls	r2, r3, #28
 8013aba:	d52e      	bpl.n	8013b1a <__swbuf_r+0x82>
 8013abc:	6923      	ldr	r3, [r4, #16]
 8013abe:	b363      	cbz	r3, 8013b1a <__swbuf_r+0x82>
 8013ac0:	6923      	ldr	r3, [r4, #16]
 8013ac2:	6820      	ldr	r0, [r4, #0]
 8013ac4:	b2f6      	uxtb	r6, r6
 8013ac6:	1ac0      	subs	r0, r0, r3
 8013ac8:	6963      	ldr	r3, [r4, #20]
 8013aca:	4637      	mov	r7, r6
 8013acc:	4298      	cmp	r0, r3
 8013ace:	db04      	blt.n	8013ada <__swbuf_r+0x42>
 8013ad0:	4621      	mov	r1, r4
 8013ad2:	4628      	mov	r0, r5
 8013ad4:	f000 f958 	bl	8013d88 <_fflush_r>
 8013ad8:	bb28      	cbnz	r0, 8013b26 <__swbuf_r+0x8e>
 8013ada:	68a3      	ldr	r3, [r4, #8]
 8013adc:	3001      	adds	r0, #1
 8013ade:	3b01      	subs	r3, #1
 8013ae0:	60a3      	str	r3, [r4, #8]
 8013ae2:	6823      	ldr	r3, [r4, #0]
 8013ae4:	1c5a      	adds	r2, r3, #1
 8013ae6:	6022      	str	r2, [r4, #0]
 8013ae8:	701e      	strb	r6, [r3, #0]
 8013aea:	6963      	ldr	r3, [r4, #20]
 8013aec:	4298      	cmp	r0, r3
 8013aee:	d004      	beq.n	8013afa <__swbuf_r+0x62>
 8013af0:	89a3      	ldrh	r3, [r4, #12]
 8013af2:	07db      	lsls	r3, r3, #31
 8013af4:	d519      	bpl.n	8013b2a <__swbuf_r+0x92>
 8013af6:	2e0a      	cmp	r6, #10
 8013af8:	d117      	bne.n	8013b2a <__swbuf_r+0x92>
 8013afa:	4621      	mov	r1, r4
 8013afc:	4628      	mov	r0, r5
 8013afe:	f000 f943 	bl	8013d88 <_fflush_r>
 8013b02:	b190      	cbz	r0, 8013b2a <__swbuf_r+0x92>
 8013b04:	e00f      	b.n	8013b26 <__swbuf_r+0x8e>
 8013b06:	4b0b      	ldr	r3, [pc, #44]	; (8013b34 <__swbuf_r+0x9c>)
 8013b08:	429c      	cmp	r4, r3
 8013b0a:	d101      	bne.n	8013b10 <__swbuf_r+0x78>
 8013b0c:	68ac      	ldr	r4, [r5, #8]
 8013b0e:	e7d0      	b.n	8013ab2 <__swbuf_r+0x1a>
 8013b10:	4b09      	ldr	r3, [pc, #36]	; (8013b38 <__swbuf_r+0xa0>)
 8013b12:	429c      	cmp	r4, r3
 8013b14:	bf08      	it	eq
 8013b16:	68ec      	ldreq	r4, [r5, #12]
 8013b18:	e7cb      	b.n	8013ab2 <__swbuf_r+0x1a>
 8013b1a:	4621      	mov	r1, r4
 8013b1c:	4628      	mov	r0, r5
 8013b1e:	f000 f82d 	bl	8013b7c <__swsetup_r>
 8013b22:	2800      	cmp	r0, #0
 8013b24:	d0cc      	beq.n	8013ac0 <__swbuf_r+0x28>
 8013b26:	f04f 37ff 	mov.w	r7, #4294967295
 8013b2a:	4638      	mov	r0, r7
 8013b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b2e:	bf00      	nop
 8013b30:	080160fc 	.word	0x080160fc
 8013b34:	0801611c 	.word	0x0801611c
 8013b38:	080160dc 	.word	0x080160dc

08013b3c <__ascii_wctomb>:
 8013b3c:	b149      	cbz	r1, 8013b52 <__ascii_wctomb+0x16>
 8013b3e:	2aff      	cmp	r2, #255	; 0xff
 8013b40:	bf8b      	itete	hi
 8013b42:	238a      	movhi	r3, #138	; 0x8a
 8013b44:	700a      	strbls	r2, [r1, #0]
 8013b46:	6003      	strhi	r3, [r0, #0]
 8013b48:	2001      	movls	r0, #1
 8013b4a:	bf88      	it	hi
 8013b4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8013b50:	4770      	bx	lr
 8013b52:	4608      	mov	r0, r1
 8013b54:	4770      	bx	lr
	...

08013b58 <_write_r>:
 8013b58:	b538      	push	{r3, r4, r5, lr}
 8013b5a:	4605      	mov	r5, r0
 8013b5c:	4608      	mov	r0, r1
 8013b5e:	4611      	mov	r1, r2
 8013b60:	2200      	movs	r2, #0
 8013b62:	4c05      	ldr	r4, [pc, #20]	; (8013b78 <_write_r+0x20>)
 8013b64:	6022      	str	r2, [r4, #0]
 8013b66:	461a      	mov	r2, r3
 8013b68:	f001 fc94 	bl	8015494 <_write>
 8013b6c:	1c43      	adds	r3, r0, #1
 8013b6e:	d102      	bne.n	8013b76 <_write_r+0x1e>
 8013b70:	6823      	ldr	r3, [r4, #0]
 8013b72:	b103      	cbz	r3, 8013b76 <_write_r+0x1e>
 8013b74:	602b      	str	r3, [r5, #0]
 8013b76:	bd38      	pop	{r3, r4, r5, pc}
 8013b78:	200018c4 	.word	0x200018c4

08013b7c <__swsetup_r>:
 8013b7c:	4b32      	ldr	r3, [pc, #200]	; (8013c48 <__swsetup_r+0xcc>)
 8013b7e:	b570      	push	{r4, r5, r6, lr}
 8013b80:	681d      	ldr	r5, [r3, #0]
 8013b82:	4606      	mov	r6, r0
 8013b84:	460c      	mov	r4, r1
 8013b86:	b125      	cbz	r5, 8013b92 <__swsetup_r+0x16>
 8013b88:	69ab      	ldr	r3, [r5, #24]
 8013b8a:	b913      	cbnz	r3, 8013b92 <__swsetup_r+0x16>
 8013b8c:	4628      	mov	r0, r5
 8013b8e:	f000 f965 	bl	8013e5c <__sinit>
 8013b92:	4b2e      	ldr	r3, [pc, #184]	; (8013c4c <__swsetup_r+0xd0>)
 8013b94:	429c      	cmp	r4, r3
 8013b96:	d10f      	bne.n	8013bb8 <__swsetup_r+0x3c>
 8013b98:	686c      	ldr	r4, [r5, #4]
 8013b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b9e:	b29a      	uxth	r2, r3
 8013ba0:	0715      	lsls	r5, r2, #28
 8013ba2:	d42c      	bmi.n	8013bfe <__swsetup_r+0x82>
 8013ba4:	06d0      	lsls	r0, r2, #27
 8013ba6:	d411      	bmi.n	8013bcc <__swsetup_r+0x50>
 8013ba8:	2209      	movs	r2, #9
 8013baa:	6032      	str	r2, [r6, #0]
 8013bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013bb0:	81a3      	strh	r3, [r4, #12]
 8013bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8013bb6:	bd70      	pop	{r4, r5, r6, pc}
 8013bb8:	4b25      	ldr	r3, [pc, #148]	; (8013c50 <__swsetup_r+0xd4>)
 8013bba:	429c      	cmp	r4, r3
 8013bbc:	d101      	bne.n	8013bc2 <__swsetup_r+0x46>
 8013bbe:	68ac      	ldr	r4, [r5, #8]
 8013bc0:	e7eb      	b.n	8013b9a <__swsetup_r+0x1e>
 8013bc2:	4b24      	ldr	r3, [pc, #144]	; (8013c54 <__swsetup_r+0xd8>)
 8013bc4:	429c      	cmp	r4, r3
 8013bc6:	bf08      	it	eq
 8013bc8:	68ec      	ldreq	r4, [r5, #12]
 8013bca:	e7e6      	b.n	8013b9a <__swsetup_r+0x1e>
 8013bcc:	0751      	lsls	r1, r2, #29
 8013bce:	d512      	bpl.n	8013bf6 <__swsetup_r+0x7a>
 8013bd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013bd2:	b141      	cbz	r1, 8013be6 <__swsetup_r+0x6a>
 8013bd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bd8:	4299      	cmp	r1, r3
 8013bda:	d002      	beq.n	8013be2 <__swsetup_r+0x66>
 8013bdc:	4630      	mov	r0, r6
 8013bde:	f7ff fb03 	bl	80131e8 <_free_r>
 8013be2:	2300      	movs	r3, #0
 8013be4:	6363      	str	r3, [r4, #52]	; 0x34
 8013be6:	89a3      	ldrh	r3, [r4, #12]
 8013be8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013bec:	81a3      	strh	r3, [r4, #12]
 8013bee:	2300      	movs	r3, #0
 8013bf0:	6063      	str	r3, [r4, #4]
 8013bf2:	6923      	ldr	r3, [r4, #16]
 8013bf4:	6023      	str	r3, [r4, #0]
 8013bf6:	89a3      	ldrh	r3, [r4, #12]
 8013bf8:	f043 0308 	orr.w	r3, r3, #8
 8013bfc:	81a3      	strh	r3, [r4, #12]
 8013bfe:	6923      	ldr	r3, [r4, #16]
 8013c00:	b94b      	cbnz	r3, 8013c16 <__swsetup_r+0x9a>
 8013c02:	89a3      	ldrh	r3, [r4, #12]
 8013c04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013c08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c0c:	d003      	beq.n	8013c16 <__swsetup_r+0x9a>
 8013c0e:	4621      	mov	r1, r4
 8013c10:	4630      	mov	r0, r6
 8013c12:	f000 fac7 	bl	80141a4 <__smakebuf_r>
 8013c16:	89a2      	ldrh	r2, [r4, #12]
 8013c18:	f012 0301 	ands.w	r3, r2, #1
 8013c1c:	d00c      	beq.n	8013c38 <__swsetup_r+0xbc>
 8013c1e:	2300      	movs	r3, #0
 8013c20:	60a3      	str	r3, [r4, #8]
 8013c22:	6963      	ldr	r3, [r4, #20]
 8013c24:	425b      	negs	r3, r3
 8013c26:	61a3      	str	r3, [r4, #24]
 8013c28:	6923      	ldr	r3, [r4, #16]
 8013c2a:	b953      	cbnz	r3, 8013c42 <__swsetup_r+0xc6>
 8013c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c30:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013c34:	d1ba      	bne.n	8013bac <__swsetup_r+0x30>
 8013c36:	bd70      	pop	{r4, r5, r6, pc}
 8013c38:	0792      	lsls	r2, r2, #30
 8013c3a:	bf58      	it	pl
 8013c3c:	6963      	ldrpl	r3, [r4, #20]
 8013c3e:	60a3      	str	r3, [r4, #8]
 8013c40:	e7f2      	b.n	8013c28 <__swsetup_r+0xac>
 8013c42:	2000      	movs	r0, #0
 8013c44:	e7f7      	b.n	8013c36 <__swsetup_r+0xba>
 8013c46:	bf00      	nop
 8013c48:	20000328 	.word	0x20000328
 8013c4c:	080160fc 	.word	0x080160fc
 8013c50:	0801611c 	.word	0x0801611c
 8013c54:	080160dc 	.word	0x080160dc

08013c58 <_close_r>:
 8013c58:	b538      	push	{r3, r4, r5, lr}
 8013c5a:	2300      	movs	r3, #0
 8013c5c:	4c05      	ldr	r4, [pc, #20]	; (8013c74 <_close_r+0x1c>)
 8013c5e:	4605      	mov	r5, r0
 8013c60:	4608      	mov	r0, r1
 8013c62:	6023      	str	r3, [r4, #0]
 8013c64:	f001 fbe0 	bl	8015428 <_close>
 8013c68:	1c43      	adds	r3, r0, #1
 8013c6a:	d102      	bne.n	8013c72 <_close_r+0x1a>
 8013c6c:	6823      	ldr	r3, [r4, #0]
 8013c6e:	b103      	cbz	r3, 8013c72 <_close_r+0x1a>
 8013c70:	602b      	str	r3, [r5, #0]
 8013c72:	bd38      	pop	{r3, r4, r5, pc}
 8013c74:	200018c4 	.word	0x200018c4

08013c78 <__sflush_r>:
 8013c78:	898a      	ldrh	r2, [r1, #12]
 8013c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c7e:	4605      	mov	r5, r0
 8013c80:	0710      	lsls	r0, r2, #28
 8013c82:	460c      	mov	r4, r1
 8013c84:	d45a      	bmi.n	8013d3c <__sflush_r+0xc4>
 8013c86:	684b      	ldr	r3, [r1, #4]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	dc05      	bgt.n	8013c98 <__sflush_r+0x20>
 8013c8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	dc02      	bgt.n	8013c98 <__sflush_r+0x20>
 8013c92:	2000      	movs	r0, #0
 8013c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c9a:	2e00      	cmp	r6, #0
 8013c9c:	d0f9      	beq.n	8013c92 <__sflush_r+0x1a>
 8013c9e:	2300      	movs	r3, #0
 8013ca0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ca4:	682f      	ldr	r7, [r5, #0]
 8013ca6:	602b      	str	r3, [r5, #0]
 8013ca8:	d033      	beq.n	8013d12 <__sflush_r+0x9a>
 8013caa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013cac:	89a3      	ldrh	r3, [r4, #12]
 8013cae:	075a      	lsls	r2, r3, #29
 8013cb0:	d505      	bpl.n	8013cbe <__sflush_r+0x46>
 8013cb2:	6863      	ldr	r3, [r4, #4]
 8013cb4:	1ac0      	subs	r0, r0, r3
 8013cb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013cb8:	b10b      	cbz	r3, 8013cbe <__sflush_r+0x46>
 8013cba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013cbc:	1ac0      	subs	r0, r0, r3
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	4602      	mov	r2, r0
 8013cc2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013cc4:	6a21      	ldr	r1, [r4, #32]
 8013cc6:	4628      	mov	r0, r5
 8013cc8:	47b0      	blx	r6
 8013cca:	1c43      	adds	r3, r0, #1
 8013ccc:	89a3      	ldrh	r3, [r4, #12]
 8013cce:	d106      	bne.n	8013cde <__sflush_r+0x66>
 8013cd0:	6829      	ldr	r1, [r5, #0]
 8013cd2:	291d      	cmp	r1, #29
 8013cd4:	d84b      	bhi.n	8013d6e <__sflush_r+0xf6>
 8013cd6:	4a2b      	ldr	r2, [pc, #172]	; (8013d84 <__sflush_r+0x10c>)
 8013cd8:	40ca      	lsrs	r2, r1
 8013cda:	07d6      	lsls	r6, r2, #31
 8013cdc:	d547      	bpl.n	8013d6e <__sflush_r+0xf6>
 8013cde:	2200      	movs	r2, #0
 8013ce0:	6062      	str	r2, [r4, #4]
 8013ce2:	6922      	ldr	r2, [r4, #16]
 8013ce4:	04d9      	lsls	r1, r3, #19
 8013ce6:	6022      	str	r2, [r4, #0]
 8013ce8:	d504      	bpl.n	8013cf4 <__sflush_r+0x7c>
 8013cea:	1c42      	adds	r2, r0, #1
 8013cec:	d101      	bne.n	8013cf2 <__sflush_r+0x7a>
 8013cee:	682b      	ldr	r3, [r5, #0]
 8013cf0:	b903      	cbnz	r3, 8013cf4 <__sflush_r+0x7c>
 8013cf2:	6560      	str	r0, [r4, #84]	; 0x54
 8013cf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cf6:	602f      	str	r7, [r5, #0]
 8013cf8:	2900      	cmp	r1, #0
 8013cfa:	d0ca      	beq.n	8013c92 <__sflush_r+0x1a>
 8013cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d00:	4299      	cmp	r1, r3
 8013d02:	d002      	beq.n	8013d0a <__sflush_r+0x92>
 8013d04:	4628      	mov	r0, r5
 8013d06:	f7ff fa6f 	bl	80131e8 <_free_r>
 8013d0a:	2000      	movs	r0, #0
 8013d0c:	6360      	str	r0, [r4, #52]	; 0x34
 8013d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d12:	6a21      	ldr	r1, [r4, #32]
 8013d14:	2301      	movs	r3, #1
 8013d16:	4628      	mov	r0, r5
 8013d18:	47b0      	blx	r6
 8013d1a:	1c41      	adds	r1, r0, #1
 8013d1c:	d1c6      	bne.n	8013cac <__sflush_r+0x34>
 8013d1e:	682b      	ldr	r3, [r5, #0]
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d0c3      	beq.n	8013cac <__sflush_r+0x34>
 8013d24:	2b1d      	cmp	r3, #29
 8013d26:	d001      	beq.n	8013d2c <__sflush_r+0xb4>
 8013d28:	2b16      	cmp	r3, #22
 8013d2a:	d101      	bne.n	8013d30 <__sflush_r+0xb8>
 8013d2c:	602f      	str	r7, [r5, #0]
 8013d2e:	e7b0      	b.n	8013c92 <__sflush_r+0x1a>
 8013d30:	89a3      	ldrh	r3, [r4, #12]
 8013d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d36:	81a3      	strh	r3, [r4, #12]
 8013d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d3c:	690f      	ldr	r7, [r1, #16]
 8013d3e:	2f00      	cmp	r7, #0
 8013d40:	d0a7      	beq.n	8013c92 <__sflush_r+0x1a>
 8013d42:	0793      	lsls	r3, r2, #30
 8013d44:	bf18      	it	ne
 8013d46:	2300      	movne	r3, #0
 8013d48:	680e      	ldr	r6, [r1, #0]
 8013d4a:	bf08      	it	eq
 8013d4c:	694b      	ldreq	r3, [r1, #20]
 8013d4e:	eba6 0807 	sub.w	r8, r6, r7
 8013d52:	600f      	str	r7, [r1, #0]
 8013d54:	608b      	str	r3, [r1, #8]
 8013d56:	f1b8 0f00 	cmp.w	r8, #0
 8013d5a:	dd9a      	ble.n	8013c92 <__sflush_r+0x1a>
 8013d5c:	4643      	mov	r3, r8
 8013d5e:	463a      	mov	r2, r7
 8013d60:	6a21      	ldr	r1, [r4, #32]
 8013d62:	4628      	mov	r0, r5
 8013d64:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013d66:	47b0      	blx	r6
 8013d68:	2800      	cmp	r0, #0
 8013d6a:	dc07      	bgt.n	8013d7c <__sflush_r+0x104>
 8013d6c:	89a3      	ldrh	r3, [r4, #12]
 8013d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d72:	81a3      	strh	r3, [r4, #12]
 8013d74:	f04f 30ff 	mov.w	r0, #4294967295
 8013d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d7c:	4407      	add	r7, r0
 8013d7e:	eba8 0800 	sub.w	r8, r8, r0
 8013d82:	e7e8      	b.n	8013d56 <__sflush_r+0xde>
 8013d84:	20400001 	.word	0x20400001

08013d88 <_fflush_r>:
 8013d88:	b538      	push	{r3, r4, r5, lr}
 8013d8a:	690b      	ldr	r3, [r1, #16]
 8013d8c:	4605      	mov	r5, r0
 8013d8e:	460c      	mov	r4, r1
 8013d90:	b1db      	cbz	r3, 8013dca <_fflush_r+0x42>
 8013d92:	b118      	cbz	r0, 8013d9c <_fflush_r+0x14>
 8013d94:	6983      	ldr	r3, [r0, #24]
 8013d96:	b90b      	cbnz	r3, 8013d9c <_fflush_r+0x14>
 8013d98:	f000 f860 	bl	8013e5c <__sinit>
 8013d9c:	4b0c      	ldr	r3, [pc, #48]	; (8013dd0 <_fflush_r+0x48>)
 8013d9e:	429c      	cmp	r4, r3
 8013da0:	d109      	bne.n	8013db6 <_fflush_r+0x2e>
 8013da2:	686c      	ldr	r4, [r5, #4]
 8013da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013da8:	b17b      	cbz	r3, 8013dca <_fflush_r+0x42>
 8013daa:	4621      	mov	r1, r4
 8013dac:	4628      	mov	r0, r5
 8013dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013db2:	f7ff bf61 	b.w	8013c78 <__sflush_r>
 8013db6:	4b07      	ldr	r3, [pc, #28]	; (8013dd4 <_fflush_r+0x4c>)
 8013db8:	429c      	cmp	r4, r3
 8013dba:	d101      	bne.n	8013dc0 <_fflush_r+0x38>
 8013dbc:	68ac      	ldr	r4, [r5, #8]
 8013dbe:	e7f1      	b.n	8013da4 <_fflush_r+0x1c>
 8013dc0:	4b05      	ldr	r3, [pc, #20]	; (8013dd8 <_fflush_r+0x50>)
 8013dc2:	429c      	cmp	r4, r3
 8013dc4:	bf08      	it	eq
 8013dc6:	68ec      	ldreq	r4, [r5, #12]
 8013dc8:	e7ec      	b.n	8013da4 <_fflush_r+0x1c>
 8013dca:	2000      	movs	r0, #0
 8013dcc:	bd38      	pop	{r3, r4, r5, pc}
 8013dce:	bf00      	nop
 8013dd0:	080160fc 	.word	0x080160fc
 8013dd4:	0801611c 	.word	0x0801611c
 8013dd8:	080160dc 	.word	0x080160dc

08013ddc <_cleanup_r>:
 8013ddc:	4901      	ldr	r1, [pc, #4]	; (8013de4 <_cleanup_r+0x8>)
 8013dde:	f000 b8a9 	b.w	8013f34 <_fwalk_reent>
 8013de2:	bf00      	nop
 8013de4:	08013d89 	.word	0x08013d89

08013de8 <std.isra.0>:
 8013de8:	2300      	movs	r3, #0
 8013dea:	b510      	push	{r4, lr}
 8013dec:	4604      	mov	r4, r0
 8013dee:	6003      	str	r3, [r0, #0]
 8013df0:	6043      	str	r3, [r0, #4]
 8013df2:	6083      	str	r3, [r0, #8]
 8013df4:	8181      	strh	r1, [r0, #12]
 8013df6:	6643      	str	r3, [r0, #100]	; 0x64
 8013df8:	81c2      	strh	r2, [r0, #14]
 8013dfa:	6103      	str	r3, [r0, #16]
 8013dfc:	6143      	str	r3, [r0, #20]
 8013dfe:	6183      	str	r3, [r0, #24]
 8013e00:	4619      	mov	r1, r3
 8013e02:	2208      	movs	r2, #8
 8013e04:	305c      	adds	r0, #92	; 0x5c
 8013e06:	f7ff f9e6 	bl	80131d6 <memset>
 8013e0a:	4b05      	ldr	r3, [pc, #20]	; (8013e20 <std.isra.0+0x38>)
 8013e0c:	6224      	str	r4, [r4, #32]
 8013e0e:	6263      	str	r3, [r4, #36]	; 0x24
 8013e10:	4b04      	ldr	r3, [pc, #16]	; (8013e24 <std.isra.0+0x3c>)
 8013e12:	62a3      	str	r3, [r4, #40]	; 0x28
 8013e14:	4b04      	ldr	r3, [pc, #16]	; (8013e28 <std.isra.0+0x40>)
 8013e16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013e18:	4b04      	ldr	r3, [pc, #16]	; (8013e2c <std.isra.0+0x44>)
 8013e1a:	6323      	str	r3, [r4, #48]	; 0x30
 8013e1c:	bd10      	pop	{r4, pc}
 8013e1e:	bf00      	nop
 8013e20:	08013451 	.word	0x08013451
 8013e24:	08013477 	.word	0x08013477
 8013e28:	080134af 	.word	0x080134af
 8013e2c:	080134d3 	.word	0x080134d3

08013e30 <__sfmoreglue>:
 8013e30:	b570      	push	{r4, r5, r6, lr}
 8013e32:	2568      	movs	r5, #104	; 0x68
 8013e34:	1e4a      	subs	r2, r1, #1
 8013e36:	4355      	muls	r5, r2
 8013e38:	460e      	mov	r6, r1
 8013e3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013e3e:	f7ff fa1f 	bl	8013280 <_malloc_r>
 8013e42:	4604      	mov	r4, r0
 8013e44:	b140      	cbz	r0, 8013e58 <__sfmoreglue+0x28>
 8013e46:	2100      	movs	r1, #0
 8013e48:	e880 0042 	stmia.w	r0, {r1, r6}
 8013e4c:	300c      	adds	r0, #12
 8013e4e:	60a0      	str	r0, [r4, #8]
 8013e50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e54:	f7ff f9bf 	bl	80131d6 <memset>
 8013e58:	4620      	mov	r0, r4
 8013e5a:	bd70      	pop	{r4, r5, r6, pc}

08013e5c <__sinit>:
 8013e5c:	6983      	ldr	r3, [r0, #24]
 8013e5e:	b510      	push	{r4, lr}
 8013e60:	4604      	mov	r4, r0
 8013e62:	bb33      	cbnz	r3, 8013eb2 <__sinit+0x56>
 8013e64:	6483      	str	r3, [r0, #72]	; 0x48
 8013e66:	64c3      	str	r3, [r0, #76]	; 0x4c
 8013e68:	6503      	str	r3, [r0, #80]	; 0x50
 8013e6a:	4b12      	ldr	r3, [pc, #72]	; (8013eb4 <__sinit+0x58>)
 8013e6c:	4a12      	ldr	r2, [pc, #72]	; (8013eb8 <__sinit+0x5c>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	6282      	str	r2, [r0, #40]	; 0x28
 8013e72:	4298      	cmp	r0, r3
 8013e74:	bf04      	itt	eq
 8013e76:	2301      	moveq	r3, #1
 8013e78:	6183      	streq	r3, [r0, #24]
 8013e7a:	f000 f81f 	bl	8013ebc <__sfp>
 8013e7e:	6060      	str	r0, [r4, #4]
 8013e80:	4620      	mov	r0, r4
 8013e82:	f000 f81b 	bl	8013ebc <__sfp>
 8013e86:	60a0      	str	r0, [r4, #8]
 8013e88:	4620      	mov	r0, r4
 8013e8a:	f000 f817 	bl	8013ebc <__sfp>
 8013e8e:	2200      	movs	r2, #0
 8013e90:	60e0      	str	r0, [r4, #12]
 8013e92:	2104      	movs	r1, #4
 8013e94:	6860      	ldr	r0, [r4, #4]
 8013e96:	f7ff ffa7 	bl	8013de8 <std.isra.0>
 8013e9a:	2201      	movs	r2, #1
 8013e9c:	2109      	movs	r1, #9
 8013e9e:	68a0      	ldr	r0, [r4, #8]
 8013ea0:	f7ff ffa2 	bl	8013de8 <std.isra.0>
 8013ea4:	2202      	movs	r2, #2
 8013ea6:	2112      	movs	r1, #18
 8013ea8:	68e0      	ldr	r0, [r4, #12]
 8013eaa:	f7ff ff9d 	bl	8013de8 <std.isra.0>
 8013eae:	2301      	movs	r3, #1
 8013eb0:	61a3      	str	r3, [r4, #24]
 8013eb2:	bd10      	pop	{r4, pc}
 8013eb4:	0801613c 	.word	0x0801613c
 8013eb8:	08013ddd 	.word	0x08013ddd

08013ebc <__sfp>:
 8013ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ebe:	4b1c      	ldr	r3, [pc, #112]	; (8013f30 <__sfp+0x74>)
 8013ec0:	4607      	mov	r7, r0
 8013ec2:	681e      	ldr	r6, [r3, #0]
 8013ec4:	69b3      	ldr	r3, [r6, #24]
 8013ec6:	b913      	cbnz	r3, 8013ece <__sfp+0x12>
 8013ec8:	4630      	mov	r0, r6
 8013eca:	f7ff ffc7 	bl	8013e5c <__sinit>
 8013ece:	3648      	adds	r6, #72	; 0x48
 8013ed0:	68b4      	ldr	r4, [r6, #8]
 8013ed2:	6873      	ldr	r3, [r6, #4]
 8013ed4:	3b01      	subs	r3, #1
 8013ed6:	d503      	bpl.n	8013ee0 <__sfp+0x24>
 8013ed8:	6833      	ldr	r3, [r6, #0]
 8013eda:	b133      	cbz	r3, 8013eea <__sfp+0x2e>
 8013edc:	6836      	ldr	r6, [r6, #0]
 8013ede:	e7f7      	b.n	8013ed0 <__sfp+0x14>
 8013ee0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013ee4:	b16d      	cbz	r5, 8013f02 <__sfp+0x46>
 8013ee6:	3468      	adds	r4, #104	; 0x68
 8013ee8:	e7f4      	b.n	8013ed4 <__sfp+0x18>
 8013eea:	2104      	movs	r1, #4
 8013eec:	4638      	mov	r0, r7
 8013eee:	f7ff ff9f 	bl	8013e30 <__sfmoreglue>
 8013ef2:	6030      	str	r0, [r6, #0]
 8013ef4:	2800      	cmp	r0, #0
 8013ef6:	d1f1      	bne.n	8013edc <__sfp+0x20>
 8013ef8:	230c      	movs	r3, #12
 8013efa:	4604      	mov	r4, r0
 8013efc:	603b      	str	r3, [r7, #0]
 8013efe:	4620      	mov	r0, r4
 8013f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013f06:	81e3      	strh	r3, [r4, #14]
 8013f08:	2301      	movs	r3, #1
 8013f0a:	6665      	str	r5, [r4, #100]	; 0x64
 8013f0c:	81a3      	strh	r3, [r4, #12]
 8013f0e:	6025      	str	r5, [r4, #0]
 8013f10:	60a5      	str	r5, [r4, #8]
 8013f12:	6065      	str	r5, [r4, #4]
 8013f14:	6125      	str	r5, [r4, #16]
 8013f16:	6165      	str	r5, [r4, #20]
 8013f18:	61a5      	str	r5, [r4, #24]
 8013f1a:	2208      	movs	r2, #8
 8013f1c:	4629      	mov	r1, r5
 8013f1e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f22:	f7ff f958 	bl	80131d6 <memset>
 8013f26:	6365      	str	r5, [r4, #52]	; 0x34
 8013f28:	63a5      	str	r5, [r4, #56]	; 0x38
 8013f2a:	64a5      	str	r5, [r4, #72]	; 0x48
 8013f2c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8013f2e:	e7e6      	b.n	8013efe <__sfp+0x42>
 8013f30:	0801613c 	.word	0x0801613c

08013f34 <_fwalk_reent>:
 8013f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f38:	4680      	mov	r8, r0
 8013f3a:	4689      	mov	r9, r1
 8013f3c:	2600      	movs	r6, #0
 8013f3e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013f42:	b914      	cbnz	r4, 8013f4a <_fwalk_reent+0x16>
 8013f44:	4630      	mov	r0, r6
 8013f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f4a:	68a5      	ldr	r5, [r4, #8]
 8013f4c:	6867      	ldr	r7, [r4, #4]
 8013f4e:	3f01      	subs	r7, #1
 8013f50:	d501      	bpl.n	8013f56 <_fwalk_reent+0x22>
 8013f52:	6824      	ldr	r4, [r4, #0]
 8013f54:	e7f5      	b.n	8013f42 <_fwalk_reent+0xe>
 8013f56:	89ab      	ldrh	r3, [r5, #12]
 8013f58:	2b01      	cmp	r3, #1
 8013f5a:	d907      	bls.n	8013f6c <_fwalk_reent+0x38>
 8013f5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013f60:	3301      	adds	r3, #1
 8013f62:	d003      	beq.n	8013f6c <_fwalk_reent+0x38>
 8013f64:	4629      	mov	r1, r5
 8013f66:	4640      	mov	r0, r8
 8013f68:	47c8      	blx	r9
 8013f6a:	4306      	orrs	r6, r0
 8013f6c:	3568      	adds	r5, #104	; 0x68
 8013f6e:	e7ee      	b.n	8013f4e <_fwalk_reent+0x1a>

08013f70 <_findenv_r>:
 8013f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f74:	4606      	mov	r6, r0
 8013f76:	468a      	mov	sl, r1
 8013f78:	4617      	mov	r7, r2
 8013f7a:	f001 f9d8 	bl	801532e <__env_lock>
 8013f7e:	4b1b      	ldr	r3, [pc, #108]	; (8013fec <_findenv_r+0x7c>)
 8013f80:	f8d3 8000 	ldr.w	r8, [r3]
 8013f84:	4699      	mov	r9, r3
 8013f86:	f1b8 0f00 	cmp.w	r8, #0
 8013f8a:	d007      	beq.n	8013f9c <_findenv_r+0x2c>
 8013f8c:	4654      	mov	r4, sl
 8013f8e:	4623      	mov	r3, r4
 8013f90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f94:	b332      	cbz	r2, 8013fe4 <_findenv_r+0x74>
 8013f96:	2a3d      	cmp	r2, #61	; 0x3d
 8013f98:	461c      	mov	r4, r3
 8013f9a:	d1f8      	bne.n	8013f8e <_findenv_r+0x1e>
 8013f9c:	4630      	mov	r0, r6
 8013f9e:	f001 f9c7 	bl	8015330 <__env_unlock>
 8013fa2:	2000      	movs	r0, #0
 8013fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fa8:	f108 0804 	add.w	r8, r8, #4
 8013fac:	f8d8 0000 	ldr.w	r0, [r8]
 8013fb0:	2800      	cmp	r0, #0
 8013fb2:	d0f3      	beq.n	8013f9c <_findenv_r+0x2c>
 8013fb4:	4622      	mov	r2, r4
 8013fb6:	4651      	mov	r1, sl
 8013fb8:	f7ff fa97 	bl	80134ea <strncmp>
 8013fbc:	2800      	cmp	r0, #0
 8013fbe:	d1f3      	bne.n	8013fa8 <_findenv_r+0x38>
 8013fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8013fc4:	191d      	adds	r5, r3, r4
 8013fc6:	5d1b      	ldrb	r3, [r3, r4]
 8013fc8:	2b3d      	cmp	r3, #61	; 0x3d
 8013fca:	d1ed      	bne.n	8013fa8 <_findenv_r+0x38>
 8013fcc:	f8d9 3000 	ldr.w	r3, [r9]
 8013fd0:	4630      	mov	r0, r6
 8013fd2:	eba8 0303 	sub.w	r3, r8, r3
 8013fd6:	109b      	asrs	r3, r3, #2
 8013fd8:	603b      	str	r3, [r7, #0]
 8013fda:	f001 f9a9 	bl	8015330 <__env_unlock>
 8013fde:	1c68      	adds	r0, r5, #1
 8013fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fe4:	eba4 040a 	sub.w	r4, r4, sl
 8013fe8:	e7e0      	b.n	8013fac <_findenv_r+0x3c>
 8013fea:	bf00      	nop
 8013fec:	2000038c 	.word	0x2000038c

08013ff0 <_getenv_r>:
 8013ff0:	b507      	push	{r0, r1, r2, lr}
 8013ff2:	aa01      	add	r2, sp, #4
 8013ff4:	f7ff ffbc 	bl	8013f70 <_findenv_r>
 8013ff8:	b003      	add	sp, #12
 8013ffa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08014000 <__gettzinfo>:
 8014000:	4800      	ldr	r0, [pc, #0]	; (8014004 <__gettzinfo+0x4>)
 8014002:	4770      	bx	lr
 8014004:	200002e8 	.word	0x200002e8

08014008 <gmtime_r>:
 8014008:	6802      	ldr	r2, [r0, #0]
 801400a:	4847      	ldr	r0, [pc, #284]	; (8014128 <gmtime_r+0x120>)
 801400c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801400e:	fb92 f3f0 	sdiv	r3, r2, r0
 8014012:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8014016:	fb00 2013 	mls	r0, r0, r3, r2
 801401a:	2800      	cmp	r0, #0
 801401c:	bfbc      	itt	lt
 801401e:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8014022:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8014026:	fb90 f2f4 	sdiv	r2, r0, r4
 801402a:	fb04 0012 	mls	r0, r4, r2, r0
 801402e:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8014032:	608a      	str	r2, [r1, #8]
 8014034:	fb90 f2f4 	sdiv	r2, r0, r4
 8014038:	fb04 0012 	mls	r0, r4, r2, r0
 801403c:	604a      	str	r2, [r1, #4]
 801403e:	f04f 0207 	mov.w	r2, #7
 8014042:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8014046:	bfac      	ite	ge
 8014048:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 801404c:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8014050:	6008      	str	r0, [r1, #0]
 8014052:	1cd8      	adds	r0, r3, #3
 8014054:	fb90 f2f2 	sdiv	r2, r0, r2
 8014058:	4c34      	ldr	r4, [pc, #208]	; (801412c <gmtime_r+0x124>)
 801405a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801405e:	fb93 f4f4 	sdiv	r4, r3, r4
 8014062:	1a82      	subs	r2, r0, r2
 8014064:	f648 60ac 	movw	r0, #36524	; 0x8eac
 8014068:	f240 57b4 	movw	r7, #1460	; 0x5b4
 801406c:	618a      	str	r2, [r1, #24]
 801406e:	4a30      	ldr	r2, [pc, #192]	; (8014130 <gmtime_r+0x128>)
 8014070:	f240 166d 	movw	r6, #365	; 0x16d
 8014074:	fb02 3304 	mla	r3, r2, r4, r3
 8014078:	fbb3 f0f0 	udiv	r0, r3, r0
 801407c:	fbb3 f2f7 	udiv	r2, r3, r7
 8014080:	4418      	add	r0, r3
 8014082:	1a80      	subs	r0, r0, r2
 8014084:	4a2b      	ldr	r2, [pc, #172]	; (8014134 <gmtime_r+0x12c>)
 8014086:	fbb3 f2f2 	udiv	r2, r3, r2
 801408a:	1a82      	subs	r2, r0, r2
 801408c:	f648 6094 	movw	r0, #36500	; 0x8e94
 8014090:	fbb2 f0f0 	udiv	r0, r2, r0
 8014094:	fbb2 f5f6 	udiv	r5, r2, r6
 8014098:	fbb2 f2f7 	udiv	r2, r2, r7
 801409c:	4403      	add	r3, r0
 801409e:	2099      	movs	r0, #153	; 0x99
 80140a0:	1a9a      	subs	r2, r3, r2
 80140a2:	fb06 2315 	mls	r3, r6, r5, r2
 80140a6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80140aa:	3202      	adds	r2, #2
 80140ac:	fbb2 f2f0 	udiv	r2, r2, r0
 80140b0:	2705      	movs	r7, #5
 80140b2:	4350      	muls	r0, r2
 80140b4:	3002      	adds	r0, #2
 80140b6:	fbb0 f0f7 	udiv	r0, r0, r7
 80140ba:	2a0a      	cmp	r2, #10
 80140bc:	f103 0601 	add.w	r6, r3, #1
 80140c0:	eba6 0000 	sub.w	r0, r6, r0
 80140c4:	bf34      	ite	cc
 80140c6:	2602      	movcc	r6, #2
 80140c8:	f06f 0609 	mvncs.w	r6, #9
 80140cc:	4416      	add	r6, r2
 80140ce:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80140d2:	fb02 5404 	mla	r4, r2, r4, r5
 80140d6:	2e01      	cmp	r6, #1
 80140d8:	bf98      	it	ls
 80140da:	3401      	addls	r4, #1
 80140dc:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80140e0:	d30b      	bcc.n	80140fa <gmtime_r+0xf2>
 80140e2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80140e6:	61cb      	str	r3, [r1, #28]
 80140e8:	2300      	movs	r3, #0
 80140ea:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 80140ee:	60c8      	str	r0, [r1, #12]
 80140f0:	614c      	str	r4, [r1, #20]
 80140f2:	610e      	str	r6, [r1, #16]
 80140f4:	620b      	str	r3, [r1, #32]
 80140f6:	4608      	mov	r0, r1
 80140f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140fa:	07aa      	lsls	r2, r5, #30
 80140fc:	d105      	bne.n	801410a <gmtime_r+0x102>
 80140fe:	2764      	movs	r7, #100	; 0x64
 8014100:	fbb5 f2f7 	udiv	r2, r5, r7
 8014104:	fb07 5212 	mls	r2, r7, r2, r5
 8014108:	b95a      	cbnz	r2, 8014122 <gmtime_r+0x11a>
 801410a:	f44f 77c8 	mov.w	r7, #400	; 0x190
 801410e:	fbb5 f2f7 	udiv	r2, r5, r7
 8014112:	fb07 5212 	mls	r2, r7, r2, r5
 8014116:	fab2 f282 	clz	r2, r2
 801411a:	0952      	lsrs	r2, r2, #5
 801411c:	333b      	adds	r3, #59	; 0x3b
 801411e:	4413      	add	r3, r2
 8014120:	e7e1      	b.n	80140e6 <gmtime_r+0xde>
 8014122:	2201      	movs	r2, #1
 8014124:	e7fa      	b.n	801411c <gmtime_r+0x114>
 8014126:	bf00      	nop
 8014128:	00015180 	.word	0x00015180
 801412c:	00023ab1 	.word	0x00023ab1
 8014130:	fffdc54f 	.word	0xfffdc54f
 8014134:	00023ab0 	.word	0x00023ab0

08014138 <_lseek_r>:
 8014138:	b538      	push	{r3, r4, r5, lr}
 801413a:	4605      	mov	r5, r0
 801413c:	4608      	mov	r0, r1
 801413e:	4611      	mov	r1, r2
 8014140:	2200      	movs	r2, #0
 8014142:	4c05      	ldr	r4, [pc, #20]	; (8014158 <_lseek_r+0x20>)
 8014144:	6022      	str	r2, [r4, #0]
 8014146:	461a      	mov	r2, r3
 8014148:	f001 f986 	bl	8015458 <_lseek>
 801414c:	1c43      	adds	r3, r0, #1
 801414e:	d102      	bne.n	8014156 <_lseek_r+0x1e>
 8014150:	6823      	ldr	r3, [r4, #0]
 8014152:	b103      	cbz	r3, 8014156 <_lseek_r+0x1e>
 8014154:	602b      	str	r3, [r5, #0]
 8014156:	bd38      	pop	{r3, r4, r5, pc}
 8014158:	200018c4 	.word	0x200018c4

0801415c <__swhatbuf_r>:
 801415c:	b570      	push	{r4, r5, r6, lr}
 801415e:	460e      	mov	r6, r1
 8014160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014164:	b090      	sub	sp, #64	; 0x40
 8014166:	2900      	cmp	r1, #0
 8014168:	4614      	mov	r4, r2
 801416a:	461d      	mov	r5, r3
 801416c:	da07      	bge.n	801417e <__swhatbuf_r+0x22>
 801416e:	2300      	movs	r3, #0
 8014170:	602b      	str	r3, [r5, #0]
 8014172:	89b3      	ldrh	r3, [r6, #12]
 8014174:	061a      	lsls	r2, r3, #24
 8014176:	d410      	bmi.n	801419a <__swhatbuf_r+0x3e>
 8014178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801417c:	e00e      	b.n	801419c <__swhatbuf_r+0x40>
 801417e:	aa01      	add	r2, sp, #4
 8014180:	f001 f8d8 	bl	8015334 <_fstat_r>
 8014184:	2800      	cmp	r0, #0
 8014186:	dbf2      	blt.n	801416e <__swhatbuf_r+0x12>
 8014188:	9a02      	ldr	r2, [sp, #8]
 801418a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801418e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014192:	425a      	negs	r2, r3
 8014194:	415a      	adcs	r2, r3
 8014196:	602a      	str	r2, [r5, #0]
 8014198:	e7ee      	b.n	8014178 <__swhatbuf_r+0x1c>
 801419a:	2340      	movs	r3, #64	; 0x40
 801419c:	2000      	movs	r0, #0
 801419e:	6023      	str	r3, [r4, #0]
 80141a0:	b010      	add	sp, #64	; 0x40
 80141a2:	bd70      	pop	{r4, r5, r6, pc}

080141a4 <__smakebuf_r>:
 80141a4:	898b      	ldrh	r3, [r1, #12]
 80141a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80141a8:	079d      	lsls	r5, r3, #30
 80141aa:	4606      	mov	r6, r0
 80141ac:	460c      	mov	r4, r1
 80141ae:	d507      	bpl.n	80141c0 <__smakebuf_r+0x1c>
 80141b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80141b4:	6023      	str	r3, [r4, #0]
 80141b6:	6123      	str	r3, [r4, #16]
 80141b8:	2301      	movs	r3, #1
 80141ba:	6163      	str	r3, [r4, #20]
 80141bc:	b002      	add	sp, #8
 80141be:	bd70      	pop	{r4, r5, r6, pc}
 80141c0:	ab01      	add	r3, sp, #4
 80141c2:	466a      	mov	r2, sp
 80141c4:	f7ff ffca 	bl	801415c <__swhatbuf_r>
 80141c8:	9900      	ldr	r1, [sp, #0]
 80141ca:	4605      	mov	r5, r0
 80141cc:	4630      	mov	r0, r6
 80141ce:	f7ff f857 	bl	8013280 <_malloc_r>
 80141d2:	b948      	cbnz	r0, 80141e8 <__smakebuf_r+0x44>
 80141d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141d8:	059a      	lsls	r2, r3, #22
 80141da:	d4ef      	bmi.n	80141bc <__smakebuf_r+0x18>
 80141dc:	f023 0303 	bic.w	r3, r3, #3
 80141e0:	f043 0302 	orr.w	r3, r3, #2
 80141e4:	81a3      	strh	r3, [r4, #12]
 80141e6:	e7e3      	b.n	80141b0 <__smakebuf_r+0xc>
 80141e8:	4b0d      	ldr	r3, [pc, #52]	; (8014220 <__smakebuf_r+0x7c>)
 80141ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80141ec:	89a3      	ldrh	r3, [r4, #12]
 80141ee:	6020      	str	r0, [r4, #0]
 80141f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80141f4:	81a3      	strh	r3, [r4, #12]
 80141f6:	9b00      	ldr	r3, [sp, #0]
 80141f8:	6120      	str	r0, [r4, #16]
 80141fa:	6163      	str	r3, [r4, #20]
 80141fc:	9b01      	ldr	r3, [sp, #4]
 80141fe:	b15b      	cbz	r3, 8014218 <__smakebuf_r+0x74>
 8014200:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014204:	4630      	mov	r0, r6
 8014206:	f001 f8a7 	bl	8015358 <_isatty_r>
 801420a:	b128      	cbz	r0, 8014218 <__smakebuf_r+0x74>
 801420c:	89a3      	ldrh	r3, [r4, #12]
 801420e:	f023 0303 	bic.w	r3, r3, #3
 8014212:	f043 0301 	orr.w	r3, r3, #1
 8014216:	81a3      	strh	r3, [r4, #12]
 8014218:	89a3      	ldrh	r3, [r4, #12]
 801421a:	431d      	orrs	r5, r3
 801421c:	81a5      	strh	r5, [r4, #12]
 801421e:	e7cd      	b.n	80141bc <__smakebuf_r+0x18>
 8014220:	08013ddd 	.word	0x08013ddd

08014224 <__malloc_lock>:
 8014224:	4770      	bx	lr

08014226 <__malloc_unlock>:
 8014226:	4770      	bx	lr

08014228 <__ssputs_r>:
 8014228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801422c:	688e      	ldr	r6, [r1, #8]
 801422e:	4682      	mov	sl, r0
 8014230:	429e      	cmp	r6, r3
 8014232:	460c      	mov	r4, r1
 8014234:	4691      	mov	r9, r2
 8014236:	4698      	mov	r8, r3
 8014238:	d835      	bhi.n	80142a6 <__ssputs_r+0x7e>
 801423a:	898a      	ldrh	r2, [r1, #12]
 801423c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014240:	d031      	beq.n	80142a6 <__ssputs_r+0x7e>
 8014242:	2302      	movs	r3, #2
 8014244:	6825      	ldr	r5, [r4, #0]
 8014246:	6909      	ldr	r1, [r1, #16]
 8014248:	1a6f      	subs	r7, r5, r1
 801424a:	6965      	ldr	r5, [r4, #20]
 801424c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014250:	fb95 f5f3 	sdiv	r5, r5, r3
 8014254:	f108 0301 	add.w	r3, r8, #1
 8014258:	443b      	add	r3, r7
 801425a:	429d      	cmp	r5, r3
 801425c:	bf38      	it	cc
 801425e:	461d      	movcc	r5, r3
 8014260:	0553      	lsls	r3, r2, #21
 8014262:	d531      	bpl.n	80142c8 <__ssputs_r+0xa0>
 8014264:	4629      	mov	r1, r5
 8014266:	f7ff f80b 	bl	8013280 <_malloc_r>
 801426a:	4606      	mov	r6, r0
 801426c:	b950      	cbnz	r0, 8014284 <__ssputs_r+0x5c>
 801426e:	230c      	movs	r3, #12
 8014270:	f8ca 3000 	str.w	r3, [sl]
 8014274:	89a3      	ldrh	r3, [r4, #12]
 8014276:	f04f 30ff 	mov.w	r0, #4294967295
 801427a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801427e:	81a3      	strh	r3, [r4, #12]
 8014280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014284:	463a      	mov	r2, r7
 8014286:	6921      	ldr	r1, [r4, #16]
 8014288:	f7fe ff9a 	bl	80131c0 <memcpy>
 801428c:	89a3      	ldrh	r3, [r4, #12]
 801428e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014296:	81a3      	strh	r3, [r4, #12]
 8014298:	6126      	str	r6, [r4, #16]
 801429a:	443e      	add	r6, r7
 801429c:	6026      	str	r6, [r4, #0]
 801429e:	4646      	mov	r6, r8
 80142a0:	6165      	str	r5, [r4, #20]
 80142a2:	1bed      	subs	r5, r5, r7
 80142a4:	60a5      	str	r5, [r4, #8]
 80142a6:	4546      	cmp	r6, r8
 80142a8:	bf28      	it	cs
 80142aa:	4646      	movcs	r6, r8
 80142ac:	4649      	mov	r1, r9
 80142ae:	4632      	mov	r2, r6
 80142b0:	6820      	ldr	r0, [r4, #0]
 80142b2:	f001 f86f 	bl	8015394 <memmove>
 80142b6:	68a3      	ldr	r3, [r4, #8]
 80142b8:	2000      	movs	r0, #0
 80142ba:	1b9b      	subs	r3, r3, r6
 80142bc:	60a3      	str	r3, [r4, #8]
 80142be:	6823      	ldr	r3, [r4, #0]
 80142c0:	441e      	add	r6, r3
 80142c2:	6026      	str	r6, [r4, #0]
 80142c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142c8:	462a      	mov	r2, r5
 80142ca:	f001 f87d 	bl	80153c8 <_realloc_r>
 80142ce:	4606      	mov	r6, r0
 80142d0:	2800      	cmp	r0, #0
 80142d2:	d1e1      	bne.n	8014298 <__ssputs_r+0x70>
 80142d4:	6921      	ldr	r1, [r4, #16]
 80142d6:	4650      	mov	r0, sl
 80142d8:	f7fe ff86 	bl	80131e8 <_free_r>
 80142dc:	e7c7      	b.n	801426e <__ssputs_r+0x46>
	...

080142e0 <_svfiprintf_r>:
 80142e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142e4:	b09d      	sub	sp, #116	; 0x74
 80142e6:	9303      	str	r3, [sp, #12]
 80142e8:	898b      	ldrh	r3, [r1, #12]
 80142ea:	4680      	mov	r8, r0
 80142ec:	061c      	lsls	r4, r3, #24
 80142ee:	460d      	mov	r5, r1
 80142f0:	4616      	mov	r6, r2
 80142f2:	d50f      	bpl.n	8014314 <_svfiprintf_r+0x34>
 80142f4:	690b      	ldr	r3, [r1, #16]
 80142f6:	b96b      	cbnz	r3, 8014314 <_svfiprintf_r+0x34>
 80142f8:	2140      	movs	r1, #64	; 0x40
 80142fa:	f7fe ffc1 	bl	8013280 <_malloc_r>
 80142fe:	6028      	str	r0, [r5, #0]
 8014300:	6128      	str	r0, [r5, #16]
 8014302:	b928      	cbnz	r0, 8014310 <_svfiprintf_r+0x30>
 8014304:	230c      	movs	r3, #12
 8014306:	f8c8 3000 	str.w	r3, [r8]
 801430a:	f04f 30ff 	mov.w	r0, #4294967295
 801430e:	e0c4      	b.n	801449a <_svfiprintf_r+0x1ba>
 8014310:	2340      	movs	r3, #64	; 0x40
 8014312:	616b      	str	r3, [r5, #20]
 8014314:	2300      	movs	r3, #0
 8014316:	9309      	str	r3, [sp, #36]	; 0x24
 8014318:	2320      	movs	r3, #32
 801431a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801431e:	2330      	movs	r3, #48	; 0x30
 8014320:	f04f 0b01 	mov.w	fp, #1
 8014324:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014328:	4637      	mov	r7, r6
 801432a:	463c      	mov	r4, r7
 801432c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014330:	2b00      	cmp	r3, #0
 8014332:	d13c      	bne.n	80143ae <_svfiprintf_r+0xce>
 8014334:	ebb7 0a06 	subs.w	sl, r7, r6
 8014338:	d00b      	beq.n	8014352 <_svfiprintf_r+0x72>
 801433a:	4653      	mov	r3, sl
 801433c:	4632      	mov	r2, r6
 801433e:	4629      	mov	r1, r5
 8014340:	4640      	mov	r0, r8
 8014342:	f7ff ff71 	bl	8014228 <__ssputs_r>
 8014346:	3001      	adds	r0, #1
 8014348:	f000 80a2 	beq.w	8014490 <_svfiprintf_r+0x1b0>
 801434c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801434e:	4453      	add	r3, sl
 8014350:	9309      	str	r3, [sp, #36]	; 0x24
 8014352:	783b      	ldrb	r3, [r7, #0]
 8014354:	2b00      	cmp	r3, #0
 8014356:	f000 809b 	beq.w	8014490 <_svfiprintf_r+0x1b0>
 801435a:	2300      	movs	r3, #0
 801435c:	f04f 32ff 	mov.w	r2, #4294967295
 8014360:	9304      	str	r3, [sp, #16]
 8014362:	9307      	str	r3, [sp, #28]
 8014364:	9205      	str	r2, [sp, #20]
 8014366:	9306      	str	r3, [sp, #24]
 8014368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801436c:	931a      	str	r3, [sp, #104]	; 0x68
 801436e:	2205      	movs	r2, #5
 8014370:	7821      	ldrb	r1, [r4, #0]
 8014372:	4850      	ldr	r0, [pc, #320]	; (80144b4 <_svfiprintf_r+0x1d4>)
 8014374:	f001 f800 	bl	8015378 <memchr>
 8014378:	1c67      	adds	r7, r4, #1
 801437a:	9b04      	ldr	r3, [sp, #16]
 801437c:	b9d8      	cbnz	r0, 80143b6 <_svfiprintf_r+0xd6>
 801437e:	06d9      	lsls	r1, r3, #27
 8014380:	bf44      	itt	mi
 8014382:	2220      	movmi	r2, #32
 8014384:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014388:	071a      	lsls	r2, r3, #28
 801438a:	bf44      	itt	mi
 801438c:	222b      	movmi	r2, #43	; 0x2b
 801438e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014392:	7822      	ldrb	r2, [r4, #0]
 8014394:	2a2a      	cmp	r2, #42	; 0x2a
 8014396:	d016      	beq.n	80143c6 <_svfiprintf_r+0xe6>
 8014398:	2100      	movs	r1, #0
 801439a:	200a      	movs	r0, #10
 801439c:	9a07      	ldr	r2, [sp, #28]
 801439e:	4627      	mov	r7, r4
 80143a0:	783b      	ldrb	r3, [r7, #0]
 80143a2:	3401      	adds	r4, #1
 80143a4:	3b30      	subs	r3, #48	; 0x30
 80143a6:	2b09      	cmp	r3, #9
 80143a8:	d950      	bls.n	801444c <_svfiprintf_r+0x16c>
 80143aa:	b1c9      	cbz	r1, 80143e0 <_svfiprintf_r+0x100>
 80143ac:	e011      	b.n	80143d2 <_svfiprintf_r+0xf2>
 80143ae:	2b25      	cmp	r3, #37	; 0x25
 80143b0:	d0c0      	beq.n	8014334 <_svfiprintf_r+0x54>
 80143b2:	4627      	mov	r7, r4
 80143b4:	e7b9      	b.n	801432a <_svfiprintf_r+0x4a>
 80143b6:	4a3f      	ldr	r2, [pc, #252]	; (80144b4 <_svfiprintf_r+0x1d4>)
 80143b8:	463c      	mov	r4, r7
 80143ba:	1a80      	subs	r0, r0, r2
 80143bc:	fa0b f000 	lsl.w	r0, fp, r0
 80143c0:	4318      	orrs	r0, r3
 80143c2:	9004      	str	r0, [sp, #16]
 80143c4:	e7d3      	b.n	801436e <_svfiprintf_r+0x8e>
 80143c6:	9a03      	ldr	r2, [sp, #12]
 80143c8:	1d11      	adds	r1, r2, #4
 80143ca:	6812      	ldr	r2, [r2, #0]
 80143cc:	9103      	str	r1, [sp, #12]
 80143ce:	2a00      	cmp	r2, #0
 80143d0:	db01      	blt.n	80143d6 <_svfiprintf_r+0xf6>
 80143d2:	9207      	str	r2, [sp, #28]
 80143d4:	e004      	b.n	80143e0 <_svfiprintf_r+0x100>
 80143d6:	4252      	negs	r2, r2
 80143d8:	f043 0302 	orr.w	r3, r3, #2
 80143dc:	9207      	str	r2, [sp, #28]
 80143de:	9304      	str	r3, [sp, #16]
 80143e0:	783b      	ldrb	r3, [r7, #0]
 80143e2:	2b2e      	cmp	r3, #46	; 0x2e
 80143e4:	d10d      	bne.n	8014402 <_svfiprintf_r+0x122>
 80143e6:	787b      	ldrb	r3, [r7, #1]
 80143e8:	1c79      	adds	r1, r7, #1
 80143ea:	2b2a      	cmp	r3, #42	; 0x2a
 80143ec:	d132      	bne.n	8014454 <_svfiprintf_r+0x174>
 80143ee:	9b03      	ldr	r3, [sp, #12]
 80143f0:	3702      	adds	r7, #2
 80143f2:	1d1a      	adds	r2, r3, #4
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	9203      	str	r2, [sp, #12]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	bfb8      	it	lt
 80143fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8014400:	9305      	str	r3, [sp, #20]
 8014402:	4c2d      	ldr	r4, [pc, #180]	; (80144b8 <_svfiprintf_r+0x1d8>)
 8014404:	2203      	movs	r2, #3
 8014406:	7839      	ldrb	r1, [r7, #0]
 8014408:	4620      	mov	r0, r4
 801440a:	f000 ffb5 	bl	8015378 <memchr>
 801440e:	b138      	cbz	r0, 8014420 <_svfiprintf_r+0x140>
 8014410:	2340      	movs	r3, #64	; 0x40
 8014412:	1b00      	subs	r0, r0, r4
 8014414:	fa03 f000 	lsl.w	r0, r3, r0
 8014418:	9b04      	ldr	r3, [sp, #16]
 801441a:	3701      	adds	r7, #1
 801441c:	4303      	orrs	r3, r0
 801441e:	9304      	str	r3, [sp, #16]
 8014420:	7839      	ldrb	r1, [r7, #0]
 8014422:	2206      	movs	r2, #6
 8014424:	4825      	ldr	r0, [pc, #148]	; (80144bc <_svfiprintf_r+0x1dc>)
 8014426:	1c7e      	adds	r6, r7, #1
 8014428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801442c:	f000 ffa4 	bl	8015378 <memchr>
 8014430:	2800      	cmp	r0, #0
 8014432:	d035      	beq.n	80144a0 <_svfiprintf_r+0x1c0>
 8014434:	4b22      	ldr	r3, [pc, #136]	; (80144c0 <_svfiprintf_r+0x1e0>)
 8014436:	b9fb      	cbnz	r3, 8014478 <_svfiprintf_r+0x198>
 8014438:	9b03      	ldr	r3, [sp, #12]
 801443a:	3307      	adds	r3, #7
 801443c:	f023 0307 	bic.w	r3, r3, #7
 8014440:	3308      	adds	r3, #8
 8014442:	9303      	str	r3, [sp, #12]
 8014444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014446:	444b      	add	r3, r9
 8014448:	9309      	str	r3, [sp, #36]	; 0x24
 801444a:	e76d      	b.n	8014328 <_svfiprintf_r+0x48>
 801444c:	fb00 3202 	mla	r2, r0, r2, r3
 8014450:	2101      	movs	r1, #1
 8014452:	e7a4      	b.n	801439e <_svfiprintf_r+0xbe>
 8014454:	2300      	movs	r3, #0
 8014456:	240a      	movs	r4, #10
 8014458:	4618      	mov	r0, r3
 801445a:	9305      	str	r3, [sp, #20]
 801445c:	460f      	mov	r7, r1
 801445e:	783a      	ldrb	r2, [r7, #0]
 8014460:	3101      	adds	r1, #1
 8014462:	3a30      	subs	r2, #48	; 0x30
 8014464:	2a09      	cmp	r2, #9
 8014466:	d903      	bls.n	8014470 <_svfiprintf_r+0x190>
 8014468:	2b00      	cmp	r3, #0
 801446a:	d0ca      	beq.n	8014402 <_svfiprintf_r+0x122>
 801446c:	9005      	str	r0, [sp, #20]
 801446e:	e7c8      	b.n	8014402 <_svfiprintf_r+0x122>
 8014470:	fb04 2000 	mla	r0, r4, r0, r2
 8014474:	2301      	movs	r3, #1
 8014476:	e7f1      	b.n	801445c <_svfiprintf_r+0x17c>
 8014478:	ab03      	add	r3, sp, #12
 801447a:	9300      	str	r3, [sp, #0]
 801447c:	462a      	mov	r2, r5
 801447e:	4b11      	ldr	r3, [pc, #68]	; (80144c4 <_svfiprintf_r+0x1e4>)
 8014480:	a904      	add	r1, sp, #16
 8014482:	4640      	mov	r0, r8
 8014484:	f3af 8000 	nop.w
 8014488:	f1b0 3fff 	cmp.w	r0, #4294967295
 801448c:	4681      	mov	r9, r0
 801448e:	d1d9      	bne.n	8014444 <_svfiprintf_r+0x164>
 8014490:	89ab      	ldrh	r3, [r5, #12]
 8014492:	065b      	lsls	r3, r3, #25
 8014494:	f53f af39 	bmi.w	801430a <_svfiprintf_r+0x2a>
 8014498:	9809      	ldr	r0, [sp, #36]	; 0x24
 801449a:	b01d      	add	sp, #116	; 0x74
 801449c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144a0:	ab03      	add	r3, sp, #12
 80144a2:	9300      	str	r3, [sp, #0]
 80144a4:	462a      	mov	r2, r5
 80144a6:	4b07      	ldr	r3, [pc, #28]	; (80144c4 <_svfiprintf_r+0x1e4>)
 80144a8:	a904      	add	r1, sp, #16
 80144aa:	4640      	mov	r0, r8
 80144ac:	f000 fb70 	bl	8014b90 <_printf_i>
 80144b0:	e7ea      	b.n	8014488 <_svfiprintf_r+0x1a8>
 80144b2:	bf00      	nop
 80144b4:	08016140 	.word	0x08016140
 80144b8:	08016146 	.word	0x08016146
 80144bc:	0801614a 	.word	0x0801614a
 80144c0:	00000000 	.word	0x00000000
 80144c4:	08014229 	.word	0x08014229

080144c8 <_sungetc_r>:
 80144c8:	b538      	push	{r3, r4, r5, lr}
 80144ca:	1c4b      	adds	r3, r1, #1
 80144cc:	4614      	mov	r4, r2
 80144ce:	d103      	bne.n	80144d8 <_sungetc_r+0x10>
 80144d0:	f04f 35ff 	mov.w	r5, #4294967295
 80144d4:	4628      	mov	r0, r5
 80144d6:	bd38      	pop	{r3, r4, r5, pc}
 80144d8:	8993      	ldrh	r3, [r2, #12]
 80144da:	b2cd      	uxtb	r5, r1
 80144dc:	f023 0320 	bic.w	r3, r3, #32
 80144e0:	8193      	strh	r3, [r2, #12]
 80144e2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80144e4:	6852      	ldr	r2, [r2, #4]
 80144e6:	b18b      	cbz	r3, 801450c <_sungetc_r+0x44>
 80144e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80144ea:	429a      	cmp	r2, r3
 80144ec:	da08      	bge.n	8014500 <_sungetc_r+0x38>
 80144ee:	6823      	ldr	r3, [r4, #0]
 80144f0:	1e5a      	subs	r2, r3, #1
 80144f2:	6022      	str	r2, [r4, #0]
 80144f4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80144f8:	6863      	ldr	r3, [r4, #4]
 80144fa:	3301      	adds	r3, #1
 80144fc:	6063      	str	r3, [r4, #4]
 80144fe:	e7e9      	b.n	80144d4 <_sungetc_r+0xc>
 8014500:	4621      	mov	r1, r4
 8014502:	f000 fedb 	bl	80152bc <__submore>
 8014506:	2800      	cmp	r0, #0
 8014508:	d0f1      	beq.n	80144ee <_sungetc_r+0x26>
 801450a:	e7e1      	b.n	80144d0 <_sungetc_r+0x8>
 801450c:	6921      	ldr	r1, [r4, #16]
 801450e:	6823      	ldr	r3, [r4, #0]
 8014510:	b151      	cbz	r1, 8014528 <_sungetc_r+0x60>
 8014512:	4299      	cmp	r1, r3
 8014514:	d208      	bcs.n	8014528 <_sungetc_r+0x60>
 8014516:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801451a:	428d      	cmp	r5, r1
 801451c:	d104      	bne.n	8014528 <_sungetc_r+0x60>
 801451e:	3b01      	subs	r3, #1
 8014520:	3201      	adds	r2, #1
 8014522:	6023      	str	r3, [r4, #0]
 8014524:	6062      	str	r2, [r4, #4]
 8014526:	e7d5      	b.n	80144d4 <_sungetc_r+0xc>
 8014528:	63e3      	str	r3, [r4, #60]	; 0x3c
 801452a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801452e:	6363      	str	r3, [r4, #52]	; 0x34
 8014530:	2303      	movs	r3, #3
 8014532:	63a3      	str	r3, [r4, #56]	; 0x38
 8014534:	4623      	mov	r3, r4
 8014536:	6422      	str	r2, [r4, #64]	; 0x40
 8014538:	f803 5f46 	strb.w	r5, [r3, #70]!
 801453c:	6023      	str	r3, [r4, #0]
 801453e:	2301      	movs	r3, #1
 8014540:	e7dc      	b.n	80144fc <_sungetc_r+0x34>

08014542 <__ssrefill_r>:
 8014542:	b510      	push	{r4, lr}
 8014544:	460c      	mov	r4, r1
 8014546:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8014548:	b169      	cbz	r1, 8014566 <__ssrefill_r+0x24>
 801454a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801454e:	4299      	cmp	r1, r3
 8014550:	d001      	beq.n	8014556 <__ssrefill_r+0x14>
 8014552:	f7fe fe49 	bl	80131e8 <_free_r>
 8014556:	2000      	movs	r0, #0
 8014558:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801455a:	6360      	str	r0, [r4, #52]	; 0x34
 801455c:	6063      	str	r3, [r4, #4]
 801455e:	b113      	cbz	r3, 8014566 <__ssrefill_r+0x24>
 8014560:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8014562:	6023      	str	r3, [r4, #0]
 8014564:	bd10      	pop	{r4, pc}
 8014566:	6923      	ldr	r3, [r4, #16]
 8014568:	f04f 30ff 	mov.w	r0, #4294967295
 801456c:	6023      	str	r3, [r4, #0]
 801456e:	2300      	movs	r3, #0
 8014570:	6063      	str	r3, [r4, #4]
 8014572:	89a3      	ldrh	r3, [r4, #12]
 8014574:	f043 0320 	orr.w	r3, r3, #32
 8014578:	81a3      	strh	r3, [r4, #12]
 801457a:	bd10      	pop	{r4, pc}

0801457c <__ssvfiscanf_r>:
 801457c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014580:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8014584:	9301      	str	r3, [sp, #4]
 8014586:	2300      	movs	r3, #0
 8014588:	4606      	mov	r6, r0
 801458a:	460c      	mov	r4, r1
 801458c:	4692      	mov	sl, r2
 801458e:	270a      	movs	r7, #10
 8014590:	9346      	str	r3, [sp, #280]	; 0x118
 8014592:	9347      	str	r3, [sp, #284]	; 0x11c
 8014594:	4b9f      	ldr	r3, [pc, #636]	; (8014814 <__ssvfiscanf_r+0x298>)
 8014596:	f10d 080c 	add.w	r8, sp, #12
 801459a:	93a2      	str	r3, [sp, #648]	; 0x288
 801459c:	4b9e      	ldr	r3, [pc, #632]	; (8014818 <__ssvfiscanf_r+0x29c>)
 801459e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801481c <__ssvfiscanf_r+0x2a0>
 80145a2:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 80145a6:	93a3      	str	r3, [sp, #652]	; 0x28c
 80145a8:	f89a 3000 	ldrb.w	r3, [sl]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	f000 812f 	beq.w	8014810 <__ssvfiscanf_r+0x294>
 80145b2:	f7fe fdd5 	bl	8013160 <__locale_ctype_ptr>
 80145b6:	f89a b000 	ldrb.w	fp, [sl]
 80145ba:	4458      	add	r0, fp
 80145bc:	7843      	ldrb	r3, [r0, #1]
 80145be:	f013 0308 	ands.w	r3, r3, #8
 80145c2:	d143      	bne.n	801464c <__ssvfiscanf_r+0xd0>
 80145c4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80145c8:	f10a 0501 	add.w	r5, sl, #1
 80145cc:	f040 8099 	bne.w	8014702 <__ssvfiscanf_r+0x186>
 80145d0:	9345      	str	r3, [sp, #276]	; 0x114
 80145d2:	9343      	str	r3, [sp, #268]	; 0x10c
 80145d4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80145d8:	2b2a      	cmp	r3, #42	; 0x2a
 80145da:	d103      	bne.n	80145e4 <__ssvfiscanf_r+0x68>
 80145dc:	2310      	movs	r3, #16
 80145de:	f10a 0502 	add.w	r5, sl, #2
 80145e2:	9343      	str	r3, [sp, #268]	; 0x10c
 80145e4:	7829      	ldrb	r1, [r5, #0]
 80145e6:	46aa      	mov	sl, r5
 80145e8:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80145ec:	2a09      	cmp	r2, #9
 80145ee:	f105 0501 	add.w	r5, r5, #1
 80145f2:	d941      	bls.n	8014678 <__ssvfiscanf_r+0xfc>
 80145f4:	2203      	movs	r2, #3
 80145f6:	4889      	ldr	r0, [pc, #548]	; (801481c <__ssvfiscanf_r+0x2a0>)
 80145f8:	f000 febe 	bl	8015378 <memchr>
 80145fc:	b138      	cbz	r0, 801460e <__ssvfiscanf_r+0x92>
 80145fe:	eba0 0309 	sub.w	r3, r0, r9
 8014602:	2001      	movs	r0, #1
 8014604:	46aa      	mov	sl, r5
 8014606:	4098      	lsls	r0, r3
 8014608:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801460a:	4318      	orrs	r0, r3
 801460c:	9043      	str	r0, [sp, #268]	; 0x10c
 801460e:	f89a 3000 	ldrb.w	r3, [sl]
 8014612:	f10a 0501 	add.w	r5, sl, #1
 8014616:	2b67      	cmp	r3, #103	; 0x67
 8014618:	d84a      	bhi.n	80146b0 <__ssvfiscanf_r+0x134>
 801461a:	2b65      	cmp	r3, #101	; 0x65
 801461c:	f080 80b7 	bcs.w	801478e <__ssvfiscanf_r+0x212>
 8014620:	2b47      	cmp	r3, #71	; 0x47
 8014622:	d82f      	bhi.n	8014684 <__ssvfiscanf_r+0x108>
 8014624:	2b45      	cmp	r3, #69	; 0x45
 8014626:	f080 80b2 	bcs.w	801478e <__ssvfiscanf_r+0x212>
 801462a:	2b00      	cmp	r3, #0
 801462c:	f000 8082 	beq.w	8014734 <__ssvfiscanf_r+0x1b8>
 8014630:	2b25      	cmp	r3, #37	; 0x25
 8014632:	d066      	beq.n	8014702 <__ssvfiscanf_r+0x186>
 8014634:	2303      	movs	r3, #3
 8014636:	9744      	str	r7, [sp, #272]	; 0x110
 8014638:	9349      	str	r3, [sp, #292]	; 0x124
 801463a:	e045      	b.n	80146c8 <__ssvfiscanf_r+0x14c>
 801463c:	9947      	ldr	r1, [sp, #284]	; 0x11c
 801463e:	3301      	adds	r3, #1
 8014640:	3101      	adds	r1, #1
 8014642:	9147      	str	r1, [sp, #284]	; 0x11c
 8014644:	6861      	ldr	r1, [r4, #4]
 8014646:	6023      	str	r3, [r4, #0]
 8014648:	3901      	subs	r1, #1
 801464a:	6061      	str	r1, [r4, #4]
 801464c:	6863      	ldr	r3, [r4, #4]
 801464e:	2b00      	cmp	r3, #0
 8014650:	dd0b      	ble.n	801466a <__ssvfiscanf_r+0xee>
 8014652:	f7fe fd85 	bl	8013160 <__locale_ctype_ptr>
 8014656:	6823      	ldr	r3, [r4, #0]
 8014658:	7819      	ldrb	r1, [r3, #0]
 801465a:	4408      	add	r0, r1
 801465c:	7841      	ldrb	r1, [r0, #1]
 801465e:	070d      	lsls	r5, r1, #28
 8014660:	d4ec      	bmi.n	801463c <__ssvfiscanf_r+0xc0>
 8014662:	f10a 0501 	add.w	r5, sl, #1
 8014666:	46aa      	mov	sl, r5
 8014668:	e79e      	b.n	80145a8 <__ssvfiscanf_r+0x2c>
 801466a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801466c:	4621      	mov	r1, r4
 801466e:	4630      	mov	r0, r6
 8014670:	4798      	blx	r3
 8014672:	2800      	cmp	r0, #0
 8014674:	d0ed      	beq.n	8014652 <__ssvfiscanf_r+0xd6>
 8014676:	e7f4      	b.n	8014662 <__ssvfiscanf_r+0xe6>
 8014678:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801467a:	fb07 1303 	mla	r3, r7, r3, r1
 801467e:	3b30      	subs	r3, #48	; 0x30
 8014680:	9345      	str	r3, [sp, #276]	; 0x114
 8014682:	e7af      	b.n	80145e4 <__ssvfiscanf_r+0x68>
 8014684:	2b5b      	cmp	r3, #91	; 0x5b
 8014686:	d061      	beq.n	801474c <__ssvfiscanf_r+0x1d0>
 8014688:	d80c      	bhi.n	80146a4 <__ssvfiscanf_r+0x128>
 801468a:	2b58      	cmp	r3, #88	; 0x58
 801468c:	d1d2      	bne.n	8014634 <__ssvfiscanf_r+0xb8>
 801468e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8014690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8014694:	9243      	str	r2, [sp, #268]	; 0x10c
 8014696:	2210      	movs	r2, #16
 8014698:	9244      	str	r2, [sp, #272]	; 0x110
 801469a:	2b6f      	cmp	r3, #111	; 0x6f
 801469c:	bfb4      	ite	lt
 801469e:	2303      	movlt	r3, #3
 80146a0:	2304      	movge	r3, #4
 80146a2:	e010      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 80146a4:	2b63      	cmp	r3, #99	; 0x63
 80146a6:	d05c      	beq.n	8014762 <__ssvfiscanf_r+0x1e6>
 80146a8:	2b64      	cmp	r3, #100	; 0x64
 80146aa:	d1c3      	bne.n	8014634 <__ssvfiscanf_r+0xb8>
 80146ac:	9744      	str	r7, [sp, #272]	; 0x110
 80146ae:	e7f4      	b.n	801469a <__ssvfiscanf_r+0x11e>
 80146b0:	2b70      	cmp	r3, #112	; 0x70
 80146b2:	d042      	beq.n	801473a <__ssvfiscanf_r+0x1be>
 80146b4:	d81d      	bhi.n	80146f2 <__ssvfiscanf_r+0x176>
 80146b6:	2b6e      	cmp	r3, #110	; 0x6e
 80146b8:	d059      	beq.n	801476e <__ssvfiscanf_r+0x1f2>
 80146ba:	d843      	bhi.n	8014744 <__ssvfiscanf_r+0x1c8>
 80146bc:	2b69      	cmp	r3, #105	; 0x69
 80146be:	d1b9      	bne.n	8014634 <__ssvfiscanf_r+0xb8>
 80146c0:	2300      	movs	r3, #0
 80146c2:	9344      	str	r3, [sp, #272]	; 0x110
 80146c4:	2303      	movs	r3, #3
 80146c6:	9349      	str	r3, [sp, #292]	; 0x124
 80146c8:	6863      	ldr	r3, [r4, #4]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	dd61      	ble.n	8014792 <__ssvfiscanf_r+0x216>
 80146ce:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80146d0:	0659      	lsls	r1, r3, #25
 80146d2:	d56f      	bpl.n	80147b4 <__ssvfiscanf_r+0x238>
 80146d4:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80146d6:	2b02      	cmp	r3, #2
 80146d8:	dc7c      	bgt.n	80147d4 <__ssvfiscanf_r+0x258>
 80146da:	ab01      	add	r3, sp, #4
 80146dc:	4622      	mov	r2, r4
 80146de:	a943      	add	r1, sp, #268	; 0x10c
 80146e0:	4630      	mov	r0, r6
 80146e2:	f000 fb75 	bl	8014dd0 <_scanf_chars>
 80146e6:	2801      	cmp	r0, #1
 80146e8:	f000 8092 	beq.w	8014810 <__ssvfiscanf_r+0x294>
 80146ec:	2802      	cmp	r0, #2
 80146ee:	d1ba      	bne.n	8014666 <__ssvfiscanf_r+0xea>
 80146f0:	e01d      	b.n	801472e <__ssvfiscanf_r+0x1b2>
 80146f2:	2b75      	cmp	r3, #117	; 0x75
 80146f4:	d0da      	beq.n	80146ac <__ssvfiscanf_r+0x130>
 80146f6:	2b78      	cmp	r3, #120	; 0x78
 80146f8:	d0c9      	beq.n	801468e <__ssvfiscanf_r+0x112>
 80146fa:	2b73      	cmp	r3, #115	; 0x73
 80146fc:	d19a      	bne.n	8014634 <__ssvfiscanf_r+0xb8>
 80146fe:	2302      	movs	r3, #2
 8014700:	e7e1      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 8014702:	6863      	ldr	r3, [r4, #4]
 8014704:	2b00      	cmp	r3, #0
 8014706:	dd0c      	ble.n	8014722 <__ssvfiscanf_r+0x1a6>
 8014708:	6823      	ldr	r3, [r4, #0]
 801470a:	781a      	ldrb	r2, [r3, #0]
 801470c:	4593      	cmp	fp, r2
 801470e:	d17f      	bne.n	8014810 <__ssvfiscanf_r+0x294>
 8014710:	3301      	adds	r3, #1
 8014712:	6862      	ldr	r2, [r4, #4]
 8014714:	6023      	str	r3, [r4, #0]
 8014716:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8014718:	3a01      	subs	r2, #1
 801471a:	3301      	adds	r3, #1
 801471c:	6062      	str	r2, [r4, #4]
 801471e:	9347      	str	r3, [sp, #284]	; 0x11c
 8014720:	e7a1      	b.n	8014666 <__ssvfiscanf_r+0xea>
 8014722:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8014724:	4621      	mov	r1, r4
 8014726:	4630      	mov	r0, r6
 8014728:	4798      	blx	r3
 801472a:	2800      	cmp	r0, #0
 801472c:	d0ec      	beq.n	8014708 <__ssvfiscanf_r+0x18c>
 801472e:	9846      	ldr	r0, [sp, #280]	; 0x118
 8014730:	2800      	cmp	r0, #0
 8014732:	d163      	bne.n	80147fc <__ssvfiscanf_r+0x280>
 8014734:	f04f 30ff 	mov.w	r0, #4294967295
 8014738:	e066      	b.n	8014808 <__ssvfiscanf_r+0x28c>
 801473a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 801473c:	f042 0220 	orr.w	r2, r2, #32
 8014740:	9243      	str	r2, [sp, #268]	; 0x10c
 8014742:	e7a4      	b.n	801468e <__ssvfiscanf_r+0x112>
 8014744:	2308      	movs	r3, #8
 8014746:	9344      	str	r3, [sp, #272]	; 0x110
 8014748:	2304      	movs	r3, #4
 801474a:	e7bc      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 801474c:	4629      	mov	r1, r5
 801474e:	4640      	mov	r0, r8
 8014750:	f000 fce0 	bl	8015114 <__sccl>
 8014754:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8014756:	4605      	mov	r5, r0
 8014758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801475c:	9343      	str	r3, [sp, #268]	; 0x10c
 801475e:	2301      	movs	r3, #1
 8014760:	e7b1      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 8014762:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8014764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014768:	9343      	str	r3, [sp, #268]	; 0x10c
 801476a:	2300      	movs	r3, #0
 801476c:	e7ab      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 801476e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8014770:	06d0      	lsls	r0, r2, #27
 8014772:	f53f af78 	bmi.w	8014666 <__ssvfiscanf_r+0xea>
 8014776:	f012 0f01 	tst.w	r2, #1
 801477a:	9a01      	ldr	r2, [sp, #4]
 801477c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801477e:	f102 0104 	add.w	r1, r2, #4
 8014782:	9101      	str	r1, [sp, #4]
 8014784:	6812      	ldr	r2, [r2, #0]
 8014786:	bf14      	ite	ne
 8014788:	8013      	strhne	r3, [r2, #0]
 801478a:	6013      	streq	r3, [r2, #0]
 801478c:	e76b      	b.n	8014666 <__ssvfiscanf_r+0xea>
 801478e:	2305      	movs	r3, #5
 8014790:	e799      	b.n	80146c6 <__ssvfiscanf_r+0x14a>
 8014792:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8014794:	4621      	mov	r1, r4
 8014796:	4630      	mov	r0, r6
 8014798:	4798      	blx	r3
 801479a:	2800      	cmp	r0, #0
 801479c:	d097      	beq.n	80146ce <__ssvfiscanf_r+0x152>
 801479e:	e7c6      	b.n	801472e <__ssvfiscanf_r+0x1b2>
 80147a0:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80147a2:	3201      	adds	r2, #1
 80147a4:	9247      	str	r2, [sp, #284]	; 0x11c
 80147a6:	6862      	ldr	r2, [r4, #4]
 80147a8:	3a01      	subs	r2, #1
 80147aa:	2a00      	cmp	r2, #0
 80147ac:	6062      	str	r2, [r4, #4]
 80147ae:	dd0a      	ble.n	80147c6 <__ssvfiscanf_r+0x24a>
 80147b0:	3301      	adds	r3, #1
 80147b2:	6023      	str	r3, [r4, #0]
 80147b4:	f7fe fcd4 	bl	8013160 <__locale_ctype_ptr>
 80147b8:	6823      	ldr	r3, [r4, #0]
 80147ba:	781a      	ldrb	r2, [r3, #0]
 80147bc:	4410      	add	r0, r2
 80147be:	7842      	ldrb	r2, [r0, #1]
 80147c0:	0712      	lsls	r2, r2, #28
 80147c2:	d4ed      	bmi.n	80147a0 <__ssvfiscanf_r+0x224>
 80147c4:	e786      	b.n	80146d4 <__ssvfiscanf_r+0x158>
 80147c6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80147c8:	4621      	mov	r1, r4
 80147ca:	4630      	mov	r0, r6
 80147cc:	4798      	blx	r3
 80147ce:	2800      	cmp	r0, #0
 80147d0:	d0f0      	beq.n	80147b4 <__ssvfiscanf_r+0x238>
 80147d2:	e7ac      	b.n	801472e <__ssvfiscanf_r+0x1b2>
 80147d4:	2b04      	cmp	r3, #4
 80147d6:	dc06      	bgt.n	80147e6 <__ssvfiscanf_r+0x26a>
 80147d8:	ab01      	add	r3, sp, #4
 80147da:	4622      	mov	r2, r4
 80147dc:	a943      	add	r1, sp, #268	; 0x10c
 80147de:	4630      	mov	r0, r6
 80147e0:	f000 fb5a 	bl	8014e98 <_scanf_i>
 80147e4:	e77f      	b.n	80146e6 <__ssvfiscanf_r+0x16a>
 80147e6:	4b0e      	ldr	r3, [pc, #56]	; (8014820 <__ssvfiscanf_r+0x2a4>)
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	f43f af3c 	beq.w	8014666 <__ssvfiscanf_r+0xea>
 80147ee:	ab01      	add	r3, sp, #4
 80147f0:	4622      	mov	r2, r4
 80147f2:	a943      	add	r1, sp, #268	; 0x10c
 80147f4:	4630      	mov	r0, r6
 80147f6:	f3af 8000 	nop.w
 80147fa:	e774      	b.n	80146e6 <__ssvfiscanf_r+0x16a>
 80147fc:	89a3      	ldrh	r3, [r4, #12]
 80147fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8014802:	bf18      	it	ne
 8014804:	f04f 30ff 	movne.w	r0, #4294967295
 8014808:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 801480c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014810:	9846      	ldr	r0, [sp, #280]	; 0x118
 8014812:	e7f9      	b.n	8014808 <__ssvfiscanf_r+0x28c>
 8014814:	080144c9 	.word	0x080144c9
 8014818:	08014543 	.word	0x08014543
 801481c:	08016146 	.word	0x08016146
 8014820:	00000000 	.word	0x00000000

08014824 <__sfputc_r>:
 8014824:	6893      	ldr	r3, [r2, #8]
 8014826:	b410      	push	{r4}
 8014828:	3b01      	subs	r3, #1
 801482a:	2b00      	cmp	r3, #0
 801482c:	6093      	str	r3, [r2, #8]
 801482e:	da08      	bge.n	8014842 <__sfputc_r+0x1e>
 8014830:	6994      	ldr	r4, [r2, #24]
 8014832:	42a3      	cmp	r3, r4
 8014834:	db02      	blt.n	801483c <__sfputc_r+0x18>
 8014836:	b2cb      	uxtb	r3, r1
 8014838:	2b0a      	cmp	r3, #10
 801483a:	d102      	bne.n	8014842 <__sfputc_r+0x1e>
 801483c:	bc10      	pop	{r4}
 801483e:	f7ff b92b 	b.w	8013a98 <__swbuf_r>
 8014842:	6813      	ldr	r3, [r2, #0]
 8014844:	1c58      	adds	r0, r3, #1
 8014846:	6010      	str	r0, [r2, #0]
 8014848:	7019      	strb	r1, [r3, #0]
 801484a:	b2c8      	uxtb	r0, r1
 801484c:	bc10      	pop	{r4}
 801484e:	4770      	bx	lr

08014850 <__sfputs_r>:
 8014850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014852:	4606      	mov	r6, r0
 8014854:	460f      	mov	r7, r1
 8014856:	4614      	mov	r4, r2
 8014858:	18d5      	adds	r5, r2, r3
 801485a:	42ac      	cmp	r4, r5
 801485c:	d101      	bne.n	8014862 <__sfputs_r+0x12>
 801485e:	2000      	movs	r0, #0
 8014860:	e007      	b.n	8014872 <__sfputs_r+0x22>
 8014862:	463a      	mov	r2, r7
 8014864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014868:	4630      	mov	r0, r6
 801486a:	f7ff ffdb 	bl	8014824 <__sfputc_r>
 801486e:	1c43      	adds	r3, r0, #1
 8014870:	d1f3      	bne.n	801485a <__sfputs_r+0xa>
 8014872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014874 <_vfiprintf_r>:
 8014874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014878:	b09d      	sub	sp, #116	; 0x74
 801487a:	460c      	mov	r4, r1
 801487c:	4617      	mov	r7, r2
 801487e:	9303      	str	r3, [sp, #12]
 8014880:	4606      	mov	r6, r0
 8014882:	b118      	cbz	r0, 801488c <_vfiprintf_r+0x18>
 8014884:	6983      	ldr	r3, [r0, #24]
 8014886:	b90b      	cbnz	r3, 801488c <_vfiprintf_r+0x18>
 8014888:	f7ff fae8 	bl	8013e5c <__sinit>
 801488c:	4b7c      	ldr	r3, [pc, #496]	; (8014a80 <_vfiprintf_r+0x20c>)
 801488e:	429c      	cmp	r4, r3
 8014890:	d157      	bne.n	8014942 <_vfiprintf_r+0xce>
 8014892:	6874      	ldr	r4, [r6, #4]
 8014894:	89a3      	ldrh	r3, [r4, #12]
 8014896:	0718      	lsls	r0, r3, #28
 8014898:	d55d      	bpl.n	8014956 <_vfiprintf_r+0xe2>
 801489a:	6923      	ldr	r3, [r4, #16]
 801489c:	2b00      	cmp	r3, #0
 801489e:	d05a      	beq.n	8014956 <_vfiprintf_r+0xe2>
 80148a0:	2300      	movs	r3, #0
 80148a2:	9309      	str	r3, [sp, #36]	; 0x24
 80148a4:	2320      	movs	r3, #32
 80148a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80148aa:	2330      	movs	r3, #48	; 0x30
 80148ac:	f04f 0b01 	mov.w	fp, #1
 80148b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80148b4:	46b8      	mov	r8, r7
 80148b6:	4645      	mov	r5, r8
 80148b8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d155      	bne.n	801496c <_vfiprintf_r+0xf8>
 80148c0:	ebb8 0a07 	subs.w	sl, r8, r7
 80148c4:	d00b      	beq.n	80148de <_vfiprintf_r+0x6a>
 80148c6:	4653      	mov	r3, sl
 80148c8:	463a      	mov	r2, r7
 80148ca:	4621      	mov	r1, r4
 80148cc:	4630      	mov	r0, r6
 80148ce:	f7ff ffbf 	bl	8014850 <__sfputs_r>
 80148d2:	3001      	adds	r0, #1
 80148d4:	f000 80c4 	beq.w	8014a60 <_vfiprintf_r+0x1ec>
 80148d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148da:	4453      	add	r3, sl
 80148dc:	9309      	str	r3, [sp, #36]	; 0x24
 80148de:	f898 3000 	ldrb.w	r3, [r8]
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	f000 80bc 	beq.w	8014a60 <_vfiprintf_r+0x1ec>
 80148e8:	2300      	movs	r3, #0
 80148ea:	f04f 32ff 	mov.w	r2, #4294967295
 80148ee:	9304      	str	r3, [sp, #16]
 80148f0:	9307      	str	r3, [sp, #28]
 80148f2:	9205      	str	r2, [sp, #20]
 80148f4:	9306      	str	r3, [sp, #24]
 80148f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80148fa:	931a      	str	r3, [sp, #104]	; 0x68
 80148fc:	2205      	movs	r2, #5
 80148fe:	7829      	ldrb	r1, [r5, #0]
 8014900:	4860      	ldr	r0, [pc, #384]	; (8014a84 <_vfiprintf_r+0x210>)
 8014902:	f000 fd39 	bl	8015378 <memchr>
 8014906:	f105 0801 	add.w	r8, r5, #1
 801490a:	9b04      	ldr	r3, [sp, #16]
 801490c:	2800      	cmp	r0, #0
 801490e:	d131      	bne.n	8014974 <_vfiprintf_r+0x100>
 8014910:	06d9      	lsls	r1, r3, #27
 8014912:	bf44      	itt	mi
 8014914:	2220      	movmi	r2, #32
 8014916:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801491a:	071a      	lsls	r2, r3, #28
 801491c:	bf44      	itt	mi
 801491e:	222b      	movmi	r2, #43	; 0x2b
 8014920:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014924:	782a      	ldrb	r2, [r5, #0]
 8014926:	2a2a      	cmp	r2, #42	; 0x2a
 8014928:	d02c      	beq.n	8014984 <_vfiprintf_r+0x110>
 801492a:	2100      	movs	r1, #0
 801492c:	200a      	movs	r0, #10
 801492e:	9a07      	ldr	r2, [sp, #28]
 8014930:	46a8      	mov	r8, r5
 8014932:	f898 3000 	ldrb.w	r3, [r8]
 8014936:	3501      	adds	r5, #1
 8014938:	3b30      	subs	r3, #48	; 0x30
 801493a:	2b09      	cmp	r3, #9
 801493c:	d96d      	bls.n	8014a1a <_vfiprintf_r+0x1a6>
 801493e:	b371      	cbz	r1, 801499e <_vfiprintf_r+0x12a>
 8014940:	e026      	b.n	8014990 <_vfiprintf_r+0x11c>
 8014942:	4b51      	ldr	r3, [pc, #324]	; (8014a88 <_vfiprintf_r+0x214>)
 8014944:	429c      	cmp	r4, r3
 8014946:	d101      	bne.n	801494c <_vfiprintf_r+0xd8>
 8014948:	68b4      	ldr	r4, [r6, #8]
 801494a:	e7a3      	b.n	8014894 <_vfiprintf_r+0x20>
 801494c:	4b4f      	ldr	r3, [pc, #316]	; (8014a8c <_vfiprintf_r+0x218>)
 801494e:	429c      	cmp	r4, r3
 8014950:	bf08      	it	eq
 8014952:	68f4      	ldreq	r4, [r6, #12]
 8014954:	e79e      	b.n	8014894 <_vfiprintf_r+0x20>
 8014956:	4621      	mov	r1, r4
 8014958:	4630      	mov	r0, r6
 801495a:	f7ff f90f 	bl	8013b7c <__swsetup_r>
 801495e:	2800      	cmp	r0, #0
 8014960:	d09e      	beq.n	80148a0 <_vfiprintf_r+0x2c>
 8014962:	f04f 30ff 	mov.w	r0, #4294967295
 8014966:	b01d      	add	sp, #116	; 0x74
 8014968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801496c:	2b25      	cmp	r3, #37	; 0x25
 801496e:	d0a7      	beq.n	80148c0 <_vfiprintf_r+0x4c>
 8014970:	46a8      	mov	r8, r5
 8014972:	e7a0      	b.n	80148b6 <_vfiprintf_r+0x42>
 8014974:	4a43      	ldr	r2, [pc, #268]	; (8014a84 <_vfiprintf_r+0x210>)
 8014976:	4645      	mov	r5, r8
 8014978:	1a80      	subs	r0, r0, r2
 801497a:	fa0b f000 	lsl.w	r0, fp, r0
 801497e:	4318      	orrs	r0, r3
 8014980:	9004      	str	r0, [sp, #16]
 8014982:	e7bb      	b.n	80148fc <_vfiprintf_r+0x88>
 8014984:	9a03      	ldr	r2, [sp, #12]
 8014986:	1d11      	adds	r1, r2, #4
 8014988:	6812      	ldr	r2, [r2, #0]
 801498a:	9103      	str	r1, [sp, #12]
 801498c:	2a00      	cmp	r2, #0
 801498e:	db01      	blt.n	8014994 <_vfiprintf_r+0x120>
 8014990:	9207      	str	r2, [sp, #28]
 8014992:	e004      	b.n	801499e <_vfiprintf_r+0x12a>
 8014994:	4252      	negs	r2, r2
 8014996:	f043 0302 	orr.w	r3, r3, #2
 801499a:	9207      	str	r2, [sp, #28]
 801499c:	9304      	str	r3, [sp, #16]
 801499e:	f898 3000 	ldrb.w	r3, [r8]
 80149a2:	2b2e      	cmp	r3, #46	; 0x2e
 80149a4:	d110      	bne.n	80149c8 <_vfiprintf_r+0x154>
 80149a6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80149aa:	f108 0101 	add.w	r1, r8, #1
 80149ae:	2b2a      	cmp	r3, #42	; 0x2a
 80149b0:	d137      	bne.n	8014a22 <_vfiprintf_r+0x1ae>
 80149b2:	9b03      	ldr	r3, [sp, #12]
 80149b4:	f108 0802 	add.w	r8, r8, #2
 80149b8:	1d1a      	adds	r2, r3, #4
 80149ba:	681b      	ldr	r3, [r3, #0]
 80149bc:	9203      	str	r2, [sp, #12]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	bfb8      	it	lt
 80149c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80149c6:	9305      	str	r3, [sp, #20]
 80149c8:	4d31      	ldr	r5, [pc, #196]	; (8014a90 <_vfiprintf_r+0x21c>)
 80149ca:	2203      	movs	r2, #3
 80149cc:	f898 1000 	ldrb.w	r1, [r8]
 80149d0:	4628      	mov	r0, r5
 80149d2:	f000 fcd1 	bl	8015378 <memchr>
 80149d6:	b140      	cbz	r0, 80149ea <_vfiprintf_r+0x176>
 80149d8:	2340      	movs	r3, #64	; 0x40
 80149da:	1b40      	subs	r0, r0, r5
 80149dc:	fa03 f000 	lsl.w	r0, r3, r0
 80149e0:	9b04      	ldr	r3, [sp, #16]
 80149e2:	f108 0801 	add.w	r8, r8, #1
 80149e6:	4303      	orrs	r3, r0
 80149e8:	9304      	str	r3, [sp, #16]
 80149ea:	f898 1000 	ldrb.w	r1, [r8]
 80149ee:	2206      	movs	r2, #6
 80149f0:	4828      	ldr	r0, [pc, #160]	; (8014a94 <_vfiprintf_r+0x220>)
 80149f2:	f108 0701 	add.w	r7, r8, #1
 80149f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80149fa:	f000 fcbd 	bl	8015378 <memchr>
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d034      	beq.n	8014a6c <_vfiprintf_r+0x1f8>
 8014a02:	4b25      	ldr	r3, [pc, #148]	; (8014a98 <_vfiprintf_r+0x224>)
 8014a04:	bb03      	cbnz	r3, 8014a48 <_vfiprintf_r+0x1d4>
 8014a06:	9b03      	ldr	r3, [sp, #12]
 8014a08:	3307      	adds	r3, #7
 8014a0a:	f023 0307 	bic.w	r3, r3, #7
 8014a0e:	3308      	adds	r3, #8
 8014a10:	9303      	str	r3, [sp, #12]
 8014a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a14:	444b      	add	r3, r9
 8014a16:	9309      	str	r3, [sp, #36]	; 0x24
 8014a18:	e74c      	b.n	80148b4 <_vfiprintf_r+0x40>
 8014a1a:	fb00 3202 	mla	r2, r0, r2, r3
 8014a1e:	2101      	movs	r1, #1
 8014a20:	e786      	b.n	8014930 <_vfiprintf_r+0xbc>
 8014a22:	2300      	movs	r3, #0
 8014a24:	250a      	movs	r5, #10
 8014a26:	4618      	mov	r0, r3
 8014a28:	9305      	str	r3, [sp, #20]
 8014a2a:	4688      	mov	r8, r1
 8014a2c:	f898 2000 	ldrb.w	r2, [r8]
 8014a30:	3101      	adds	r1, #1
 8014a32:	3a30      	subs	r2, #48	; 0x30
 8014a34:	2a09      	cmp	r2, #9
 8014a36:	d903      	bls.n	8014a40 <_vfiprintf_r+0x1cc>
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d0c5      	beq.n	80149c8 <_vfiprintf_r+0x154>
 8014a3c:	9005      	str	r0, [sp, #20]
 8014a3e:	e7c3      	b.n	80149c8 <_vfiprintf_r+0x154>
 8014a40:	fb05 2000 	mla	r0, r5, r0, r2
 8014a44:	2301      	movs	r3, #1
 8014a46:	e7f0      	b.n	8014a2a <_vfiprintf_r+0x1b6>
 8014a48:	ab03      	add	r3, sp, #12
 8014a4a:	9300      	str	r3, [sp, #0]
 8014a4c:	4622      	mov	r2, r4
 8014a4e:	4b13      	ldr	r3, [pc, #76]	; (8014a9c <_vfiprintf_r+0x228>)
 8014a50:	a904      	add	r1, sp, #16
 8014a52:	4630      	mov	r0, r6
 8014a54:	f3af 8000 	nop.w
 8014a58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014a5c:	4681      	mov	r9, r0
 8014a5e:	d1d8      	bne.n	8014a12 <_vfiprintf_r+0x19e>
 8014a60:	89a3      	ldrh	r3, [r4, #12]
 8014a62:	065b      	lsls	r3, r3, #25
 8014a64:	f53f af7d 	bmi.w	8014962 <_vfiprintf_r+0xee>
 8014a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014a6a:	e77c      	b.n	8014966 <_vfiprintf_r+0xf2>
 8014a6c:	ab03      	add	r3, sp, #12
 8014a6e:	9300      	str	r3, [sp, #0]
 8014a70:	4622      	mov	r2, r4
 8014a72:	4b0a      	ldr	r3, [pc, #40]	; (8014a9c <_vfiprintf_r+0x228>)
 8014a74:	a904      	add	r1, sp, #16
 8014a76:	4630      	mov	r0, r6
 8014a78:	f000 f88a 	bl	8014b90 <_printf_i>
 8014a7c:	e7ec      	b.n	8014a58 <_vfiprintf_r+0x1e4>
 8014a7e:	bf00      	nop
 8014a80:	080160fc 	.word	0x080160fc
 8014a84:	08016140 	.word	0x08016140
 8014a88:	0801611c 	.word	0x0801611c
 8014a8c:	080160dc 	.word	0x080160dc
 8014a90:	08016146 	.word	0x08016146
 8014a94:	0801614a 	.word	0x0801614a
 8014a98:	00000000 	.word	0x00000000
 8014a9c:	08014851 	.word	0x08014851

08014aa0 <_printf_common>:
 8014aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014aa4:	4691      	mov	r9, r2
 8014aa6:	461f      	mov	r7, r3
 8014aa8:	688a      	ldr	r2, [r1, #8]
 8014aaa:	690b      	ldr	r3, [r1, #16]
 8014aac:	4606      	mov	r6, r0
 8014aae:	4293      	cmp	r3, r2
 8014ab0:	bfb8      	it	lt
 8014ab2:	4613      	movlt	r3, r2
 8014ab4:	f8c9 3000 	str.w	r3, [r9]
 8014ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014abc:	460c      	mov	r4, r1
 8014abe:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014ac2:	b112      	cbz	r2, 8014aca <_printf_common+0x2a>
 8014ac4:	3301      	adds	r3, #1
 8014ac6:	f8c9 3000 	str.w	r3, [r9]
 8014aca:	6823      	ldr	r3, [r4, #0]
 8014acc:	0699      	lsls	r1, r3, #26
 8014ace:	bf42      	ittt	mi
 8014ad0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014ad4:	3302      	addmi	r3, #2
 8014ad6:	f8c9 3000 	strmi.w	r3, [r9]
 8014ada:	6825      	ldr	r5, [r4, #0]
 8014adc:	f015 0506 	ands.w	r5, r5, #6
 8014ae0:	d107      	bne.n	8014af2 <_printf_common+0x52>
 8014ae2:	f104 0a19 	add.w	sl, r4, #25
 8014ae6:	68e3      	ldr	r3, [r4, #12]
 8014ae8:	f8d9 2000 	ldr.w	r2, [r9]
 8014aec:	1a9b      	subs	r3, r3, r2
 8014aee:	429d      	cmp	r5, r3
 8014af0:	db2a      	blt.n	8014b48 <_printf_common+0xa8>
 8014af2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014af6:	6822      	ldr	r2, [r4, #0]
 8014af8:	3300      	adds	r3, #0
 8014afa:	bf18      	it	ne
 8014afc:	2301      	movne	r3, #1
 8014afe:	0692      	lsls	r2, r2, #26
 8014b00:	d42f      	bmi.n	8014b62 <_printf_common+0xc2>
 8014b02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014b06:	4639      	mov	r1, r7
 8014b08:	4630      	mov	r0, r6
 8014b0a:	47c0      	blx	r8
 8014b0c:	3001      	adds	r0, #1
 8014b0e:	d022      	beq.n	8014b56 <_printf_common+0xb6>
 8014b10:	6823      	ldr	r3, [r4, #0]
 8014b12:	68e5      	ldr	r5, [r4, #12]
 8014b14:	f003 0306 	and.w	r3, r3, #6
 8014b18:	2b04      	cmp	r3, #4
 8014b1a:	bf18      	it	ne
 8014b1c:	2500      	movne	r5, #0
 8014b1e:	f8d9 2000 	ldr.w	r2, [r9]
 8014b22:	f04f 0900 	mov.w	r9, #0
 8014b26:	bf08      	it	eq
 8014b28:	1aad      	subeq	r5, r5, r2
 8014b2a:	68a3      	ldr	r3, [r4, #8]
 8014b2c:	6922      	ldr	r2, [r4, #16]
 8014b2e:	bf08      	it	eq
 8014b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014b34:	4293      	cmp	r3, r2
 8014b36:	bfc4      	itt	gt
 8014b38:	1a9b      	subgt	r3, r3, r2
 8014b3a:	18ed      	addgt	r5, r5, r3
 8014b3c:	341a      	adds	r4, #26
 8014b3e:	454d      	cmp	r5, r9
 8014b40:	d11b      	bne.n	8014b7a <_printf_common+0xda>
 8014b42:	2000      	movs	r0, #0
 8014b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b48:	2301      	movs	r3, #1
 8014b4a:	4652      	mov	r2, sl
 8014b4c:	4639      	mov	r1, r7
 8014b4e:	4630      	mov	r0, r6
 8014b50:	47c0      	blx	r8
 8014b52:	3001      	adds	r0, #1
 8014b54:	d103      	bne.n	8014b5e <_printf_common+0xbe>
 8014b56:	f04f 30ff 	mov.w	r0, #4294967295
 8014b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b5e:	3501      	adds	r5, #1
 8014b60:	e7c1      	b.n	8014ae6 <_printf_common+0x46>
 8014b62:	2030      	movs	r0, #48	; 0x30
 8014b64:	18e1      	adds	r1, r4, r3
 8014b66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014b6a:	1c5a      	adds	r2, r3, #1
 8014b6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014b70:	4422      	add	r2, r4
 8014b72:	3302      	adds	r3, #2
 8014b74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014b78:	e7c3      	b.n	8014b02 <_printf_common+0x62>
 8014b7a:	2301      	movs	r3, #1
 8014b7c:	4622      	mov	r2, r4
 8014b7e:	4639      	mov	r1, r7
 8014b80:	4630      	mov	r0, r6
 8014b82:	47c0      	blx	r8
 8014b84:	3001      	adds	r0, #1
 8014b86:	d0e6      	beq.n	8014b56 <_printf_common+0xb6>
 8014b88:	f109 0901 	add.w	r9, r9, #1
 8014b8c:	e7d7      	b.n	8014b3e <_printf_common+0x9e>
	...

08014b90 <_printf_i>:
 8014b90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014b94:	4617      	mov	r7, r2
 8014b96:	7e0a      	ldrb	r2, [r1, #24]
 8014b98:	b085      	sub	sp, #20
 8014b9a:	2a6e      	cmp	r2, #110	; 0x6e
 8014b9c:	4698      	mov	r8, r3
 8014b9e:	4606      	mov	r6, r0
 8014ba0:	460c      	mov	r4, r1
 8014ba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ba4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8014ba8:	f000 80bc 	beq.w	8014d24 <_printf_i+0x194>
 8014bac:	d81a      	bhi.n	8014be4 <_printf_i+0x54>
 8014bae:	2a63      	cmp	r2, #99	; 0x63
 8014bb0:	d02e      	beq.n	8014c10 <_printf_i+0x80>
 8014bb2:	d80a      	bhi.n	8014bca <_printf_i+0x3a>
 8014bb4:	2a00      	cmp	r2, #0
 8014bb6:	f000 80c8 	beq.w	8014d4a <_printf_i+0x1ba>
 8014bba:	2a58      	cmp	r2, #88	; 0x58
 8014bbc:	f000 808a 	beq.w	8014cd4 <_printf_i+0x144>
 8014bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014bc4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8014bc8:	e02a      	b.n	8014c20 <_printf_i+0x90>
 8014bca:	2a64      	cmp	r2, #100	; 0x64
 8014bcc:	d001      	beq.n	8014bd2 <_printf_i+0x42>
 8014bce:	2a69      	cmp	r2, #105	; 0x69
 8014bd0:	d1f6      	bne.n	8014bc0 <_printf_i+0x30>
 8014bd2:	6821      	ldr	r1, [r4, #0]
 8014bd4:	681a      	ldr	r2, [r3, #0]
 8014bd6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8014bda:	d023      	beq.n	8014c24 <_printf_i+0x94>
 8014bdc:	1d11      	adds	r1, r2, #4
 8014bde:	6019      	str	r1, [r3, #0]
 8014be0:	6813      	ldr	r3, [r2, #0]
 8014be2:	e027      	b.n	8014c34 <_printf_i+0xa4>
 8014be4:	2a73      	cmp	r2, #115	; 0x73
 8014be6:	f000 80b4 	beq.w	8014d52 <_printf_i+0x1c2>
 8014bea:	d808      	bhi.n	8014bfe <_printf_i+0x6e>
 8014bec:	2a6f      	cmp	r2, #111	; 0x6f
 8014bee:	d02a      	beq.n	8014c46 <_printf_i+0xb6>
 8014bf0:	2a70      	cmp	r2, #112	; 0x70
 8014bf2:	d1e5      	bne.n	8014bc0 <_printf_i+0x30>
 8014bf4:	680a      	ldr	r2, [r1, #0]
 8014bf6:	f042 0220 	orr.w	r2, r2, #32
 8014bfa:	600a      	str	r2, [r1, #0]
 8014bfc:	e003      	b.n	8014c06 <_printf_i+0x76>
 8014bfe:	2a75      	cmp	r2, #117	; 0x75
 8014c00:	d021      	beq.n	8014c46 <_printf_i+0xb6>
 8014c02:	2a78      	cmp	r2, #120	; 0x78
 8014c04:	d1dc      	bne.n	8014bc0 <_printf_i+0x30>
 8014c06:	2278      	movs	r2, #120	; 0x78
 8014c08:	496f      	ldr	r1, [pc, #444]	; (8014dc8 <_printf_i+0x238>)
 8014c0a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8014c0e:	e064      	b.n	8014cda <_printf_i+0x14a>
 8014c10:	681a      	ldr	r2, [r3, #0]
 8014c12:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8014c16:	1d11      	adds	r1, r2, #4
 8014c18:	6019      	str	r1, [r3, #0]
 8014c1a:	6813      	ldr	r3, [r2, #0]
 8014c1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014c20:	2301      	movs	r3, #1
 8014c22:	e0a3      	b.n	8014d6c <_printf_i+0x1dc>
 8014c24:	f011 0f40 	tst.w	r1, #64	; 0x40
 8014c28:	f102 0104 	add.w	r1, r2, #4
 8014c2c:	6019      	str	r1, [r3, #0]
 8014c2e:	d0d7      	beq.n	8014be0 <_printf_i+0x50>
 8014c30:	f9b2 3000 	ldrsh.w	r3, [r2]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	da03      	bge.n	8014c40 <_printf_i+0xb0>
 8014c38:	222d      	movs	r2, #45	; 0x2d
 8014c3a:	425b      	negs	r3, r3
 8014c3c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014c40:	4962      	ldr	r1, [pc, #392]	; (8014dcc <_printf_i+0x23c>)
 8014c42:	220a      	movs	r2, #10
 8014c44:	e017      	b.n	8014c76 <_printf_i+0xe6>
 8014c46:	6820      	ldr	r0, [r4, #0]
 8014c48:	6819      	ldr	r1, [r3, #0]
 8014c4a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8014c4e:	d003      	beq.n	8014c58 <_printf_i+0xc8>
 8014c50:	1d08      	adds	r0, r1, #4
 8014c52:	6018      	str	r0, [r3, #0]
 8014c54:	680b      	ldr	r3, [r1, #0]
 8014c56:	e006      	b.n	8014c66 <_printf_i+0xd6>
 8014c58:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014c5c:	f101 0004 	add.w	r0, r1, #4
 8014c60:	6018      	str	r0, [r3, #0]
 8014c62:	d0f7      	beq.n	8014c54 <_printf_i+0xc4>
 8014c64:	880b      	ldrh	r3, [r1, #0]
 8014c66:	2a6f      	cmp	r2, #111	; 0x6f
 8014c68:	bf14      	ite	ne
 8014c6a:	220a      	movne	r2, #10
 8014c6c:	2208      	moveq	r2, #8
 8014c6e:	4957      	ldr	r1, [pc, #348]	; (8014dcc <_printf_i+0x23c>)
 8014c70:	2000      	movs	r0, #0
 8014c72:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8014c76:	6865      	ldr	r5, [r4, #4]
 8014c78:	2d00      	cmp	r5, #0
 8014c7a:	60a5      	str	r5, [r4, #8]
 8014c7c:	f2c0 809c 	blt.w	8014db8 <_printf_i+0x228>
 8014c80:	6820      	ldr	r0, [r4, #0]
 8014c82:	f020 0004 	bic.w	r0, r0, #4
 8014c86:	6020      	str	r0, [r4, #0]
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d13f      	bne.n	8014d0c <_printf_i+0x17c>
 8014c8c:	2d00      	cmp	r5, #0
 8014c8e:	f040 8095 	bne.w	8014dbc <_printf_i+0x22c>
 8014c92:	4675      	mov	r5, lr
 8014c94:	2a08      	cmp	r2, #8
 8014c96:	d10b      	bne.n	8014cb0 <_printf_i+0x120>
 8014c98:	6823      	ldr	r3, [r4, #0]
 8014c9a:	07da      	lsls	r2, r3, #31
 8014c9c:	d508      	bpl.n	8014cb0 <_printf_i+0x120>
 8014c9e:	6923      	ldr	r3, [r4, #16]
 8014ca0:	6862      	ldr	r2, [r4, #4]
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	bfde      	ittt	le
 8014ca6:	2330      	movle	r3, #48	; 0x30
 8014ca8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014cac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014cb0:	ebae 0305 	sub.w	r3, lr, r5
 8014cb4:	6123      	str	r3, [r4, #16]
 8014cb6:	f8cd 8000 	str.w	r8, [sp]
 8014cba:	463b      	mov	r3, r7
 8014cbc:	aa03      	add	r2, sp, #12
 8014cbe:	4621      	mov	r1, r4
 8014cc0:	4630      	mov	r0, r6
 8014cc2:	f7ff feed 	bl	8014aa0 <_printf_common>
 8014cc6:	3001      	adds	r0, #1
 8014cc8:	d155      	bne.n	8014d76 <_printf_i+0x1e6>
 8014cca:	f04f 30ff 	mov.w	r0, #4294967295
 8014cce:	b005      	add	sp, #20
 8014cd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cd4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8014cd8:	493c      	ldr	r1, [pc, #240]	; (8014dcc <_printf_i+0x23c>)
 8014cda:	6822      	ldr	r2, [r4, #0]
 8014cdc:	6818      	ldr	r0, [r3, #0]
 8014cde:	f012 0f80 	tst.w	r2, #128	; 0x80
 8014ce2:	f100 0504 	add.w	r5, r0, #4
 8014ce6:	601d      	str	r5, [r3, #0]
 8014ce8:	d001      	beq.n	8014cee <_printf_i+0x15e>
 8014cea:	6803      	ldr	r3, [r0, #0]
 8014cec:	e002      	b.n	8014cf4 <_printf_i+0x164>
 8014cee:	0655      	lsls	r5, r2, #25
 8014cf0:	d5fb      	bpl.n	8014cea <_printf_i+0x15a>
 8014cf2:	8803      	ldrh	r3, [r0, #0]
 8014cf4:	07d0      	lsls	r0, r2, #31
 8014cf6:	bf44      	itt	mi
 8014cf8:	f042 0220 	orrmi.w	r2, r2, #32
 8014cfc:	6022      	strmi	r2, [r4, #0]
 8014cfe:	b91b      	cbnz	r3, 8014d08 <_printf_i+0x178>
 8014d00:	6822      	ldr	r2, [r4, #0]
 8014d02:	f022 0220 	bic.w	r2, r2, #32
 8014d06:	6022      	str	r2, [r4, #0]
 8014d08:	2210      	movs	r2, #16
 8014d0a:	e7b1      	b.n	8014c70 <_printf_i+0xe0>
 8014d0c:	4675      	mov	r5, lr
 8014d0e:	fbb3 f0f2 	udiv	r0, r3, r2
 8014d12:	fb02 3310 	mls	r3, r2, r0, r3
 8014d16:	5ccb      	ldrb	r3, [r1, r3]
 8014d18:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	2800      	cmp	r0, #0
 8014d20:	d1f5      	bne.n	8014d0e <_printf_i+0x17e>
 8014d22:	e7b7      	b.n	8014c94 <_printf_i+0x104>
 8014d24:	6808      	ldr	r0, [r1, #0]
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	f010 0f80 	tst.w	r0, #128	; 0x80
 8014d2c:	6949      	ldr	r1, [r1, #20]
 8014d2e:	d004      	beq.n	8014d3a <_printf_i+0x1aa>
 8014d30:	1d10      	adds	r0, r2, #4
 8014d32:	6018      	str	r0, [r3, #0]
 8014d34:	6813      	ldr	r3, [r2, #0]
 8014d36:	6019      	str	r1, [r3, #0]
 8014d38:	e007      	b.n	8014d4a <_printf_i+0x1ba>
 8014d3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014d3e:	f102 0004 	add.w	r0, r2, #4
 8014d42:	6018      	str	r0, [r3, #0]
 8014d44:	6813      	ldr	r3, [r2, #0]
 8014d46:	d0f6      	beq.n	8014d36 <_printf_i+0x1a6>
 8014d48:	8019      	strh	r1, [r3, #0]
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	4675      	mov	r5, lr
 8014d4e:	6123      	str	r3, [r4, #16]
 8014d50:	e7b1      	b.n	8014cb6 <_printf_i+0x126>
 8014d52:	681a      	ldr	r2, [r3, #0]
 8014d54:	1d11      	adds	r1, r2, #4
 8014d56:	6019      	str	r1, [r3, #0]
 8014d58:	6815      	ldr	r5, [r2, #0]
 8014d5a:	2100      	movs	r1, #0
 8014d5c:	6862      	ldr	r2, [r4, #4]
 8014d5e:	4628      	mov	r0, r5
 8014d60:	f000 fb0a 	bl	8015378 <memchr>
 8014d64:	b108      	cbz	r0, 8014d6a <_printf_i+0x1da>
 8014d66:	1b40      	subs	r0, r0, r5
 8014d68:	6060      	str	r0, [r4, #4]
 8014d6a:	6863      	ldr	r3, [r4, #4]
 8014d6c:	6123      	str	r3, [r4, #16]
 8014d6e:	2300      	movs	r3, #0
 8014d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014d74:	e79f      	b.n	8014cb6 <_printf_i+0x126>
 8014d76:	6923      	ldr	r3, [r4, #16]
 8014d78:	462a      	mov	r2, r5
 8014d7a:	4639      	mov	r1, r7
 8014d7c:	4630      	mov	r0, r6
 8014d7e:	47c0      	blx	r8
 8014d80:	3001      	adds	r0, #1
 8014d82:	d0a2      	beq.n	8014cca <_printf_i+0x13a>
 8014d84:	6823      	ldr	r3, [r4, #0]
 8014d86:	079b      	lsls	r3, r3, #30
 8014d88:	d507      	bpl.n	8014d9a <_printf_i+0x20a>
 8014d8a:	2500      	movs	r5, #0
 8014d8c:	f104 0919 	add.w	r9, r4, #25
 8014d90:	68e3      	ldr	r3, [r4, #12]
 8014d92:	9a03      	ldr	r2, [sp, #12]
 8014d94:	1a9b      	subs	r3, r3, r2
 8014d96:	429d      	cmp	r5, r3
 8014d98:	db05      	blt.n	8014da6 <_printf_i+0x216>
 8014d9a:	68e0      	ldr	r0, [r4, #12]
 8014d9c:	9b03      	ldr	r3, [sp, #12]
 8014d9e:	4298      	cmp	r0, r3
 8014da0:	bfb8      	it	lt
 8014da2:	4618      	movlt	r0, r3
 8014da4:	e793      	b.n	8014cce <_printf_i+0x13e>
 8014da6:	2301      	movs	r3, #1
 8014da8:	464a      	mov	r2, r9
 8014daa:	4639      	mov	r1, r7
 8014dac:	4630      	mov	r0, r6
 8014dae:	47c0      	blx	r8
 8014db0:	3001      	adds	r0, #1
 8014db2:	d08a      	beq.n	8014cca <_printf_i+0x13a>
 8014db4:	3501      	adds	r5, #1
 8014db6:	e7eb      	b.n	8014d90 <_printf_i+0x200>
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d1a7      	bne.n	8014d0c <_printf_i+0x17c>
 8014dbc:	780b      	ldrb	r3, [r1, #0]
 8014dbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014dc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014dc6:	e765      	b.n	8014c94 <_printf_i+0x104>
 8014dc8:	08016162 	.word	0x08016162
 8014dcc:	08016151 	.word	0x08016151

08014dd0 <_scanf_chars>:
 8014dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014dd4:	4615      	mov	r5, r2
 8014dd6:	688a      	ldr	r2, [r1, #8]
 8014dd8:	4680      	mov	r8, r0
 8014dda:	460c      	mov	r4, r1
 8014ddc:	b932      	cbnz	r2, 8014dec <_scanf_chars+0x1c>
 8014dde:	698a      	ldr	r2, [r1, #24]
 8014de0:	2a00      	cmp	r2, #0
 8014de2:	bf0c      	ite	eq
 8014de4:	2201      	moveq	r2, #1
 8014de6:	f04f 32ff 	movne.w	r2, #4294967295
 8014dea:	608a      	str	r2, [r1, #8]
 8014dec:	2600      	movs	r6, #0
 8014dee:	6822      	ldr	r2, [r4, #0]
 8014df0:	06d1      	lsls	r1, r2, #27
 8014df2:	bf5f      	itttt	pl
 8014df4:	681a      	ldrpl	r2, [r3, #0]
 8014df6:	1d11      	addpl	r1, r2, #4
 8014df8:	6019      	strpl	r1, [r3, #0]
 8014dfa:	6817      	ldrpl	r7, [r2, #0]
 8014dfc:	69a3      	ldr	r3, [r4, #24]
 8014dfe:	b1db      	cbz	r3, 8014e38 <_scanf_chars+0x68>
 8014e00:	2b01      	cmp	r3, #1
 8014e02:	d107      	bne.n	8014e14 <_scanf_chars+0x44>
 8014e04:	682b      	ldr	r3, [r5, #0]
 8014e06:	6962      	ldr	r2, [r4, #20]
 8014e08:	781b      	ldrb	r3, [r3, #0]
 8014e0a:	5cd3      	ldrb	r3, [r2, r3]
 8014e0c:	b9a3      	cbnz	r3, 8014e38 <_scanf_chars+0x68>
 8014e0e:	2e00      	cmp	r6, #0
 8014e10:	d131      	bne.n	8014e76 <_scanf_chars+0xa6>
 8014e12:	e006      	b.n	8014e22 <_scanf_chars+0x52>
 8014e14:	2b02      	cmp	r3, #2
 8014e16:	d007      	beq.n	8014e28 <_scanf_chars+0x58>
 8014e18:	2e00      	cmp	r6, #0
 8014e1a:	d12c      	bne.n	8014e76 <_scanf_chars+0xa6>
 8014e1c:	69a3      	ldr	r3, [r4, #24]
 8014e1e:	2b01      	cmp	r3, #1
 8014e20:	d129      	bne.n	8014e76 <_scanf_chars+0xa6>
 8014e22:	2001      	movs	r0, #1
 8014e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e28:	f7fe f99a 	bl	8013160 <__locale_ctype_ptr>
 8014e2c:	682b      	ldr	r3, [r5, #0]
 8014e2e:	781b      	ldrb	r3, [r3, #0]
 8014e30:	4418      	add	r0, r3
 8014e32:	7843      	ldrb	r3, [r0, #1]
 8014e34:	071b      	lsls	r3, r3, #28
 8014e36:	d4ef      	bmi.n	8014e18 <_scanf_chars+0x48>
 8014e38:	6823      	ldr	r3, [r4, #0]
 8014e3a:	3601      	adds	r6, #1
 8014e3c:	06da      	lsls	r2, r3, #27
 8014e3e:	bf5e      	ittt	pl
 8014e40:	682b      	ldrpl	r3, [r5, #0]
 8014e42:	781b      	ldrbpl	r3, [r3, #0]
 8014e44:	703b      	strbpl	r3, [r7, #0]
 8014e46:	682a      	ldr	r2, [r5, #0]
 8014e48:	686b      	ldr	r3, [r5, #4]
 8014e4a:	f102 0201 	add.w	r2, r2, #1
 8014e4e:	602a      	str	r2, [r5, #0]
 8014e50:	68a2      	ldr	r2, [r4, #8]
 8014e52:	f103 33ff 	add.w	r3, r3, #4294967295
 8014e56:	f102 32ff 	add.w	r2, r2, #4294967295
 8014e5a:	606b      	str	r3, [r5, #4]
 8014e5c:	bf58      	it	pl
 8014e5e:	3701      	addpl	r7, #1
 8014e60:	60a2      	str	r2, [r4, #8]
 8014e62:	b142      	cbz	r2, 8014e76 <_scanf_chars+0xa6>
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	dcc9      	bgt.n	8014dfc <_scanf_chars+0x2c>
 8014e68:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014e6c:	4629      	mov	r1, r5
 8014e6e:	4640      	mov	r0, r8
 8014e70:	4798      	blx	r3
 8014e72:	2800      	cmp	r0, #0
 8014e74:	d0c2      	beq.n	8014dfc <_scanf_chars+0x2c>
 8014e76:	6823      	ldr	r3, [r4, #0]
 8014e78:	f013 0310 	ands.w	r3, r3, #16
 8014e7c:	d105      	bne.n	8014e8a <_scanf_chars+0xba>
 8014e7e:	68e2      	ldr	r2, [r4, #12]
 8014e80:	3201      	adds	r2, #1
 8014e82:	60e2      	str	r2, [r4, #12]
 8014e84:	69a2      	ldr	r2, [r4, #24]
 8014e86:	b102      	cbz	r2, 8014e8a <_scanf_chars+0xba>
 8014e88:	703b      	strb	r3, [r7, #0]
 8014e8a:	6923      	ldr	r3, [r4, #16]
 8014e8c:	2000      	movs	r0, #0
 8014e8e:	441e      	add	r6, r3
 8014e90:	6126      	str	r6, [r4, #16]
 8014e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08014e98 <_scanf_i>:
 8014e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e9c:	460c      	mov	r4, r1
 8014e9e:	469a      	mov	sl, r3
 8014ea0:	4b74      	ldr	r3, [pc, #464]	; (8015074 <_scanf_i+0x1dc>)
 8014ea2:	b087      	sub	sp, #28
 8014ea4:	4683      	mov	fp, r0
 8014ea6:	4616      	mov	r6, r2
 8014ea8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014eac:	ab03      	add	r3, sp, #12
 8014eae:	68a7      	ldr	r7, [r4, #8]
 8014eb0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014eb4:	4b70      	ldr	r3, [pc, #448]	; (8015078 <_scanf_i+0x1e0>)
 8014eb6:	69a1      	ldr	r1, [r4, #24]
 8014eb8:	4a70      	ldr	r2, [pc, #448]	; (801507c <_scanf_i+0x1e4>)
 8014eba:	f104 091c 	add.w	r9, r4, #28
 8014ebe:	2903      	cmp	r1, #3
 8014ec0:	bf18      	it	ne
 8014ec2:	461a      	movne	r2, r3
 8014ec4:	1e7b      	subs	r3, r7, #1
 8014ec6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8014eca:	bf84      	itt	hi
 8014ecc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014ed0:	60a3      	strhi	r3, [r4, #8]
 8014ed2:	6823      	ldr	r3, [r4, #0]
 8014ed4:	bf88      	it	hi
 8014ed6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8014eda:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8014ede:	6023      	str	r3, [r4, #0]
 8014ee0:	bf98      	it	ls
 8014ee2:	2700      	movls	r7, #0
 8014ee4:	464b      	mov	r3, r9
 8014ee6:	f04f 0800 	mov.w	r8, #0
 8014eea:	9200      	str	r2, [sp, #0]
 8014eec:	bf88      	it	hi
 8014eee:	197f      	addhi	r7, r7, r5
 8014ef0:	6831      	ldr	r1, [r6, #0]
 8014ef2:	9301      	str	r3, [sp, #4]
 8014ef4:	ab03      	add	r3, sp, #12
 8014ef6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8014efa:	2202      	movs	r2, #2
 8014efc:	7809      	ldrb	r1, [r1, #0]
 8014efe:	f000 fa3b 	bl	8015378 <memchr>
 8014f02:	9b01      	ldr	r3, [sp, #4]
 8014f04:	b328      	cbz	r0, 8014f52 <_scanf_i+0xba>
 8014f06:	f1b8 0f01 	cmp.w	r8, #1
 8014f0a:	d156      	bne.n	8014fba <_scanf_i+0x122>
 8014f0c:	6862      	ldr	r2, [r4, #4]
 8014f0e:	b92a      	cbnz	r2, 8014f1c <_scanf_i+0x84>
 8014f10:	2208      	movs	r2, #8
 8014f12:	6062      	str	r2, [r4, #4]
 8014f14:	6822      	ldr	r2, [r4, #0]
 8014f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8014f1a:	6022      	str	r2, [r4, #0]
 8014f1c:	6822      	ldr	r2, [r4, #0]
 8014f1e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8014f22:	6022      	str	r2, [r4, #0]
 8014f24:	68a2      	ldr	r2, [r4, #8]
 8014f26:	1e51      	subs	r1, r2, #1
 8014f28:	60a1      	str	r1, [r4, #8]
 8014f2a:	b192      	cbz	r2, 8014f52 <_scanf_i+0xba>
 8014f2c:	6832      	ldr	r2, [r6, #0]
 8014f2e:	1c5d      	adds	r5, r3, #1
 8014f30:	1c51      	adds	r1, r2, #1
 8014f32:	6031      	str	r1, [r6, #0]
 8014f34:	7812      	ldrb	r2, [r2, #0]
 8014f36:	701a      	strb	r2, [r3, #0]
 8014f38:	6873      	ldr	r3, [r6, #4]
 8014f3a:	3b01      	subs	r3, #1
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	6073      	str	r3, [r6, #4]
 8014f40:	dc06      	bgt.n	8014f50 <_scanf_i+0xb8>
 8014f42:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014f46:	4631      	mov	r1, r6
 8014f48:	4658      	mov	r0, fp
 8014f4a:	4798      	blx	r3
 8014f4c:	2800      	cmp	r0, #0
 8014f4e:	d177      	bne.n	8015040 <_scanf_i+0x1a8>
 8014f50:	462b      	mov	r3, r5
 8014f52:	f108 0801 	add.w	r8, r8, #1
 8014f56:	f1b8 0f03 	cmp.w	r8, #3
 8014f5a:	d1c9      	bne.n	8014ef0 <_scanf_i+0x58>
 8014f5c:	6862      	ldr	r2, [r4, #4]
 8014f5e:	b90a      	cbnz	r2, 8014f64 <_scanf_i+0xcc>
 8014f60:	220a      	movs	r2, #10
 8014f62:	6062      	str	r2, [r4, #4]
 8014f64:	6862      	ldr	r2, [r4, #4]
 8014f66:	4946      	ldr	r1, [pc, #280]	; (8015080 <_scanf_i+0x1e8>)
 8014f68:	6960      	ldr	r0, [r4, #20]
 8014f6a:	1a89      	subs	r1, r1, r2
 8014f6c:	9301      	str	r3, [sp, #4]
 8014f6e:	f000 f8d1 	bl	8015114 <__sccl>
 8014f72:	9b01      	ldr	r3, [sp, #4]
 8014f74:	f04f 0800 	mov.w	r8, #0
 8014f78:	461d      	mov	r5, r3
 8014f7a:	68a3      	ldr	r3, [r4, #8]
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d039      	beq.n	8014ff4 <_scanf_i+0x15c>
 8014f80:	6831      	ldr	r1, [r6, #0]
 8014f82:	6960      	ldr	r0, [r4, #20]
 8014f84:	780a      	ldrb	r2, [r1, #0]
 8014f86:	5c80      	ldrb	r0, [r0, r2]
 8014f88:	2800      	cmp	r0, #0
 8014f8a:	d033      	beq.n	8014ff4 <_scanf_i+0x15c>
 8014f8c:	2a30      	cmp	r2, #48	; 0x30
 8014f8e:	6822      	ldr	r2, [r4, #0]
 8014f90:	d121      	bne.n	8014fd6 <_scanf_i+0x13e>
 8014f92:	0510      	lsls	r0, r2, #20
 8014f94:	d51f      	bpl.n	8014fd6 <_scanf_i+0x13e>
 8014f96:	f108 0801 	add.w	r8, r8, #1
 8014f9a:	b117      	cbz	r7, 8014fa2 <_scanf_i+0x10a>
 8014f9c:	3301      	adds	r3, #1
 8014f9e:	3f01      	subs	r7, #1
 8014fa0:	60a3      	str	r3, [r4, #8]
 8014fa2:	6873      	ldr	r3, [r6, #4]
 8014fa4:	3b01      	subs	r3, #1
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	6073      	str	r3, [r6, #4]
 8014faa:	dd1c      	ble.n	8014fe6 <_scanf_i+0x14e>
 8014fac:	6833      	ldr	r3, [r6, #0]
 8014fae:	3301      	adds	r3, #1
 8014fb0:	6033      	str	r3, [r6, #0]
 8014fb2:	68a3      	ldr	r3, [r4, #8]
 8014fb4:	3b01      	subs	r3, #1
 8014fb6:	60a3      	str	r3, [r4, #8]
 8014fb8:	e7df      	b.n	8014f7a <_scanf_i+0xe2>
 8014fba:	f1b8 0f02 	cmp.w	r8, #2
 8014fbe:	d1b1      	bne.n	8014f24 <_scanf_i+0x8c>
 8014fc0:	6822      	ldr	r2, [r4, #0]
 8014fc2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8014fc6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8014fca:	d1c2      	bne.n	8014f52 <_scanf_i+0xba>
 8014fcc:	2110      	movs	r1, #16
 8014fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014fd2:	6061      	str	r1, [r4, #4]
 8014fd4:	e7a5      	b.n	8014f22 <_scanf_i+0x8a>
 8014fd6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8014fda:	6022      	str	r2, [r4, #0]
 8014fdc:	780b      	ldrb	r3, [r1, #0]
 8014fde:	3501      	adds	r5, #1
 8014fe0:	f805 3c01 	strb.w	r3, [r5, #-1]
 8014fe4:	e7dd      	b.n	8014fa2 <_scanf_i+0x10a>
 8014fe6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014fea:	4631      	mov	r1, r6
 8014fec:	4658      	mov	r0, fp
 8014fee:	4798      	blx	r3
 8014ff0:	2800      	cmp	r0, #0
 8014ff2:	d0de      	beq.n	8014fb2 <_scanf_i+0x11a>
 8014ff4:	6823      	ldr	r3, [r4, #0]
 8014ff6:	05d9      	lsls	r1, r3, #23
 8014ff8:	d50c      	bpl.n	8015014 <_scanf_i+0x17c>
 8014ffa:	454d      	cmp	r5, r9
 8014ffc:	d908      	bls.n	8015010 <_scanf_i+0x178>
 8014ffe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015002:	1e6f      	subs	r7, r5, #1
 8015004:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015008:	4632      	mov	r2, r6
 801500a:	4658      	mov	r0, fp
 801500c:	4798      	blx	r3
 801500e:	463d      	mov	r5, r7
 8015010:	454d      	cmp	r5, r9
 8015012:	d02c      	beq.n	801506e <_scanf_i+0x1d6>
 8015014:	6822      	ldr	r2, [r4, #0]
 8015016:	f012 0210 	ands.w	r2, r2, #16
 801501a:	d11e      	bne.n	801505a <_scanf_i+0x1c2>
 801501c:	702a      	strb	r2, [r5, #0]
 801501e:	6863      	ldr	r3, [r4, #4]
 8015020:	4649      	mov	r1, r9
 8015022:	4658      	mov	r0, fp
 8015024:	9e00      	ldr	r6, [sp, #0]
 8015026:	47b0      	blx	r6
 8015028:	6822      	ldr	r2, [r4, #0]
 801502a:	f8da 3000 	ldr.w	r3, [sl]
 801502e:	f012 0f20 	tst.w	r2, #32
 8015032:	d008      	beq.n	8015046 <_scanf_i+0x1ae>
 8015034:	1d1a      	adds	r2, r3, #4
 8015036:	f8ca 2000 	str.w	r2, [sl]
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	6018      	str	r0, [r3, #0]
 801503e:	e009      	b.n	8015054 <_scanf_i+0x1bc>
 8015040:	f04f 0800 	mov.w	r8, #0
 8015044:	e7d6      	b.n	8014ff4 <_scanf_i+0x15c>
 8015046:	07d2      	lsls	r2, r2, #31
 8015048:	d5f4      	bpl.n	8015034 <_scanf_i+0x19c>
 801504a:	1d1a      	adds	r2, r3, #4
 801504c:	f8ca 2000 	str.w	r2, [sl]
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	8018      	strh	r0, [r3, #0]
 8015054:	68e3      	ldr	r3, [r4, #12]
 8015056:	3301      	adds	r3, #1
 8015058:	60e3      	str	r3, [r4, #12]
 801505a:	2000      	movs	r0, #0
 801505c:	eba5 0509 	sub.w	r5, r5, r9
 8015060:	44a8      	add	r8, r5
 8015062:	6925      	ldr	r5, [r4, #16]
 8015064:	4445      	add	r5, r8
 8015066:	6125      	str	r5, [r4, #16]
 8015068:	b007      	add	sp, #28
 801506a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801506e:	2001      	movs	r0, #1
 8015070:	e7fa      	b.n	8015068 <_scanf_i+0x1d0>
 8015072:	bf00      	nop
 8015074:	08015bac 	.word	0x08015bac
 8015078:	0801526d 	.word	0x0801526d
 801507c:	08013611 	.word	0x08013611
 8015080:	08016183 	.word	0x08016183

08015084 <_putc_r>:
 8015084:	b570      	push	{r4, r5, r6, lr}
 8015086:	460d      	mov	r5, r1
 8015088:	4614      	mov	r4, r2
 801508a:	4606      	mov	r6, r0
 801508c:	b118      	cbz	r0, 8015096 <_putc_r+0x12>
 801508e:	6983      	ldr	r3, [r0, #24]
 8015090:	b90b      	cbnz	r3, 8015096 <_putc_r+0x12>
 8015092:	f7fe fee3 	bl	8013e5c <__sinit>
 8015096:	4b13      	ldr	r3, [pc, #76]	; (80150e4 <_putc_r+0x60>)
 8015098:	429c      	cmp	r4, r3
 801509a:	d112      	bne.n	80150c2 <_putc_r+0x3e>
 801509c:	6874      	ldr	r4, [r6, #4]
 801509e:	68a3      	ldr	r3, [r4, #8]
 80150a0:	3b01      	subs	r3, #1
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	60a3      	str	r3, [r4, #8]
 80150a6:	da16      	bge.n	80150d6 <_putc_r+0x52>
 80150a8:	69a2      	ldr	r2, [r4, #24]
 80150aa:	4293      	cmp	r3, r2
 80150ac:	db02      	blt.n	80150b4 <_putc_r+0x30>
 80150ae:	b2eb      	uxtb	r3, r5
 80150b0:	2b0a      	cmp	r3, #10
 80150b2:	d110      	bne.n	80150d6 <_putc_r+0x52>
 80150b4:	4622      	mov	r2, r4
 80150b6:	4629      	mov	r1, r5
 80150b8:	4630      	mov	r0, r6
 80150ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80150be:	f7fe bceb 	b.w	8013a98 <__swbuf_r>
 80150c2:	4b09      	ldr	r3, [pc, #36]	; (80150e8 <_putc_r+0x64>)
 80150c4:	429c      	cmp	r4, r3
 80150c6:	d101      	bne.n	80150cc <_putc_r+0x48>
 80150c8:	68b4      	ldr	r4, [r6, #8]
 80150ca:	e7e8      	b.n	801509e <_putc_r+0x1a>
 80150cc:	4b07      	ldr	r3, [pc, #28]	; (80150ec <_putc_r+0x68>)
 80150ce:	429c      	cmp	r4, r3
 80150d0:	bf08      	it	eq
 80150d2:	68f4      	ldreq	r4, [r6, #12]
 80150d4:	e7e3      	b.n	801509e <_putc_r+0x1a>
 80150d6:	6823      	ldr	r3, [r4, #0]
 80150d8:	b2e8      	uxtb	r0, r5
 80150da:	1c5a      	adds	r2, r3, #1
 80150dc:	6022      	str	r2, [r4, #0]
 80150de:	701d      	strb	r5, [r3, #0]
 80150e0:	bd70      	pop	{r4, r5, r6, pc}
 80150e2:	bf00      	nop
 80150e4:	080160fc 	.word	0x080160fc
 80150e8:	0801611c 	.word	0x0801611c
 80150ec:	080160dc 	.word	0x080160dc

080150f0 <_read_r>:
 80150f0:	b538      	push	{r3, r4, r5, lr}
 80150f2:	4605      	mov	r5, r0
 80150f4:	4608      	mov	r0, r1
 80150f6:	4611      	mov	r1, r2
 80150f8:	2200      	movs	r2, #0
 80150fa:	4c05      	ldr	r4, [pc, #20]	; (8015110 <_read_r+0x20>)
 80150fc:	6022      	str	r2, [r4, #0]
 80150fe:	461a      	mov	r2, r3
 8015100:	f000 f9b2 	bl	8015468 <_read>
 8015104:	1c43      	adds	r3, r0, #1
 8015106:	d102      	bne.n	801510e <_read_r+0x1e>
 8015108:	6823      	ldr	r3, [r4, #0]
 801510a:	b103      	cbz	r3, 801510e <_read_r+0x1e>
 801510c:	602b      	str	r3, [r5, #0]
 801510e:	bd38      	pop	{r3, r4, r5, pc}
 8015110:	200018c4 	.word	0x200018c4

08015114 <__sccl>:
 8015114:	b570      	push	{r4, r5, r6, lr}
 8015116:	780b      	ldrb	r3, [r1, #0]
 8015118:	1e44      	subs	r4, r0, #1
 801511a:	2b5e      	cmp	r3, #94	; 0x5e
 801511c:	bf13      	iteet	ne
 801511e:	1c4a      	addne	r2, r1, #1
 8015120:	1c8a      	addeq	r2, r1, #2
 8015122:	784b      	ldrbeq	r3, [r1, #1]
 8015124:	2100      	movne	r1, #0
 8015126:	bf08      	it	eq
 8015128:	2101      	moveq	r1, #1
 801512a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801512e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8015132:	42a5      	cmp	r5, r4
 8015134:	d1fb      	bne.n	801512e <__sccl+0x1a>
 8015136:	b913      	cbnz	r3, 801513e <__sccl+0x2a>
 8015138:	3a01      	subs	r2, #1
 801513a:	4610      	mov	r0, r2
 801513c:	bd70      	pop	{r4, r5, r6, pc}
 801513e:	f081 0401 	eor.w	r4, r1, #1
 8015142:	4611      	mov	r1, r2
 8015144:	54c4      	strb	r4, [r0, r3]
 8015146:	780d      	ldrb	r5, [r1, #0]
 8015148:	1c4a      	adds	r2, r1, #1
 801514a:	2d2d      	cmp	r5, #45	; 0x2d
 801514c:	d006      	beq.n	801515c <__sccl+0x48>
 801514e:	2d5d      	cmp	r5, #93	; 0x5d
 8015150:	d0f3      	beq.n	801513a <__sccl+0x26>
 8015152:	b90d      	cbnz	r5, 8015158 <__sccl+0x44>
 8015154:	460a      	mov	r2, r1
 8015156:	e7f0      	b.n	801513a <__sccl+0x26>
 8015158:	462b      	mov	r3, r5
 801515a:	e7f2      	b.n	8015142 <__sccl+0x2e>
 801515c:	784e      	ldrb	r6, [r1, #1]
 801515e:	2e5d      	cmp	r6, #93	; 0x5d
 8015160:	d0fa      	beq.n	8015158 <__sccl+0x44>
 8015162:	42b3      	cmp	r3, r6
 8015164:	dcf8      	bgt.n	8015158 <__sccl+0x44>
 8015166:	3102      	adds	r1, #2
 8015168:	3301      	adds	r3, #1
 801516a:	429e      	cmp	r6, r3
 801516c:	54c4      	strb	r4, [r0, r3]
 801516e:	dcfb      	bgt.n	8015168 <__sccl+0x54>
 8015170:	e7e9      	b.n	8015146 <__sccl+0x32>

08015172 <_strtoul_l.isra.0>:
 8015172:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015176:	4680      	mov	r8, r0
 8015178:	4689      	mov	r9, r1
 801517a:	4692      	mov	sl, r2
 801517c:	461e      	mov	r6, r3
 801517e:	460f      	mov	r7, r1
 8015180:	463d      	mov	r5, r7
 8015182:	9808      	ldr	r0, [sp, #32]
 8015184:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015188:	f7fd ffe6 	bl	8013158 <__locale_ctype_ptr_l>
 801518c:	4420      	add	r0, r4
 801518e:	7843      	ldrb	r3, [r0, #1]
 8015190:	f013 0308 	ands.w	r3, r3, #8
 8015194:	d10a      	bne.n	80151ac <_strtoul_l.isra.0+0x3a>
 8015196:	2c2d      	cmp	r4, #45	; 0x2d
 8015198:	d10a      	bne.n	80151b0 <_strtoul_l.isra.0+0x3e>
 801519a:	2301      	movs	r3, #1
 801519c:	782c      	ldrb	r4, [r5, #0]
 801519e:	1cbd      	adds	r5, r7, #2
 80151a0:	b15e      	cbz	r6, 80151ba <_strtoul_l.isra.0+0x48>
 80151a2:	2e10      	cmp	r6, #16
 80151a4:	d113      	bne.n	80151ce <_strtoul_l.isra.0+0x5c>
 80151a6:	2c30      	cmp	r4, #48	; 0x30
 80151a8:	d009      	beq.n	80151be <_strtoul_l.isra.0+0x4c>
 80151aa:	e010      	b.n	80151ce <_strtoul_l.isra.0+0x5c>
 80151ac:	462f      	mov	r7, r5
 80151ae:	e7e7      	b.n	8015180 <_strtoul_l.isra.0+0xe>
 80151b0:	2c2b      	cmp	r4, #43	; 0x2b
 80151b2:	bf04      	itt	eq
 80151b4:	782c      	ldrbeq	r4, [r5, #0]
 80151b6:	1cbd      	addeq	r5, r7, #2
 80151b8:	e7f2      	b.n	80151a0 <_strtoul_l.isra.0+0x2e>
 80151ba:	2c30      	cmp	r4, #48	; 0x30
 80151bc:	d125      	bne.n	801520a <_strtoul_l.isra.0+0x98>
 80151be:	782a      	ldrb	r2, [r5, #0]
 80151c0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80151c4:	2a58      	cmp	r2, #88	; 0x58
 80151c6:	d14a      	bne.n	801525e <_strtoul_l.isra.0+0xec>
 80151c8:	2610      	movs	r6, #16
 80151ca:	786c      	ldrb	r4, [r5, #1]
 80151cc:	3502      	adds	r5, #2
 80151ce:	f04f 31ff 	mov.w	r1, #4294967295
 80151d2:	fbb1 f1f6 	udiv	r1, r1, r6
 80151d6:	2700      	movs	r7, #0
 80151d8:	fb06 fe01 	mul.w	lr, r6, r1
 80151dc:	4638      	mov	r0, r7
 80151de:	ea6f 0e0e 	mvn.w	lr, lr
 80151e2:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80151e6:	2a09      	cmp	r2, #9
 80151e8:	d811      	bhi.n	801520e <_strtoul_l.isra.0+0x9c>
 80151ea:	4614      	mov	r4, r2
 80151ec:	42a6      	cmp	r6, r4
 80151ee:	dd1d      	ble.n	801522c <_strtoul_l.isra.0+0xba>
 80151f0:	2f00      	cmp	r7, #0
 80151f2:	db18      	blt.n	8015226 <_strtoul_l.isra.0+0xb4>
 80151f4:	4281      	cmp	r1, r0
 80151f6:	d316      	bcc.n	8015226 <_strtoul_l.isra.0+0xb4>
 80151f8:	d101      	bne.n	80151fe <_strtoul_l.isra.0+0x8c>
 80151fa:	45a6      	cmp	lr, r4
 80151fc:	db13      	blt.n	8015226 <_strtoul_l.isra.0+0xb4>
 80151fe:	2701      	movs	r7, #1
 8015200:	fb00 4006 	mla	r0, r0, r6, r4
 8015204:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015208:	e7eb      	b.n	80151e2 <_strtoul_l.isra.0+0x70>
 801520a:	260a      	movs	r6, #10
 801520c:	e7df      	b.n	80151ce <_strtoul_l.isra.0+0x5c>
 801520e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8015212:	2a19      	cmp	r2, #25
 8015214:	d801      	bhi.n	801521a <_strtoul_l.isra.0+0xa8>
 8015216:	3c37      	subs	r4, #55	; 0x37
 8015218:	e7e8      	b.n	80151ec <_strtoul_l.isra.0+0x7a>
 801521a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 801521e:	2a19      	cmp	r2, #25
 8015220:	d804      	bhi.n	801522c <_strtoul_l.isra.0+0xba>
 8015222:	3c57      	subs	r4, #87	; 0x57
 8015224:	e7e2      	b.n	80151ec <_strtoul_l.isra.0+0x7a>
 8015226:	f04f 37ff 	mov.w	r7, #4294967295
 801522a:	e7eb      	b.n	8015204 <_strtoul_l.isra.0+0x92>
 801522c:	2f00      	cmp	r7, #0
 801522e:	da09      	bge.n	8015244 <_strtoul_l.isra.0+0xd2>
 8015230:	2322      	movs	r3, #34	; 0x22
 8015232:	f04f 30ff 	mov.w	r0, #4294967295
 8015236:	f8c8 3000 	str.w	r3, [r8]
 801523a:	f1ba 0f00 	cmp.w	sl, #0
 801523e:	d107      	bne.n	8015250 <_strtoul_l.isra.0+0xde>
 8015240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015244:	b103      	cbz	r3, 8015248 <_strtoul_l.isra.0+0xd6>
 8015246:	4240      	negs	r0, r0
 8015248:	f1ba 0f00 	cmp.w	sl, #0
 801524c:	d00c      	beq.n	8015268 <_strtoul_l.isra.0+0xf6>
 801524e:	b127      	cbz	r7, 801525a <_strtoul_l.isra.0+0xe8>
 8015250:	3d01      	subs	r5, #1
 8015252:	f8ca 5000 	str.w	r5, [sl]
 8015256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801525a:	464d      	mov	r5, r9
 801525c:	e7f9      	b.n	8015252 <_strtoul_l.isra.0+0xe0>
 801525e:	2430      	movs	r4, #48	; 0x30
 8015260:	2e00      	cmp	r6, #0
 8015262:	d1b4      	bne.n	80151ce <_strtoul_l.isra.0+0x5c>
 8015264:	2608      	movs	r6, #8
 8015266:	e7b2      	b.n	80151ce <_strtoul_l.isra.0+0x5c>
 8015268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801526c <_strtoul_r>:
 801526c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801526e:	4c06      	ldr	r4, [pc, #24]	; (8015288 <_strtoul_r+0x1c>)
 8015270:	4d06      	ldr	r5, [pc, #24]	; (801528c <_strtoul_r+0x20>)
 8015272:	6824      	ldr	r4, [r4, #0]
 8015274:	6a24      	ldr	r4, [r4, #32]
 8015276:	2c00      	cmp	r4, #0
 8015278:	bf08      	it	eq
 801527a:	462c      	moveq	r4, r5
 801527c:	9400      	str	r4, [sp, #0]
 801527e:	f7ff ff78 	bl	8015172 <_strtoul_l.isra.0>
 8015282:	b003      	add	sp, #12
 8015284:	bd30      	pop	{r4, r5, pc}
 8015286:	bf00      	nop
 8015288:	20000328 	.word	0x20000328
 801528c:	20000174 	.word	0x20000174

08015290 <strtoul>:
 8015290:	4b08      	ldr	r3, [pc, #32]	; (80152b4 <strtoul+0x24>)
 8015292:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015294:	681c      	ldr	r4, [r3, #0]
 8015296:	4d08      	ldr	r5, [pc, #32]	; (80152b8 <strtoul+0x28>)
 8015298:	6a23      	ldr	r3, [r4, #32]
 801529a:	2b00      	cmp	r3, #0
 801529c:	bf08      	it	eq
 801529e:	462b      	moveq	r3, r5
 80152a0:	9300      	str	r3, [sp, #0]
 80152a2:	4613      	mov	r3, r2
 80152a4:	460a      	mov	r2, r1
 80152a6:	4601      	mov	r1, r0
 80152a8:	4620      	mov	r0, r4
 80152aa:	f7ff ff62 	bl	8015172 <_strtoul_l.isra.0>
 80152ae:	b003      	add	sp, #12
 80152b0:	bd30      	pop	{r4, r5, pc}
 80152b2:	bf00      	nop
 80152b4:	20000328 	.word	0x20000328
 80152b8:	20000174 	.word	0x20000174

080152bc <__submore>:
 80152bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152c0:	460c      	mov	r4, r1
 80152c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80152c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80152c8:	4299      	cmp	r1, r3
 80152ca:	d11c      	bne.n	8015306 <__submore+0x4a>
 80152cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80152d0:	f7fd ffd6 	bl	8013280 <_malloc_r>
 80152d4:	b918      	cbnz	r0, 80152de <__submore+0x22>
 80152d6:	f04f 30ff 	mov.w	r0, #4294967295
 80152da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80152de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80152e2:	63a3      	str	r3, [r4, #56]	; 0x38
 80152e4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80152e8:	6360      	str	r0, [r4, #52]	; 0x34
 80152ea:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80152ee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80152f2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80152f6:	7043      	strb	r3, [r0, #1]
 80152f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80152fc:	7003      	strb	r3, [r0, #0]
 80152fe:	6020      	str	r0, [r4, #0]
 8015300:	2000      	movs	r0, #0
 8015302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015306:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8015308:	0077      	lsls	r7, r6, #1
 801530a:	463a      	mov	r2, r7
 801530c:	f000 f85c 	bl	80153c8 <_realloc_r>
 8015310:	4605      	mov	r5, r0
 8015312:	2800      	cmp	r0, #0
 8015314:	d0df      	beq.n	80152d6 <__submore+0x1a>
 8015316:	eb00 0806 	add.w	r8, r0, r6
 801531a:	4601      	mov	r1, r0
 801531c:	4632      	mov	r2, r6
 801531e:	4640      	mov	r0, r8
 8015320:	f7fd ff4e 	bl	80131c0 <memcpy>
 8015324:	f8c4 8000 	str.w	r8, [r4]
 8015328:	6365      	str	r5, [r4, #52]	; 0x34
 801532a:	63a7      	str	r7, [r4, #56]	; 0x38
 801532c:	e7e8      	b.n	8015300 <__submore+0x44>

0801532e <__env_lock>:
 801532e:	4770      	bx	lr

08015330 <__env_unlock>:
 8015330:	4770      	bx	lr
	...

08015334 <_fstat_r>:
 8015334:	b538      	push	{r3, r4, r5, lr}
 8015336:	2300      	movs	r3, #0
 8015338:	4c06      	ldr	r4, [pc, #24]	; (8015354 <_fstat_r+0x20>)
 801533a:	4605      	mov	r5, r0
 801533c:	4608      	mov	r0, r1
 801533e:	4611      	mov	r1, r2
 8015340:	6023      	str	r3, [r4, #0]
 8015342:	f000 f879 	bl	8015438 <_fstat>
 8015346:	1c43      	adds	r3, r0, #1
 8015348:	d102      	bne.n	8015350 <_fstat_r+0x1c>
 801534a:	6823      	ldr	r3, [r4, #0]
 801534c:	b103      	cbz	r3, 8015350 <_fstat_r+0x1c>
 801534e:	602b      	str	r3, [r5, #0]
 8015350:	bd38      	pop	{r3, r4, r5, pc}
 8015352:	bf00      	nop
 8015354:	200018c4 	.word	0x200018c4

08015358 <_isatty_r>:
 8015358:	b538      	push	{r3, r4, r5, lr}
 801535a:	2300      	movs	r3, #0
 801535c:	4c05      	ldr	r4, [pc, #20]	; (8015374 <_isatty_r+0x1c>)
 801535e:	4605      	mov	r5, r0
 8015360:	4608      	mov	r0, r1
 8015362:	6023      	str	r3, [r4, #0]
 8015364:	f000 f870 	bl	8015448 <_isatty>
 8015368:	1c43      	adds	r3, r0, #1
 801536a:	d102      	bne.n	8015372 <_isatty_r+0x1a>
 801536c:	6823      	ldr	r3, [r4, #0]
 801536e:	b103      	cbz	r3, 8015372 <_isatty_r+0x1a>
 8015370:	602b      	str	r3, [r5, #0]
 8015372:	bd38      	pop	{r3, r4, r5, pc}
 8015374:	200018c4 	.word	0x200018c4

08015378 <memchr>:
 8015378:	b510      	push	{r4, lr}
 801537a:	b2c9      	uxtb	r1, r1
 801537c:	4402      	add	r2, r0
 801537e:	4290      	cmp	r0, r2
 8015380:	4603      	mov	r3, r0
 8015382:	d101      	bne.n	8015388 <memchr+0x10>
 8015384:	2000      	movs	r0, #0
 8015386:	bd10      	pop	{r4, pc}
 8015388:	781c      	ldrb	r4, [r3, #0]
 801538a:	3001      	adds	r0, #1
 801538c:	428c      	cmp	r4, r1
 801538e:	d1f6      	bne.n	801537e <memchr+0x6>
 8015390:	4618      	mov	r0, r3
 8015392:	bd10      	pop	{r4, pc}

08015394 <memmove>:
 8015394:	4288      	cmp	r0, r1
 8015396:	b510      	push	{r4, lr}
 8015398:	eb01 0302 	add.w	r3, r1, r2
 801539c:	d803      	bhi.n	80153a6 <memmove+0x12>
 801539e:	1e42      	subs	r2, r0, #1
 80153a0:	4299      	cmp	r1, r3
 80153a2:	d10c      	bne.n	80153be <memmove+0x2a>
 80153a4:	bd10      	pop	{r4, pc}
 80153a6:	4298      	cmp	r0, r3
 80153a8:	d2f9      	bcs.n	801539e <memmove+0xa>
 80153aa:	1881      	adds	r1, r0, r2
 80153ac:	1ad2      	subs	r2, r2, r3
 80153ae:	42d3      	cmn	r3, r2
 80153b0:	d100      	bne.n	80153b4 <memmove+0x20>
 80153b2:	bd10      	pop	{r4, pc}
 80153b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80153b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80153bc:	e7f7      	b.n	80153ae <memmove+0x1a>
 80153be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80153c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80153c6:	e7eb      	b.n	80153a0 <memmove+0xc>

080153c8 <_realloc_r>:
 80153c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153ca:	4607      	mov	r7, r0
 80153cc:	4614      	mov	r4, r2
 80153ce:	460e      	mov	r6, r1
 80153d0:	b921      	cbnz	r1, 80153dc <_realloc_r+0x14>
 80153d2:	4611      	mov	r1, r2
 80153d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80153d8:	f7fd bf52 	b.w	8013280 <_malloc_r>
 80153dc:	b922      	cbnz	r2, 80153e8 <_realloc_r+0x20>
 80153de:	f7fd ff03 	bl	80131e8 <_free_r>
 80153e2:	4625      	mov	r5, r4
 80153e4:	4628      	mov	r0, r5
 80153e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80153e8:	f000 f814 	bl	8015414 <_malloc_usable_size_r>
 80153ec:	4284      	cmp	r4, r0
 80153ee:	d90f      	bls.n	8015410 <_realloc_r+0x48>
 80153f0:	4621      	mov	r1, r4
 80153f2:	4638      	mov	r0, r7
 80153f4:	f7fd ff44 	bl	8013280 <_malloc_r>
 80153f8:	4605      	mov	r5, r0
 80153fa:	2800      	cmp	r0, #0
 80153fc:	d0f2      	beq.n	80153e4 <_realloc_r+0x1c>
 80153fe:	4631      	mov	r1, r6
 8015400:	4622      	mov	r2, r4
 8015402:	f7fd fedd 	bl	80131c0 <memcpy>
 8015406:	4631      	mov	r1, r6
 8015408:	4638      	mov	r0, r7
 801540a:	f7fd feed 	bl	80131e8 <_free_r>
 801540e:	e7e9      	b.n	80153e4 <_realloc_r+0x1c>
 8015410:	4635      	mov	r5, r6
 8015412:	e7e7      	b.n	80153e4 <_realloc_r+0x1c>

08015414 <_malloc_usable_size_r>:
 8015414:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8015418:	2800      	cmp	r0, #0
 801541a:	f1a0 0004 	sub.w	r0, r0, #4
 801541e:	bfbc      	itt	lt
 8015420:	580b      	ldrlt	r3, [r1, r0]
 8015422:	18c0      	addlt	r0, r0, r3
 8015424:	4770      	bx	lr
	...

08015428 <_close>:
 8015428:	2258      	movs	r2, #88	; 0x58
 801542a:	4b02      	ldr	r3, [pc, #8]	; (8015434 <_close+0xc>)
 801542c:	f04f 30ff 	mov.w	r0, #4294967295
 8015430:	601a      	str	r2, [r3, #0]
 8015432:	4770      	bx	lr
 8015434:	200018c4 	.word	0x200018c4

08015438 <_fstat>:
 8015438:	2258      	movs	r2, #88	; 0x58
 801543a:	4b02      	ldr	r3, [pc, #8]	; (8015444 <_fstat+0xc>)
 801543c:	f04f 30ff 	mov.w	r0, #4294967295
 8015440:	601a      	str	r2, [r3, #0]
 8015442:	4770      	bx	lr
 8015444:	200018c4 	.word	0x200018c4

08015448 <_isatty>:
 8015448:	2258      	movs	r2, #88	; 0x58
 801544a:	4b02      	ldr	r3, [pc, #8]	; (8015454 <_isatty+0xc>)
 801544c:	2000      	movs	r0, #0
 801544e:	601a      	str	r2, [r3, #0]
 8015450:	4770      	bx	lr
 8015452:	bf00      	nop
 8015454:	200018c4 	.word	0x200018c4

08015458 <_lseek>:
 8015458:	2258      	movs	r2, #88	; 0x58
 801545a:	4b02      	ldr	r3, [pc, #8]	; (8015464 <_lseek+0xc>)
 801545c:	f04f 30ff 	mov.w	r0, #4294967295
 8015460:	601a      	str	r2, [r3, #0]
 8015462:	4770      	bx	lr
 8015464:	200018c4 	.word	0x200018c4

08015468 <_read>:
 8015468:	2258      	movs	r2, #88	; 0x58
 801546a:	4b02      	ldr	r3, [pc, #8]	; (8015474 <_read+0xc>)
 801546c:	f04f 30ff 	mov.w	r0, #4294967295
 8015470:	601a      	str	r2, [r3, #0]
 8015472:	4770      	bx	lr
 8015474:	200018c4 	.word	0x200018c4

08015478 <_sbrk>:
 8015478:	4b04      	ldr	r3, [pc, #16]	; (801548c <_sbrk+0x14>)
 801547a:	4602      	mov	r2, r0
 801547c:	6819      	ldr	r1, [r3, #0]
 801547e:	b909      	cbnz	r1, 8015484 <_sbrk+0xc>
 8015480:	4903      	ldr	r1, [pc, #12]	; (8015490 <_sbrk+0x18>)
 8015482:	6019      	str	r1, [r3, #0]
 8015484:	6818      	ldr	r0, [r3, #0]
 8015486:	4402      	add	r2, r0
 8015488:	601a      	str	r2, [r3, #0]
 801548a:	4770      	bx	lr
 801548c:	2000074c 	.word	0x2000074c
 8015490:	200018c8 	.word	0x200018c8

08015494 <_write>:
 8015494:	2258      	movs	r2, #88	; 0x58
 8015496:	4b02      	ldr	r3, [pc, #8]	; (80154a0 <_write+0xc>)
 8015498:	f04f 30ff 	mov.w	r0, #4294967295
 801549c:	601a      	str	r2, [r3, #0]
 801549e:	4770      	bx	lr
 80154a0:	200018c4 	.word	0x200018c4

080154a4 <_init>:
 80154a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154a6:	bf00      	nop
 80154a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154aa:	bc08      	pop	{r3}
 80154ac:	469e      	mov	lr, r3
 80154ae:	4770      	bx	lr

080154b0 <_fini>:
 80154b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154b2:	bf00      	nop
 80154b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154b6:	bc08      	pop	{r3}
 80154b8:	469e      	mov	lr, r3
 80154ba:	4770      	bx	lr
