INFO-FLOW: Workspace C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1 opened at Thu Sep 28 15:25:07 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 2.185 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.281 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.368 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
Execute     create_platform xc7a100t-csg324-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.112 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./axi4_conv2D/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
Execute     set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 682.395 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling axi4_conv2D/axi4_conv2D.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang axi4_conv2D/axi4_conv2D.cpp -foptimization-record-file=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.cpp.clang.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.cpp.clang.err.log 
Command       ap_eval done; 0.186 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top axi4_conv2D -name=axi4_conv2D 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/clang.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.357 sec.
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:11:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.268 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.457 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.255 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.539 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.571 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.25 sec.
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 683.449 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.g.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.689 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.692 sec.
Execute       run_link_or_opt -opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_conv2D -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=axi4_conv2D -reflow-float-conversion -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.639 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.64 sec.
Execute       run_link_or_opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_conv2D 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=axi4_conv2D -mllvm -hls-db-dir -mllvm C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.282 sec.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:41)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_13_1'(axi4_conv2D/axi4_conv2D.cpp:13:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi4_conv2D/axi4_conv2D.cpp:13:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.172 seconds; current allocated memory: 686.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 686.328 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top axi4_conv2D -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 701.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 713.266 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.g.1.bc to C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
Command         transform done; 0.205 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:15:21) to (axi4_conv2D/axi4_conv2D.cpp:14:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 746.203 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (axi4_conv2D/axi4_conv2D.cpp:13:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 751.984 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.624 sec.
Command     elaborate done; 8.728 sec.
Execute     ap_eval exec zip -j C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.135 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
Execute       ap_set_top_model axi4_conv2D 
Execute       get_model_list axi4_conv2D -filter all-wo-channel -topdown 
Execute       preproc_iomode -model axi4_conv2D 
Execute       preproc_iomode -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       get_model_list axi4_conv2D -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO-FLOW: Configuring Module : axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 ...
Execute       set_default_model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       apply_spec_resource_limit axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
INFO-FLOW: Configuring Module : axi4_conv2D ...
Execute       set_default_model axi4_conv2D 
Execute       apply_spec_resource_limit axi4_conv2D 
INFO-FLOW: Model list for preprocess: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO-FLOW: Preprocessing Module: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 ...
Execute       set_default_model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       cdfg_preprocess -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       rtl_gen_preprocess axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
INFO-FLOW: Preprocessing Module: axi4_conv2D ...
Execute       set_default_model axi4_conv2D 
Execute       cdfg_preprocess -model axi4_conv2D 
Execute       rtl_gen_preprocess axi4_conv2D 
INFO-FLOW: Model list for synthesis: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       schedule -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_1_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_2_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_3_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_4_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_11_req') on port 'gmem' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_15_req') on port 'gmem' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_17_req') on port 'gmem' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 31, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.377 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 758.820 MB.
Execute       syn_report -verbosereport -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.
Execute       set_default_model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       bind -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 759.961 MB.
Execute       syn_report -verbosereport -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.bind.adb -f 
INFO-FLOW: Finish binding axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi4_conv2D 
Execute       schedule -model axi4_conv2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 760.258 MB.
Execute       syn_report -verbosereport -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.sched.adb -f 
INFO-FLOW: Finish scheduling axi4_conv2D.
Execute       set_default_model axi4_conv2D 
Execute       bind -model axi4_conv2D 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 760.305 MB.
Execute       syn_report -verbosereport -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.bind.adb -f 
INFO-FLOW: Finish binding axi4_conv2D.
Execute       get_model_list axi4_conv2D -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       rtl_gen_preprocess axi4_conv2D 
INFO-FLOW: Model list for RTL generation: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -top_prefix axi4_conv2D_ -sub_prefix axi4_conv2D_ -mg_file C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
Command       create_rtl_model done; 0.335 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 764.168 MB.
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -style xilinx -f -lang vhdl -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/vhdl/axi4_conv2D_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       gen_rtl axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -style xilinx -f -lang vlog -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/verilog/axi4_conv2D_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
Execute       syn_report -csynth -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_csynth.xml 
Execute       syn_report -verbosereport -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -f -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.adb 
Execute       db_write -model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -bindview -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 -p C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model axi4_conv2D -top_prefix  -sub_prefix axi4_conv2D_ -mg_file C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in', 'image_out' and 'weights' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
Command       create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 769.277 MB.
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi4_conv2D -istop -style xilinx -f -lang vhdl -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/vhdl/axi4_conv2D 
Execute       gen_rtl axi4_conv2D -istop -style xilinx -f -lang vlog -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/verilog/axi4_conv2D 
Execute       syn_report -csynth -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/axi4_conv2D_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/axi4_conv2D_csynth.xml 
Execute       syn_report -verbosereport -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model axi4_conv2D -f -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.adb 
Execute       db_write -model axi4_conv2D -bindview -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info axi4_conv2D -p C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D 
Execute       export_constraint_db -f -tool general -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.constraint.tcl 
Execute       syn_report -designview -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.design.xml 
Execute       syn_report -csynthDesign -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model axi4_conv2D -o C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.protoinst 
Execute       sc_get_clocks axi4_conv2D 
Execute       sc_get_portdomain axi4_conv2D 
INFO-FLOW: Model list for RTL component generation: axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO-FLOW: Handling components in module [axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2] ... 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.compgen.tcl 
INFO-FLOW: Found component axi4_conv2D_mul_8ns_8s_16_1_1.
INFO-FLOW: Append model axi4_conv2D_mul_8ns_8s_16_1_1
INFO-FLOW: Found component axi4_conv2D_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model axi4_conv2D_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [axi4_conv2D] ... 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.tcl 
INFO-FLOW: Found component axi4_conv2D_gmem_m_axi.
INFO-FLOW: Append model axi4_conv2D_gmem_m_axi
INFO-FLOW: Found component axi4_conv2D_control_s_axi.
INFO-FLOW: Append model axi4_conv2D_control_s_axi
INFO-FLOW: Append model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2
INFO-FLOW: Append model axi4_conv2D
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: axi4_conv2D_mul_8ns_8s_16_1_1 axi4_conv2D_flow_control_loop_pipe_sequential_init axi4_conv2D_gmem_m_axi axi4_conv2D_control_s_axi axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 axi4_conv2D
INFO-FLOW: Generating C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model axi4_conv2D_mul_8ns_8s_16_1_1
INFO-FLOW: To file: write model axi4_conv2D_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model axi4_conv2D_gmem_m_axi
INFO-FLOW: To file: write model axi4_conv2D_control_s_axi
INFO-FLOW: To file: write model axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2
INFO-FLOW: To file: write model axi4_conv2D
INFO-FLOW: Generating C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/vlog' tclDir='C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db' modelList='axi4_conv2D_mul_8ns_8s_16_1_1
axi4_conv2D_flow_control_loop_pipe_sequential_init
axi4_conv2D_gmem_m_axi
axi4_conv2D_control_s_axi
axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2
axi4_conv2D
' expOnly='0'
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.compgen.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 773.199 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='axi4_conv2D_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='axi4_conv2D_mul_8ns_8s_16_1_1
axi4_conv2D_flow_control_loop_pipe_sequential_init
axi4_conv2D_gmem_m_axi
axi4_conv2D_control_s_axi
axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2
axi4_conv2D
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.tbgen.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.dataonly.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.dataonly.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.compgen.dataonly.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2.tbgen.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.tbgen.tcl 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/axi4_conv2D.constraint.tcl 
Execute       sc_get_clocks axi4_conv2D 
Execute       source C:/Users/Rui/Rui/MSc_Dissertation/SoC/Acelerador/axi4_conv2D/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE axi4_conv2D LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE axi4_conv2D LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST axi4_conv2D MODULE2INSTS {axi4_conv2D axi4_conv2D axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106} INST2MODULE {axi4_conv2D axi4_conv2D grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2} INSTDATA {axi4_conv2D {DEPTH 1 CHILDREN grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106} grp_axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2_fu_106 {DEPTH 2 CHILDREN {}}} MODULEDATA {axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_527_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1027} VARIABLE add_ln1027 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_548_p2 SOURCE axi4_conv2D/axi4_conv2D.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_757_p2 SOURCE axi4_conv2D/axi4_conv2D.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_570_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_581_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_2 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_593_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_4 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U3 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_2 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_6_fu_605_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_6 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U4 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_3 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_8_fu_616_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_8 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U5 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_4 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_10_fu_628_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_10 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U6 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_5 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_12_fu_640_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_12 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U7 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_6 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_14_fu_651_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_14 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U8 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_7 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_16_fu_663_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_16 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U9 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE mul_ln1494_8 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_867_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_1_fu_841_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_2_fu_895_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_2 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_4_fu_751_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_4 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_5_fu_924_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_5 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_6_fu_939_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_6 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_949_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840} VARIABLE add_ln840_7 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_20_fu_691_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_20 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_782_p2 SOURCE axi4_conv2D/axi4_conv2D.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} axi4_conv2D {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_143_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_149_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_155_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_7_fu_161_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_9_fu_167_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_11_fu_173_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_13_fu_179_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_15_fu_185_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_18_fu_191_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_19_fu_197_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:186} VARIABLE add_ln186_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 778.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
Execute       syn_report -model axi4_conv2D -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.931 sec.
Command   csynth_design done; 12.802 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.802 seconds; current allocated memory: 96.934 MB.
Command ap_source done; 25.37 sec.
Execute cleanup_all 
