Analysis & Synthesis report for backgroundImgTest
Sat Nov 25 19:01:01 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated
 12. Parameter Settings for User Entity Instance: vga_adapter:VGA
 13. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 14. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 18. altsyncram Parameter Settings by Entity Instance
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 21. Port Connectivity Checks: "vga_adapter:VGA"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 25 19:01:01 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; backgroundImgTest                           ;
; Top-level Entity Name           ; VGA_interface                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 34                                          ;
; Total pins                      ; 96                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 691,200                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA_interface      ; backgroundImgTest  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_pll.v                ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_controller.v         ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File            ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_address_translator.v ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File            ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v            ;         ;
; VGA_interface.v                  ; yes             ; User Verilog HDL File            ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v          ;         ;
; image.colour.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/image.colour.mif         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_0um1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altsyncram_0um1.tdf   ;         ;
; db/decode_nma.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/decode_nma.tdf        ;         ;
; db/decode_g2a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/decode_g2a.tdf        ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/mux_8hb.tdf           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altpll_80u.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 60                                                                                     ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 90                                                                                     ;
;     -- 7 input functions                    ; 0                                                                                      ;
;     -- 6 input functions                    ; 28                                                                                     ;
;     -- 5 input functions                    ; 7                                                                                      ;
;     -- 4 input functions                    ; 12                                                                                     ;
;     -- <=3 input functions                  ; 43                                                                                     ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 34                                                                                     ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 96                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                      ;
; Total block memory bits                     ; 691200                                                                                 ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|clk[0] ;
; Maximum fan-out                             ; 126                                                                                    ;
; Total fan-out                               ; 2116                                                                                   ;
; Average fan-out                             ; 5.20                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |VGA_interface                                          ; 90 (1)              ; 34 (0)                    ; 691200            ; 0          ; 96   ; 0            ; |VGA_interface                                                                                                ; VGA_interface          ; work         ;
;    |vga_adapter:VGA|                                    ; 89 (0)              ; 34 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 46 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_0um1:auto_generated|               ; 46 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated                          ; altsyncram_0um1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |mux_8hb:mux3|                              ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|mux_8hb:mux3             ; mux_8hb                ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |VGA_interface|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200 ; image.colour.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA_interface|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                   ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |VGA_interface|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|mux_8hb:mux3|l4_w7_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------------+-----------------+
; Parameter Name          ; Value            ; Type            ;
+-------------------------+------------------+-----------------+
; BITS_PER_COLOUR_CHANNEL ; 3                ; Signed Integer  ;
; MONOCHROME              ; FALSE            ; String          ;
; RESOLUTION              ; 320x240          ; String          ;
; BACKGROUND_IMAGE        ; image.colour.mif ; String          ;
+-------------------------+------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; image.colour.mif     ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_0um1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 9                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 9                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "colour[8..3]" will be connected to GND.                                    ;
; x      ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y      ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 34                          ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 91                          ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     normal            ; 60                          ;
;         0 data inputs ; 2                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 7                           ;
;         6 data inputs ; 28                          ;
;     shared            ; 11                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 96                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 25 19:00:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off backgroundImgTest -c backgroundImgTest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 78
Info (12021): Found 9 design units, including 9 entities, in source file vga_interface.v
    Info (12023): Found entity 1: VGA_interface File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 98
    Info (12023): Found entity 3: calcD0 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 127
    Info (12023): Found entity 4: calcD1 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 144
    Info (12023): Found entity 5: calcD2 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 162
    Info (12023): Found entity 6: calcD3 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 178
    Info (12023): Found entity 7: calcD4 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 195
    Info (12023): Found entity 8: calcD5 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 213
    Info (12023): Found entity 9: calcD6 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 231
Info (12127): Elaborating entity "VGA_interface" for the top level hierarchy
Warning (10034): Output port "LEDR" at VGA_interface.v(28) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
Warning (10034): Output port "HEX0" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Warning (10034): Output port "HEX1" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Warning (10034): Output port "HEX2" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Warning (10034): Output port "HEX3" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Warning (10034): Output port "HEX4" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Warning (10034): Output port "HEX5" at VGA_interface.v(29) has no driver File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 69
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "image.colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0um1.tdf
    Info (12023): Found entity 1: altsyncram_0um1 File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altsyncram_0um1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_0um1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113016): Width of data items in "image.colour.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/image.colour.mif Line: 5
Warning (113031): 76800 out of 76800 addresses are reinitialized. The latest initialized data will replace the existing data. There are 76800 warnings found, and 10 warnings are reported. File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/image.colour.mif Line: 1
    Warning (113030): Memory Initialization File address 76480 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76481 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76482 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76483 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76484 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76485 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76486 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76487 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76488 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
    Warning (113030): Memory Initialization File address 76489 is reinitialized File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/ Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|decode_nma:decode2" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altsyncram_0um1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altsyncram_0um1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_0um1:auto_generated|mux_8hb:mux3" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altsyncram_0um1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/vga_adapter.v Line: 262
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 28
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 29
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 26
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/backgroundImageTest/VGA_interface.v Line: 27
Info (21057): Implemented 288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 101 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Sat Nov 25 19:01:01 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:23


