Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 13:48:34 2025
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 33
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay  | 12     |
| TIMING-20 | Warning  | Non-clocked latch              | 20     |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnc_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnd_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnl_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btnr_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btnu_i relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rgb1_blue_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on rgb1_green_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on rgb1_red_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgb2_blue_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgb2_green_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgb2_red_o relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Inst_RgbLed/blue_reg[0] cannot be properly analyzed as its control pin Inst_RgbLed/blue_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Inst_RgbLed/blue_reg[1] cannot be properly analyzed as its control pin Inst_RgbLed/blue_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Inst_RgbLed/blue_reg[2] cannot be properly analyzed as its control pin Inst_RgbLed/blue_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Inst_RgbLed/blue_reg[3] cannot be properly analyzed as its control pin Inst_RgbLed/blue_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Inst_RgbLed/blue_reg[4] cannot be properly analyzed as its control pin Inst_RgbLed/blue_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Inst_RgbLed/fLed2Off_reg cannot be properly analyzed as its control pin Inst_RgbLed/fLed2Off_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Inst_RgbLed/green_reg[0] cannot be properly analyzed as its control pin Inst_RgbLed/green_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Inst_RgbLed/green_reg[1] cannot be properly analyzed as its control pin Inst_RgbLed/green_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Inst_RgbLed/green_reg[2] cannot be properly analyzed as its control pin Inst_RgbLed/green_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Inst_RgbLed/green_reg[3] cannot be properly analyzed as its control pin Inst_RgbLed/green_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Inst_RgbLed/green_reg[4] cannot be properly analyzed as its control pin Inst_RgbLed/green_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Inst_RgbLed/red_reg[0] cannot be properly analyzed as its control pin Inst_RgbLed/red_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Inst_RgbLed/red_reg[1] cannot be properly analyzed as its control pin Inst_RgbLed/red_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Inst_RgbLed/red_reg[2] cannot be properly analyzed as its control pin Inst_RgbLed/red_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Inst_RgbLed/red_reg[3] cannot be properly analyzed as its control pin Inst_RgbLed/red_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Inst_RgbLed/red_reg[4] cannot be properly analyzed as its control pin Inst_RgbLed/red_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Inst_RgbLed/stateLEDS_reg[0] cannot be properly analyzed as its control pin Inst_RgbLed/stateLEDS_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Inst_RgbLed/stateLEDS_reg[1] cannot be properly analyzed as its control pin Inst_RgbLed/stateLEDS_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Inst_RgbLed/stateLEDS_reg[2] cannot be properly analyzed as its control pin Inst_RgbLed/stateLEDS_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Inst_RgbLed/stateLEDS_reg[3] cannot be properly analyzed as its control pin Inst_RgbLed/stateLEDS_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 20 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


