// Seed: 3997138562
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5
);
  logic id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    output wor id_4
);
  initial begin : LABEL_0
    wait (-1'h0 != 1 || id_3);
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
