\hypertarget{struct_a_e_s___type_def}{\section{A\-E\-S\-\_\-\-Type\-Def Struct Reference}
\label{struct_a_e_s___type_def}\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}}
}


A\-E\-S hardware accelerator.  




{\ttfamily \#include $<$stm32l1xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_ad95f1a38ad551672f1d6c59299b99c1a}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a567d574d42c57f0f5850eaada4eb1f31}{S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a8df0ec8c0eae4b42c1ae5b7e01044c26}{D\-I\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a93e69a0e82607ec9480d0e395b236ead}{D\-O\-U\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a4fcb96eb7820d80f3f9027d3d19e0e48}{K\-E\-Y\-R0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a2755d099b5556ca661cad9c32eced4a4}{K\-E\-Y\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a415157c12229e50b4ae5e2dedfa37069}{K\-E\-Y\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_ac4ed72833846f489d10cf751f552de7a}{K\-E\-Y\-R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a5a27101392cc89c762fc478232a8cfd9}{I\-V\-R0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a6fb98e2e9d464161d805b5785b764ddf}{I\-V\-R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_ab7dcb8897ad132d7c2a334eb5059c955}{I\-V\-R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_a_e_s___type_def_a0f7547617d859202a18a12933e7dce8e}{I\-V\-R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\-E\-S hardware accelerator. 

\subsection{Member Data Documentation}
\hypertarget{struct_a_e_s___type_def_ad95f1a38ad551672f1d6c59299b99c1a}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_a_e_s___type_def_ad95f1a38ad551672f1d6c59299b99c1a}
A\-E\-S control register, Address offset\-: 0x00 \hypertarget{struct_a_e_s___type_def_a8df0ec8c0eae4b42c1ae5b7e01044c26}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!D\-I\-N\-R@{D\-I\-N\-R}}
\index{D\-I\-N\-R@{D\-I\-N\-R}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{D\-I\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-D\-I\-N\-R}}\label{struct_a_e_s___type_def_a8df0ec8c0eae4b42c1ae5b7e01044c26}
A\-E\-S data input register, Address offset\-: 0x08 \hypertarget{struct_a_e_s___type_def_a93e69a0e82607ec9480d0e395b236ead}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!D\-O\-U\-T\-R@{D\-O\-U\-T\-R}}
\index{D\-O\-U\-T\-R@{D\-O\-U\-T\-R}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-U\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-D\-O\-U\-T\-R}}\label{struct_a_e_s___type_def_a93e69a0e82607ec9480d0e395b236ead}
A\-E\-S data output register, Address offset\-: 0x0\-C \hypertarget{struct_a_e_s___type_def_a5a27101392cc89c762fc478232a8cfd9}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!I\-V\-R0@{I\-V\-R0}}
\index{I\-V\-R0@{I\-V\-R0}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{I\-V\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-I\-V\-R0}}\label{struct_a_e_s___type_def_a5a27101392cc89c762fc478232a8cfd9}
A\-E\-S initialization vector register 0, Address offset\-: 0x20 \hypertarget{struct_a_e_s___type_def_a6fb98e2e9d464161d805b5785b764ddf}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!I\-V\-R1@{I\-V\-R1}}
\index{I\-V\-R1@{I\-V\-R1}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{I\-V\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-I\-V\-R1}}\label{struct_a_e_s___type_def_a6fb98e2e9d464161d805b5785b764ddf}
A\-E\-S initialization vector register 1, Address offset\-: 0x24 \hypertarget{struct_a_e_s___type_def_ab7dcb8897ad132d7c2a334eb5059c955}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!I\-V\-R2@{I\-V\-R2}}
\index{I\-V\-R2@{I\-V\-R2}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{I\-V\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-I\-V\-R2}}\label{struct_a_e_s___type_def_ab7dcb8897ad132d7c2a334eb5059c955}
A\-E\-S initialization vector register 2, Address offset\-: 0x28 \hypertarget{struct_a_e_s___type_def_a0f7547617d859202a18a12933e7dce8e}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!I\-V\-R3@{I\-V\-R3}}
\index{I\-V\-R3@{I\-V\-R3}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{I\-V\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-I\-V\-R3}}\label{struct_a_e_s___type_def_a0f7547617d859202a18a12933e7dce8e}
A\-E\-S initialization vector register 3, Address offset\-: 0x2\-C \hypertarget{struct_a_e_s___type_def_a4fcb96eb7820d80f3f9027d3d19e0e48}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!K\-E\-Y\-R0@{K\-E\-Y\-R0}}
\index{K\-E\-Y\-R0@{K\-E\-Y\-R0}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R0}}\label{struct_a_e_s___type_def_a4fcb96eb7820d80f3f9027d3d19e0e48}
A\-E\-S key register 0, Address offset\-: 0x10 \hypertarget{struct_a_e_s___type_def_a2755d099b5556ca661cad9c32eced4a4}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!K\-E\-Y\-R1@{K\-E\-Y\-R1}}
\index{K\-E\-Y\-R1@{K\-E\-Y\-R1}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R1}}\label{struct_a_e_s___type_def_a2755d099b5556ca661cad9c32eced4a4}
A\-E\-S key register 1, Address offset\-: 0x14 \hypertarget{struct_a_e_s___type_def_a415157c12229e50b4ae5e2dedfa37069}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!K\-E\-Y\-R2@{K\-E\-Y\-R2}}
\index{K\-E\-Y\-R2@{K\-E\-Y\-R2}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R2}}\label{struct_a_e_s___type_def_a415157c12229e50b4ae5e2dedfa37069}
A\-E\-S key register 2, Address offset\-: 0x18 \hypertarget{struct_a_e_s___type_def_ac4ed72833846f489d10cf751f552de7a}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!K\-E\-Y\-R3@{K\-E\-Y\-R3}}
\index{K\-E\-Y\-R3@{K\-E\-Y\-R3}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{K\-E\-Y\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-K\-E\-Y\-R3}}\label{struct_a_e_s___type_def_ac4ed72833846f489d10cf751f552de7a}
A\-E\-S key register 3, Address offset\-: 0x1\-C \hypertarget{struct_a_e_s___type_def_a567d574d42c57f0f5850eaada4eb1f31}{\index{A\-E\-S\-\_\-\-Type\-Def@{A\-E\-S\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!AES_TypeDef@{A\-E\-S\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t A\-E\-S\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_a_e_s___type_def_a567d574d42c57f0f5850eaada4eb1f31}
A\-E\-S status register, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\end{DoxyCompactItemize}
