Analysis & Synthesis report for vga_test
Mon Jul 24 09:02:05 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated
 15. Source assignments for vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated
 16. Source assignments for vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component|altsyncram_sng1:auto_generated
 17. Source assignments for vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component|altsyncram_3tg1:auto_generated
 18. Source assignments for vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component|altsyncram_r3g1:auto_generated
 19. Source assignments for vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated
 20. Source assignments for vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component|altsyncram_r9g1:auto_generated
 21. Parameter Settings for User Entity Instance: vga_control:vga_control
 22. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: vga_drive:vga_drive
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2
 34. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod5
 36. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div4
 37. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod6
 38. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div5
 39. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod7
 40. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod8
 41. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div6
 42. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div7
 43. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod9
 44. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div8
 45. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod10
 46. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div9
 47. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod11
 48. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div10
 49. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod12
 50. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div11
 51. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod13
 52. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod14
 53. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div15
 54. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod17
 55. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div16
 56. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod18
 57. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div17
 58. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod19
 59. Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod20
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "vga_control:vga_control|rom_symbol:U11"
 62. Port Connectivity Checks: "vga_control:vga_control|rom_number:U10"
 63. Port Connectivity Checks: "vga_control:vga_control|rom_freq:U9"
 64. Port Connectivity Checks: "vga_control:vga_control|rom_trigger:U8"
 65. Port Connectivity Checks: "vga_control:vga_control|rom_scan:U7"
 66. Port Connectivity Checks: "vga_control:vga_control|rom_chuizhi:U6"
 67. Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"
 68. SignalTap II Logic Analyzer Settings
 69. Elapsed Time Per Partition
 70. Connections to In-System Debugging Instance "auto_signaltap_0"
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 24 09:02:05 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; vga_test                                    ;
; Top-level Entity Name           ; vga_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1049                                        ;
; Total pins                      ; 115                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 223,232                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_top            ; vga_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+
; ../RTL/vga_top.v                 ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA2/RTL/vga_top.v                                       ;         ;
; ../RTL/vga_control.v             ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA2/RTL/vga_control.v                                   ;         ;
; ../RTL/vga_drive.v               ; yes             ; User Verilog HDL File                  ; E:/DE1-SOC/class16-VGA2/RTL/vga_drive.v                                     ;         ;
; rom_title.v                      ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_title.v                                     ;         ;
; rom_chuizhi.v                    ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v                                   ;         ;
; rom_scan.v                       ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v                                      ;         ;
; rom_trigger.v                    ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v                                   ;         ;
; rom_freq.v                       ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v                                      ;         ;
; rom_number.v                     ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_number.v                                    ;         ;
; rom_symbol.v                     ; yes             ; User Wizard-Generated File             ; E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v                                    ;         ;
; symbol.mif                       ; yes             ; User Memory Initialization File        ; E:/DE1-SOC/class16-VGA2/Pro/symbol.mif                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_c6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_c6g1.tdf                          ;         ;
; title.mif                        ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/title.mif                                       ;         ;
; db/altsyncram_d8h1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_d8h1.tdf                          ;         ;
; chuizhilingmindu.mif             ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/chuizhilingmindu.mif                            ;         ;
; db/altsyncram_sng1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_sng1.tdf                          ;         ;
; saomiaosudu.mif                  ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/saomiaosudu.mif                                 ;         ;
; db/altsyncram_3tg1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_3tg1.tdf                          ;         ;
; chufadianping.mif                ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/chufadianping.mif                               ;         ;
; db/altsyncram_r3g1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_r3g1.tdf                          ;         ;
; pinlv.mif                        ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/pinlv.mif                                       ;         ;
; db/altsyncram_n6g1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_n6g1.tdf                          ;         ;
; number.mif                       ; yes             ; Auto-Found Memory Initialization File  ; E:/DE1-SOC/class16-VGA2/Pro/number.mif                                      ;         ;
; db/altsyncram_r9g1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_r9g1.tdf                          ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_i784.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/altsyncram_i784.tdf                          ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_dlc.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/mux_dlc.tdf                                  ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_vnf.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/decode_vnf.tdf                               ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_29i.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cntr_29i.tdf                                 ;         ;
; db/cmpr_e9c.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_e9c.tdf                                 ;         ;
; db/cntr_22j.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cntr_22j.tdf                                 ;         ;
; db/cntr_09i.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cntr_09i.tdf                                 ;         ;
; db/cmpr_d9c.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_d9c.tdf                                 ;         ;
; db/cntr_kri.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cntr_kri.tdf                                 ;         ;
; db/cmpr_99c.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/cmpr_99c.tdf                                 ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_i3m.tdf                           ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_llh.tdf                      ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_gve.tdf                            ;         ;
; db/lpm_divide_f3m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_f3m.tdf                           ;         ;
; db/sign_div_unsign_ilh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_ilh.tdf                      ;         ;
; db/alt_u_div_ave.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_ave.tdf                            ;         ;
; db/lpm_divide_rcm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_rcm.tdf                           ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_1nh.tdf                      ;         ;
; db/alt_u_div_82f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_82f.tdf                            ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_h3m.tdf                           ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_klh.tdf                      ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_eve.tdf                            ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_hbm.tdf                           ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_nlh.tdf                      ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_kve.tdf                            ;         ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_ebm.tdf                           ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_0dm.tdf                           ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_6nh.tdf                      ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_i2f.tdf                            ;         ;
; db/lpm_divide_6dm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_6dm.tdf                           ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_cnh.tdf                      ;         ;
; db/alt_u_div_u2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_u2f.tdf                            ;         ;
; db/lpm_divide_l3m.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_l3m.tdf                           ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_olh.tdf                      ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_mve.tdf                            ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_3dm.tdf                           ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_9nh.tdf                      ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_o2f.tdf                            ;         ;
; db/lpm_divide_vcm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_vcm.tdf                           ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_5nh.tdf                      ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_g2f.tdf                            ;         ;
; db/lpm_divide_lbm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_lbm.tdf                           ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/sign_div_unsign_rlh.tdf                      ;         ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/alt_u_div_sve.tdf                            ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/DE1-SOC/class16-VGA2/Pro/db/lpm_divide_ibm.tdf                           ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3763      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 6952      ;
;     -- 7 input functions                    ; 21        ;
;     -- 6 input functions                    ; 344       ;
;     -- 5 input functions                    ; 257       ;
;     -- 4 input functions                    ; 1169      ;
;     -- <=3 input functions                  ; 5161      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1049      ;
;                                             ;           ;
; I/O pins                                    ; 115       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 223232    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 866       ;
; Total fan-out                               ; 28822     ;
; Average fan-out                             ; 3.38      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_top                                                                                                ; 6952 (1)          ; 1049 (0)     ; 223232            ; 0          ; 115  ; 0            ; |vga_top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 95 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 94 (61)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 278 (1)           ; 854 (84)     ; 86016             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 277 (0)           ; 770 (0)      ; 86016             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 277 (67)          ; 770 (250)    ; 86016             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 86016             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_i784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 86016             ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 53 (1)            ; 226 (1)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 42 (0)            ; 210 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 126 (126)    ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 42 (0)            ; 84 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 10 (10)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 42 (11)           ; 111 (0)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_29i:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_22j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 14 (14)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |vga_control:vga_control|                                                                            ; 6506 (932)        ; 82 (82)      ; 137216            ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control                                                                                                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div10|                                                                                ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_lbm:auto_generated|                                                                ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 478 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_sve:divider|                                                                  ; 478 (478)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div10|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div11|                                                                                ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 313 (313)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div11|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div15|                                                                                ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_rcm:auto_generated|                                                                ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_rcm:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_1nh:divider|                                                               ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_82f:divider|                                                                  ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div15|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div16|                                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_hbm:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_nlh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_kve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div16|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div17|                                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_ebm:auto_generated|                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ebm:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div17|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_rcm:auto_generated|                                                                ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_rcm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_1nh:divider|                                                               ; 11 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_82f:divider|                                                                  ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div3|lpm_divide_rcm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_hbm:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_nlh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_kve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div5|                                                                                 ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_ebm:auto_generated|                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ebm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div5|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div6|                                                                                 ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div6                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div6|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_6nh:divider|                                                               ; 625 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div6|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_i2f:divider|                                                                  ; 625 (625)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div6|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div7|                                                                                 ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div7                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_6dm:auto_generated|                                                                ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div7|lpm_divide_6dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_cnh:divider|                                                               ; 668 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div7|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_u2f:divider|                                                                  ; 668 (668)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div7|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div8|                                                                                 ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_3dm:auto_generated|                                                                ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_9nh:divider|                                                               ; 658 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_o2f:divider|                                                                  ; 658 (658)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div8|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div9|                                                                                 ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_vcm:auto_generated|                                                                ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_5nh:divider|                                                               ; 580 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_g2f:divider|                                                                  ; 580 (580)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Div9|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_llh:divider|                                                               ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_gve:divider|                                                                  ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod10|                                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod10                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod10|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 192 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod10|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 192 (192)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod10|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod11|                                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 236 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 236 (236)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod11|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod12|                                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 269 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 269 (269)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod12|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod13|                                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 302 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 302 (302)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod13|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod14|                                                                                ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 317 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 317 (317)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod14|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod18|                                                                                ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod18|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod19|                                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod19|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod1|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod20|                                                                                ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                   ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod20|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                             ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_f3m:auto_generated|                                                                ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_f3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_ilh:divider|                                                               ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_ave:divider|                                                                  ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod2|lpm_divide_f3m:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_ave:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod6|                                                                                 ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod6|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod7|                                                                                 ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod7|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod8|                                                                                 ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_klh:divider|                                                               ; 75 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_eve:divider|                                                                  ; 75 (75)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod8|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod9|                                                                                 ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_olh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_mve:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|lpm_divide:Mod9|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                              ; work         ;
;       |rom_chuizhi:U6|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_chuizhi:U6                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_d8h1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |rom_freq:U9|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U9                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_r3g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component|altsyncram_r3g1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |rom_number:U10|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_number:U10                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_n6g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |rom_scan:U7|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_scan:U7                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_sng1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component|altsyncram_sng1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |rom_symbol:U11|                                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_symbol:U11                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_r9g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component|altsyncram_r9g1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |rom_title:U5|                                                                                    ; 0 (0)             ; 0 (0)        ; 63488             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 63488             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_c6g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 63488             ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated                                                                                                                                                                                                                                  ; work         ;
;       |rom_trigger:U8|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_trigger:U8                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_3tg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |vga_top|vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component|altsyncram_3tg1:auto_generated                                                                                                                                                                                                                                ; work         ;
;    |vga_drive:vga_drive|                                                                                ; 72 (72)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |vga_top|vga_drive:vga_drive                                                                                                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 42           ; 2048         ; 42           ; 86016 ; None                 ;
; vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; chuizhilingmindu.mif ;
; vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component|altsyncram_r3g1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; pinlv.mif            ;
; vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384 ; number.mif           ;
; vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component|altsyncram_sng1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; saomiaosudu.mif      ;
; vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component|altsyncram_r9g1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; symbol.mif           ;
; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 1024         ; 64           ; --           ; --           ; 65536 ; title.mif            ;
; vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component|altsyncram_3tg1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; chufadianping.mif    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_title:U5   ; E:/DE1-SOC/class16-VGA2/Pro/rom_title.v   ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_chuizhi:U6 ; E:/DE1-SOC/class16-VGA2/Pro/rom_chuizhi.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_scan:U7    ; E:/DE1-SOC/class16-VGA2/Pro/rom_scan.v    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_trigger:U8 ; E:/DE1-SOC/class16-VGA2/Pro/rom_trigger.v ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_freq:U9    ; E:/DE1-SOC/class16-VGA2/Pro/rom_freq.v    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_number:U10 ; E:/DE1-SOC/class16-VGA2/Pro/rom_number.v  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |vga_top|vga_control:vga_control|rom_symbol:U11 ; E:/DE1-SOC/class16-VGA2/Pro/rom_symbol.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; vga_control:vga_control|b[0]          ; Stuck at GND due to stuck port data_in ;
; vga_control:vga_control|g[5]          ; Stuck at GND due to stuck port data_in ;
; vga_control:vga_control|b[5]          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1049  ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 202   ;
; Number of registers using Asynchronous Clear ; 431   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 514   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |vga_top|vga_drive:vga_drive|vs_count[8] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add6[1] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add6[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |vga_top|vga_control:vga_control|add5[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add4[4] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add3[7] ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add2[9] ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add7[3] ;
; 36:1               ; 5 bits    ; 120 LEs       ; 75 LEs               ; 45 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add7[9] ;
; 47:1               ; 2 bits    ; 62 LEs        ; 6 LEs                ; 56 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add[3]  ;
; 47:1               ; 3 bits    ; 93 LEs        ; 45 LEs               ; 48 LEs                 ; Yes        ; |vga_top|vga_control:vga_control|add[7]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Add1    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux16   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux27   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux4    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux27   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux21   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux23   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux29   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux28   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux11   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux18   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|Mux29   ;
; 78:1               ; 2 bits    ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |vga_top|vga_control:vga_control|r       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component|altsyncram_sng1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component|altsyncram_3tg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component|altsyncram_r3g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component|altsyncram_r9g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; F1             ; 104857 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 64                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; title.mif            ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_c6g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; chuizhilingmindu.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d8h1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; saomiaosudu.mif      ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_sng1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; chufadianping.mif    ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3tg1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; pinlv.mif            ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_r3g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; number.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n6g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; symbol.mif           ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_r9g1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_drive:vga_drive ;
+----------------+-------------+-----------------------------------+
; Parameter Name ; Value       ; Type                              ;
+----------------+-------------+-----------------------------------+
; H_END          ; 10000100000 ; Unsigned Binary                   ;
; HA             ; 00001010000 ; Unsigned Binary                   ;
; HB             ; 00010100000 ; Unsigned Binary                   ;
; HC             ; 01100100000 ; Unsigned Binary                   ;
; HD             ; 00000010000 ; Unsigned Binary                   ;
; V_END          ; 01001110001 ; Unsigned Binary                   ;
; VO             ; 00000000011 ; Unsigned Binary                   ;
; VP             ; 00000010101 ; Unsigned Binary                   ;
; VQ             ; 01001011000 ; Unsigned Binary                   ;
; VR             ; 00000000001 ; Unsigned Binary                   ;
; bmp_one_a1     ; 00000000000 ; Unsigned Binary                   ;
; bmp_one_a2     ; 01100100000 ; Unsigned Binary                   ;
; bmp_one_b1     ; 00000000000 ; Unsigned Binary                   ;
; bmp_one_b2     ; 01001011000 ; Unsigned Binary                   ;
+----------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                            ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 42                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 42                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 52575                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 60382                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 151                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_f3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_rcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod8 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div6 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 20             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div7 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 17             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod9 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div8 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div9 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div10 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div11 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div15 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_rcm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod17 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div16 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod18 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Div17 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod19 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control:vga_control|lpm_divide:Mod20 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                      ;
; Entity Instance                           ; vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 64                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_symbol:U11"                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_number:U10"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "q[31..16]" have no fanouts                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_freq:U9"                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_trigger:U8"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_scan:U7"                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_chuizhi:U6"                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (62 bits) it drives.  The 30 most-significant bit(s) in the port expression will be connected to GND.          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_control:vga_control|rom_title:U5"                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (62 bits) it drives; bit(s) "q[63..62]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 42                  ; 42               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                       ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                    ; Details                                                                                                                                                        ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_BLANK_N ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|LessThan4~1      ; N/A                                                                                                                                                            ;
; VGA_BLANK_N ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|LessThan4~1      ; N/A                                                                                                                                                            ;
; VGA_CLK     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                  ; N/A                                                                                                                                                            ;
; VGA_CLK     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                  ; N/A                                                                                                                                                            ;
; clk         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                  ; N/A                                                                                                                                                            ;
; hx[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; hx[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; value_x[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[0]~0          ; N/A                                                                                                                                                            ;
; value_x[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[0]~0          ; N/A                                                                                                                                                            ;
; value_x[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|Mux29~0      ; N/A                                                                                                                                                            ;
; value_x[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|Mux29~0      ; N/A                                                                                                                                                            ;
; value_x[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[2]~1          ; N/A                                                                                                                                                            ;
; value_x[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[2]~1          ; N/A                                                                                                                                                            ;
; value_x[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[3]~2          ; N/A                                                                                                                                                            ;
; value_x[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[3]~2          ; N/A                                                                                                                                                            ;
; value_x[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|LessThan14~0 ; N/A                                                                                                                                                            ;
; value_x[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_control:vga_control|LessThan14~0 ; N/A                                                                                                                                                            ;
; value_x[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[5]~3          ; N/A                                                                                                                                                            ;
; value_x[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[5]~3          ; N/A                                                                                                                                                            ;
; value_x[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[6]~4          ; N/A                                                                                                                                                            ;
; value_x[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[6]~4          ; N/A                                                                                                                                                            ;
; value_x[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[7]~5          ; N/A                                                                                                                                                            ;
; value_x[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[7]~5          ; N/A                                                                                                                                                            ;
; value_x[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[8]~6          ; N/A                                                                                                                                                            ;
; value_x[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[8]~6          ; N/A                                                                                                                                                            ;
; value_x[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[9]~7          ; N/A                                                                                                                                                            ;
; value_x[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|hx[9]~7          ; N/A                                                                                                                                                            ;
; value_y[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[0]~0          ; N/A                                                                                                                                                            ;
; value_y[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[0]~0          ; N/A                                                                                                                                                            ;
; value_y[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[1]~1_wirecell ; N/A                                                                                                                                                            ;
; value_y[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[1]~1_wirecell ; N/A                                                                                                                                                            ;
; value_y[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[2]~2          ; N/A                                                                                                                                                            ;
; value_y[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[2]~2          ; N/A                                                                                                                                                            ;
; value_y[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[3]~3          ; N/A                                                                                                                                                            ;
; value_y[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[3]~3          ; N/A                                                                                                                                                            ;
; value_y[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[4]~4          ; N/A                                                                                                                                                            ;
; value_y[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[4]~4          ; N/A                                                                                                                                                            ;
; value_y[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[5]~5          ; N/A                                                                                                                                                            ;
; value_y[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[5]~5          ; N/A                                                                                                                                                            ;
; value_y[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[6]~6          ; N/A                                                                                                                                                            ;
; value_y[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[6]~6          ; N/A                                                                                                                                                            ;
; value_y[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[7]~7          ; N/A                                                                                                                                                            ;
; value_y[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[7]~7          ; N/A                                                                                                                                                            ;
; value_y[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[8]~8          ; N/A                                                                                                                                                            ;
; value_y[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[8]~8          ; N/A                                                                                                                                                            ;
; value_y[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[9]~9          ; N/A                                                                                                                                                            ;
; value_y[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_drive:vga_drive|vy[9]~9          ; N/A                                                                                                                                                            ;
; vy[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[0]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[1]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[2]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[3]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[4]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[5]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[6]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[7]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[8]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; vy[9]       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jul 24 09:01:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ram_dds.v
    Info (12023): Found entity 1: ram_dds
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_top.v
    Info (12023): Found entity 1: vga_top
Warning (10229): Verilog HDL Expression warning at vga_control.v(53): truncated literal to match 7 bits
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_control.v
    Info (12023): Found entity 1: vga_control
Info (12021): Found 1 design units, including 1 entities, in source file /de1-soc/class16-vga2/rtl/vga_drive.v
    Info (12023): Found entity 1: vga_drive
Info (12021): Found 1 design units, including 1 entities, in source file rom_title.v
    Info (12023): Found entity 1: rom_title
Info (12021): Found 1 design units, including 1 entities, in source file rom_chuizhi.v
    Info (12023): Found entity 1: rom_chuizhi
Info (12021): Found 1 design units, including 1 entities, in source file rom_scan.v
    Info (12023): Found entity 1: rom_scan
Info (12021): Found 1 design units, including 1 entities, in source file rom_trigger.v
    Info (12023): Found entity 1: rom_trigger
Info (12021): Found 1 design units, including 1 entities, in source file rom_freq.v
    Info (12023): Found entity 1: rom_freq
Info (12021): Found 1 design units, including 1 entities, in source file rom_number.v
    Info (12023): Found entity 1: rom_number
Info (12021): Found 3 design units, including 3 entities, in source file /de1-soc/class16-vga2/rtl/dds_ram.v
    Info (12023): Found entity 1: dds_ram
    Info (12023): Found entity 2: key_control
    Info (12023): Found entity 3: DDS_signal
Info (12021): Found 1 design units, including 1 entities, in source file sin_rom.v
    Info (12023): Found entity 1: sin_rom
Info (12021): Found 1 design units, including 1 entities, in source file rom_symbol.v
    Info (12023): Found entity 1: rom_symbol
Info (12021): Found 1 design units, including 1 entities, in source file point.v
    Info (12023): Found entity 1: point
Warning (10236): Verilog HDL Implicit Net warning at dds_ram.v(108): created implicit net for "key_state"
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_control" for hierarchy "vga_control:vga_control"
Warning (10230): Verilog HDL assignment warning at vga_control.v(169): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(170): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(171): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(172): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(173): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(174): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(175): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(180): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(182): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(183): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(184): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(186): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(191): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(192): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(193): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(194): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(195): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_control.v(196): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "rom_title" for hierarchy "vga_control:vga_control|rom_title:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "title.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6g1.tdf
    Info (12023): Found entity 1: altsyncram_c6g1
Info (12128): Elaborating entity "altsyncram_c6g1" for hierarchy "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated"
Info (12128): Elaborating entity "rom_chuizhi" for hierarchy "vga_control:vga_control|rom_chuizhi:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "chuizhilingmindu.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8h1.tdf
    Info (12023): Found entity 1: altsyncram_d8h1
Info (12128): Elaborating entity "altsyncram_d8h1" for hierarchy "vga_control:vga_control|rom_chuizhi:U6|altsyncram:altsyncram_component|altsyncram_d8h1:auto_generated"
Info (12128): Elaborating entity "rom_scan" for hierarchy "vga_control:vga_control|rom_scan:U7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "saomiaosudu.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sng1.tdf
    Info (12023): Found entity 1: altsyncram_sng1
Info (12128): Elaborating entity "altsyncram_sng1" for hierarchy "vga_control:vga_control|rom_scan:U7|altsyncram:altsyncram_component|altsyncram_sng1:auto_generated"
Info (12128): Elaborating entity "rom_trigger" for hierarchy "vga_control:vga_control|rom_trigger:U8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "chufadianping.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3tg1.tdf
    Info (12023): Found entity 1: altsyncram_3tg1
Info (12128): Elaborating entity "altsyncram_3tg1" for hierarchy "vga_control:vga_control|rom_trigger:U8|altsyncram:altsyncram_component|altsyncram_3tg1:auto_generated"
Info (12128): Elaborating entity "rom_freq" for hierarchy "vga_control:vga_control|rom_freq:U9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pinlv.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3g1.tdf
    Info (12023): Found entity 1: altsyncram_r3g1
Info (12128): Elaborating entity "altsyncram_r3g1" for hierarchy "vga_control:vga_control|rom_freq:U9|altsyncram:altsyncram_component|altsyncram_r3g1:auto_generated"
Info (12128): Elaborating entity "rom_number" for hierarchy "vga_control:vga_control|rom_number:U10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "number.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n6g1.tdf
    Info (12023): Found entity 1: altsyncram_n6g1
Info (12128): Elaborating entity "altsyncram_n6g1" for hierarchy "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated"
Info (12128): Elaborating entity "rom_symbol" for hierarchy "vga_control:vga_control|rom_symbol:U11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "symbol.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9g1.tdf
    Info (12023): Found entity 1: altsyncram_r9g1
Info (12128): Elaborating entity "altsyncram_r9g1" for hierarchy "vga_control:vga_control|rom_symbol:U11|altsyncram:altsyncram_component|altsyncram_r9g1:auto_generated"
Info (12128): Elaborating entity "vga_drive" for hierarchy "vga_drive:vga_drive"
Warning (10230): Verilog HDL assignment warning at vga_drive.v(107): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_drive.v(108): truncated value with size 11 to match size of target (10)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i784.tdf
    Info (12023): Found entity 1: altsyncram_i784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_number:U10|altsyncram:altsyncram_component|altsyncram_n6g1:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated|q_a[62]"
        Warning (14320): Synthesized away node "vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_c6g1:auto_generated|q_a[63]"
Info (278001): Inferred 29 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Div17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control:vga_control|Mod20"
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f3m.tdf
    Info (12023): Found entity 1: lpm_divide_f3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf
    Info (12023): Found entity 1: alt_u_div_ave
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div3"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf
    Info (12023): Found entity 1: lpm_divide_rcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div4"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div5"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div6"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div7"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Mod9"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Mod9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div8"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div9"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div10"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve
Info (12130): Elaborated megafunction instantiation "vga_control:vga_control|lpm_divide:Div11"
Info (12133): Instantiated megafunction "vga_control:vga_control|lpm_divide:Div11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 45 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 40 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8101 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 7701 logic cells
    Info (21064): Implemented 280 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 740 megabytes
    Info: Processing ended: Mon Jul 24 09:02:05 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:43


