{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759065905262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759065905263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 18:55:05 2025 " "Processing started: Sun Sep 28 18:55:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759065905263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065905263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065905263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759065905557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759065905557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmemi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEMI " "Found entity 1: DMEMI" {  } { { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reset_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912803 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_7_bit.v(9) " "Verilog HDL information at BCD_7_bit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/BCD_7_bit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759065912807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_bit " "Found entity 1: BCD_7_bit" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/BCD_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_3_bit " "Found entity 1: XOR_3_bit" {  } { { "XOR_3_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/XOR_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_7_bit " "Found entity 1: OR_7_bit" {  } { { "OR_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/OR_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_5_bit " "Found entity 1: OR_5_bit" {  } { { "OR_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/OR_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_to_8 " "Found entity 1: bit_1_to_8" {  } { { "bit_1_to_8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/bit_1_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_7_bit " "Found entity 1: AND_7_bit" {  } { { "AND_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/AND_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_5_bit " "Found entity 1: AND_5_bit" {  } { { "AND_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/AND_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912846 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FinalProject.bdf " "Can't analyze file -- file FinalProject.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759065912849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_decoder " "Found entity 1: Opcode_decoder" {  } { { "Opcode_decoder.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Opcode_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoder1to2.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/decoder1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065912854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065912854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759065912909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 144 1464 1616 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst9 " "Elaborating entity \"Control\" for hierarchy \"Control:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -336 3144 3360 640 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_decoder Opcode_decoder:inst32 " "Elaborating entity \"Opcode_decoder\" for hierarchy \"Opcode_decoder:inst32\"" {  } { { "CPU.bdf" "inst32" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -336 2928 3088 592 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Opcode_decoder:inst32\|Decoder2to4:inst11 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Opcode_decoder:inst32\|Decoder2to4:inst11\"" {  } { { "Opcode_decoder.bdf" "inst11" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Opcode_decoder.bdf" { { -88 992 1120 24 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 Opcode_decoder:inst32\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"Opcode_decoder:inst32\|decoder4to16:decoder\"" {  } { { "Opcode_decoder.bdf" "decoder" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/Opcode_decoder.bdf" { { 48 520 680 128 "decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 8 -72 64 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_16_to_1 IMEM:inst\|busmux_16_to_1:inst16 " "Elaborating entity \"busmux_16_to_1\" for hierarchy \"IMEM:inst\|busmux_16_to_1:inst16\"" {  } { { "IMEM.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -160 1384 1544 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16_bit IMEM:inst\|reg_16_bit:inst14 " "Elaborating entity \"reg_16_bit\" for hierarchy \"IMEM:inst\|reg_16_bit:inst14\"" {  } { { "IMEM.bdf" "inst14" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -888 920 1096 -776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX IMEM:inst\|BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst\|BUSMUX:inst24 " "Instantiated megafunction \"IMEM:inst\|BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759065912971 ""}  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759065912971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065912991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065913031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065913031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_PRGM IMEM:inst\|IMEM_PRGM:inst17 " "Elaborating entity \"IMEM_PRGM\" for hierarchy \"IMEM:inst\|IMEM_PRGM:inst17\"" {  } { { "IMEM.bdf" "inst17" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/IMEM.bdf" { { 128 144 280 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759065913079 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759065913079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst18 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -72 -488 -336 24 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst18\|clock_divider_1024:inst3 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst18\|clock_divider_1024:inst3\"" {  } { { "debouncer.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/debouncer.bdf" { { 168 448 600 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 40 -240 -104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 208 1216 1392 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8_bit ALU:inst3\|CLA_8_bit:inst1 " "Elaborating entity \"CLA_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf" { { 288 616 816 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913095 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 5032 5080 816 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst23 " "Block or symbol \"AND3\" of instance \"inst23\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 4816 4864 816 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst24 " "Block or symbol \"AND4\" of instance \"inst24\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 4504 4584 816 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst19 " "Block or symbol \"XOR_3_bit\" of instance \"inst19\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 4232 4344 880 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst30 " "Block or symbol \"AND4\" of instance \"inst30\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 4048 4128 816 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst22 " "Block or symbol \"XOR_3_bit\" of instance \"inst22\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 3760 3872 880 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst37 " "Block or symbol \"AND_5_bit\" of instance \"inst37\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 3520 3664 880 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst21 " "Block or symbol \"XOR_3_bit\" of instance \"inst21\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 3160 3272 880 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst41 " "Block or symbol \"AND6\" of instance \"inst41\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 2888 3000 816 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst44 " "Block or symbol \"AND4\" of instance \"inst44\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 2680 2760 816 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst28 " "Block or symbol \"XOR_3_bit\" of instance \"inst28\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 2392 2504 880 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_7_bit inst49 " "Block or symbol \"AND_7_bit\" of instance \"inst49\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 2088 2264 880 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst51 " "Block or symbol \"AND_5_bit\" of instance \"inst51\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 1848 1992 880 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst20 " "Block or symbol \"XOR_3_bit\" of instance \"inst20\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 1488 1600 880 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst58 " "Block or symbol \"AND8\" of instance \"inst58\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 1216 1360 816 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst60 " "Block or symbol \"AND6\" of instance \"inst60\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 944 1056 816 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst63 " "Block or symbol \"AND4\" of instance \"inst63\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 736 816 816 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69\"" {  } { { "CLA_8_bit.bdf" "inst69" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 312 712 896 392 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_1_to_8 ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68 " "Elaborating entity \"bit_1_to_8\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68\"" {  } { { "CLA_8_bit.bdf" "inst68" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 256 536 680 336 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_5_bit ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61 " "Elaborating entity \"AND_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_5_bit:inst61\"" {  } { { "CLA_8_bit.bdf" "inst61" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 808 952 880 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_7_bit ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59 " "Elaborating entity \"AND_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59\"" {  } { { "CLA_8_bit.bdf" "inst59" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 1048 1224 880 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16 " "Elaborating entity \"XOR_3_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16\"" {  } { { "CLA_8_bit.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 752 5072 5184 880 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_5_bit ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35 " "Elaborating entity \"OR_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35\"" {  } { { "CLA_8_bit.bdf" "inst35" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 896 3992 4136 1024 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_7_bit ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47 " "Elaborating entity \"OR_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47\"" {  } { { "CLA_8_bit.bdf" "inst47" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CLA_8_bit.bdf" { { 904 2688 2864 1032 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 ALU:inst3\|busmux_4_to_1:inst " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"ALU:inst3\|busmux_4_to_1:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf" { { 384 1080 1248 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 104 336 520 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/mainreg.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/mainreg.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/mainreg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst33 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst33\"" {  } { { "CPU.bdf" "inst33" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { 344 1640 1960 568 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEMI DMEM:inst33\|DMEMI:inst " "Elaborating entity \"DMEMI\" for hierarchy \"DMEM:inst33\|DMEMI:inst\"" {  } { { "DMEM.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 224 928 1240 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23 " "Elaborating entity \"BUSMUX\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\"" {  } { { "DMEMI.bdf" "inst23" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23 " "Elaborated megafunction instantiation \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\"" {  } { { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23 " "Instantiated megafunction \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759065913124 ""}  } { { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759065913124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000 DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23 " "Elaborated megafunction instantiation \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000\", which is child of megafunction instantiation \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "DMEMI.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065913155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065913155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|BUSMUX:inst23\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|Decoder3to8:inst4\"" {  } { { "DMEMI.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 264 304 456 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_PRGM DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24 " "Elaborating entity \"DMEM_PRGM\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|DMEM_PRGM:inst24\"" {  } { { "DMEMI.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 432 296 432 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 DMEM:inst33\|DMEMI:inst\|busmux_8_to_1:inst25 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"DMEM:inst33\|DMEMI:inst\|busmux_8_to_1:inst25\"" {  } { { "DMEMI.bdf" "inst25" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEMI.bdf" { { 264 1592 1752 472 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX DMEM:inst33\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"DMEM:inst33\|BUSMUX:inst3\"" {  } { { "DMEM.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 288 576 688 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:inst33\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"DMEM:inst33\|BUSMUX:inst3\"" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 288 576 688 376 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:inst33\|BUSMUX:inst3 " "Instantiated megafunction \"DMEM:inst33\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759065913196 ""}  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 288 576 688 376 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759065913196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000 DMEM:inst33\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"DMEM:inst33\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 288 576 688 376 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759065913230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065913230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"DMEM:inst33\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder1to2 DMEM:inst33\|decoder1to2:inst2 " "Elaborating entity \"decoder1to2\" for hierarchy \"DMEM:inst33\|decoder1to2:inst2\"" {  } { { "DMEM.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/DMEM.bdf" { { 352 1480 1640 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst10 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -680 672 792 -504 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst29 " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst29\"" {  } { { "CPU.bdf" "inst29" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -504 1832 2056 -360 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD:inst29\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD:inst29\|Reset_Delay:r0\"" {  } { { "LCD.v" "r0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD:inst29\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD:inst29\|LCD_Display:u1\"" {  } { { "LCD.v" "u1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_bit LCD:inst29\|LCD_Display:u1\|BCD_7_bit:bcd1 " "Elaborating entity \"BCD_7_bit\" for hierarchy \"LCD:inst29\|LCD_Display:u1\|BCD_7_bit:bcd1\"" {  } { { "LCD_Display.v" "bcd1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCD_7_bit.v(13) " "Verilog HDL assignment warning at BCD_7_bit.v(13): truncated value with size 8 to match size of target (7)" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/BCD_7_bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759065913248 "|CPU_v2|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCD_7_bit.v(18) " "Verilog HDL assignment warning at BCD_7_bit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/BCD_7_bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759065913248 "|CPU_v2|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD:inst29\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD:inst29\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065913249 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913324 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913325 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913326 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913327 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913328 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913329 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913330 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913331 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913332 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913332 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913332 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913332 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913332 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913333 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913334 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913335 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913335 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913335 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913335 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913336 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913337 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913338 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913339 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913340 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913340 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913340 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913340 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913340 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913341 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913342 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913343 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913344 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913345 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913346 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913347 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913348 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913349 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913350 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913351 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913351 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913351 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913352 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759065913353 "|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "busmux:inst12\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer busmux:inst12\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/db/mux_7rc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1759065913763 "|CPU|busmux:inst12|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1759065913763 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1759065914162 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1759065914175 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1759065914175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -480 2152 2328 -464 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -464 2152 2328 -448 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -448 2152 2328 -432 "LCD_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[7\] GND " "Pin \"IM\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[6\] GND " "Pin \"IM\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[5\] GND " "Pin \"IM\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[4\] GND " "Pin \"IM\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[3\] GND " "Pin \"IM\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[0\] GND " "Pin \"IM\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759065914575 "|CPU|IM[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1759065914575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759065914687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759065915828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU v3/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU v3/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065915896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759065916051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759065916051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "756 " "Implemented 756 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759065916131 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759065916131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "644 " "Implemented 644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759065916131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759065916131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759065916165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 18:55:16 2025 " "Processing ended: Sun Sep 28 18:55:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759065916165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759065916165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759065916165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759065916165 ""}
