# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_fpga_alu.srcs/sources_1/new/ALU.vhd" \
"../../../../test_fpga_alu.srcs/sim_1/new/ALU_test.vhd" \

# Do not sort compile order
nosort
