<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mm › cache-tauros2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-tauros2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mm/cache-tauros2.c - Tauros2 L2 cache controller support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Marvell Semiconductor</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> * References:</span>
<span class="cm"> * - PJ1 CPU Core Datasheet,</span>
<span class="cm"> *   Document ID MV-S104837-01, Rev 0.7, January 24 2008.</span>
<span class="cm"> * - PJ4 CPU Core Datasheet,</span>
<span class="cm"> *   Document ID MV-S105190-00, Rev 0.7, March 14 2008.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cp15.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-tauros2.h&gt;</span>


<span class="cm">/*</span>
<span class="cm"> * When Tauros2 is used on a CPU that supports the v7 hierarchical</span>
<span class="cm"> * cache operations, the cache handling code in proc-v7.S takes care</span>
<span class="cm"> * of everything, including handling DMA coherency.</span>
<span class="cm"> *</span>
<span class="cm"> * So, we only need to register outer cache operations here if we&#39;re</span>
<span class="cm"> * being used on a pre-v7 CPU, and we only need to build support for</span>
<span class="cm"> * outer cache operations into the kernel image if the kernel has been</span>
<span class="cm"> * configured to support a pre-v7 CPU.</span>
<span class="cm"> */</span>
<span class="cp">#if __LINUX_ARM_ARCH__ &lt; 7</span>
<span class="cm">/*</span>
<span class="cm"> * Low-level cache maintenance operations.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tauros2_clean_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c7, c11, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tauros2_clean_inv_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c7, c15, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tauros2_inv_pa</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c7, c7, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Linux primitives.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that the end addresses passed to Linux primitives are</span>
<span class="cm"> * noninclusive.</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_LINE_SIZE		32</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tauros2_inv_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Clean and invalidate partial first cache line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tauros2_clean_inv_pa</span><span class="p">(</span><span class="n">start</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">start</span> <span class="o">|</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clean and invalidate partial last cache line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tauros2_clean_inv_pa</span><span class="p">(</span><span class="n">end</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">end</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Invalidate all full cache lines between &#39;start&#39; and &#39;end&#39;.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tauros2_inv_pa</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tauros2_clean_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tauros2_clean_pa</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tauros2_flush_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CACHE_LINE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tauros2_clean_inv_pa</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tauros2_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
	<span class="s">&quot;mcr	p15, 1, %0, c7, c11, 0 @L2 Cache Clean All</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;mrc	p15, 0, %0, c1, c0, 0</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;bic	%0, %0, #(1 &lt;&lt; 26)</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;mcr	p15, 0, %0, c1, c0, 0  @Disable L2 Cache</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tauros2_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
	<span class="s">&quot;mcr	p15, 1, %0, c7, c7, 0 @L2 Cache Invalidate All</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;mrc	p15, 0, %0, c1, c0, 0</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;orr	%0, %0, #(1 &lt;&lt; 26)</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;mcr	p15, 0, %0, c1, c0, 0 @Enable L2 Cache</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x0</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="n">__init</span> <span class="nf">read_extra_features</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mrc p15, 1, %0, c15, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">u</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">u</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">write_extra_features</span><span class="p">(</span><span class="n">u32</span> <span class="n">u</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 1, %0, c15, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">u</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">disable_l2_prefetch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the CPU Extra Features register and verify that the</span>
<span class="cm">	 * Disable L2 Prefetch bit is set.</span>
<span class="cm">	 */</span>
	<span class="n">u</span> <span class="o">=</span> <span class="n">read_extra_features</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">u</span> <span class="o">&amp;</span> <span class="mh">0x01000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Tauros2: Disabling L2 prefetch.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">write_extra_features</span><span class="p">(</span><span class="n">u</span> <span class="o">|</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cpuid_scheme</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">int</span> <span class="n">processor_id</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">!!</span><span class="p">((</span><span class="n">processor_id</span> <span class="o">&amp;</span> <span class="mh">0x000f0000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x000f0000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="n">__init</span> <span class="nf">read_mmfr3</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mmfr3</span><span class="p">;</span>

	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mrc p15, 0, %0, c0, c1, 7</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">mmfr3</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">mmfr3</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="n">__init</span> <span class="nf">read_actlr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">actlr</span><span class="p">;</span>

	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mrc p15, 0, %0, c1, c0, 1</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">actlr</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">actlr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">write_actlr</span><span class="p">(</span><span class="n">u32</span> <span class="n">actlr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span><span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c1, c0, 1</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">actlr</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tauros2_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">int</span> <span class="n">processor_id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">mode</span><span class="p">;</span>

	<span class="n">disable_l2_prefetch</span><span class="p">();</span>

<span class="cp">#ifdef CONFIG_CPU_32v5</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">processor_id</span> <span class="o">&amp;</span> <span class="mh">0xff0f0000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x56050000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">feat</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * v5 CPUs with Tauros2 have the L2 cache enable bit</span>
<span class="cm">		 * located in the CPU Extra Features register.</span>
<span class="cm">		 */</span>
		<span class="n">feat</span> <span class="o">=</span> <span class="n">read_extra_features</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">feat</span> <span class="o">&amp;</span> <span class="mh">0x00400000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Tauros2: Enabling L2 cache.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">write_extra_features</span><span class="p">(</span><span class="n">feat</span> <span class="o">|</span> <span class="mh">0x00400000</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">mode</span> <span class="o">=</span> <span class="s">&quot;ARMv5&quot;</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">inv_range</span> <span class="o">=</span> <span class="n">tauros2_inv_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">clean_range</span> <span class="o">=</span> <span class="n">tauros2_clean_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">flush_range</span> <span class="o">=</span> <span class="n">tauros2_flush_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">tauros2_disable</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">tauros2_resume</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_32v6</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check whether this CPU lacks support for the v7 hierarchical</span>
<span class="cm">	 * cache ops.  (PJ4 is in its v6 personality mode if the MMFR3</span>
<span class="cm">	 * register indicates no support for the v7 hierarchical cache</span>
<span class="cm">	 * ops.)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuid_scheme</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">read_mmfr3</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * When Tauros2 is used in an ARMv6 system, the L2</span>
<span class="cm">		 * enable bit is in the ARMv6 ARM-mandated position</span>
<span class="cm">		 * (bit [26] of the System Control Register).</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">get_cr</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0x04000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Tauros2: Enabling L2 cache.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">adjust_cr</span><span class="p">(</span><span class="mh">0x04000000</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">mode</span> <span class="o">=</span> <span class="s">&quot;ARMv6&quot;</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">inv_range</span> <span class="o">=</span> <span class="n">tauros2_inv_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">clean_range</span> <span class="o">=</span> <span class="n">tauros2_clean_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">flush_range</span> <span class="o">=</span> <span class="n">tauros2_flush_range</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">tauros2_disable</span><span class="p">;</span>
		<span class="n">outer_cache</span><span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">tauros2_resume</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_32v7</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check whether this CPU has support for the v7 hierarchical</span>
<span class="cm">	 * cache ops.  (PJ4 is in its v7 personality mode if the MMFR3</span>
<span class="cm">	 * register indicates support for the v7 hierarchical cache</span>
<span class="cm">	 * ops.)</span>
<span class="cm">	 *</span>
<span class="cm">	 * (Although strictly speaking there may exist CPUs that</span>
<span class="cm">	 * implement the v7 cache ops but are only ARMv6 CPUs (due to</span>
<span class="cm">	 * not complying with all of the other ARMv7 requirements),</span>
<span class="cm">	 * there are no real-life examples of Tauros2 being used on</span>
<span class="cm">	 * such CPUs as of yet.)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuid_scheme</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">read_mmfr3</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">actlr</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * When Tauros2 is used in an ARMv7 system, the L2</span>
<span class="cm">		 * enable bit is located in the Auxiliary System Control</span>
<span class="cm">		 * Register (which is the only register allowed by the</span>
<span class="cm">		 * ARMv7 spec to contain fine-grained cache control bits).</span>
<span class="cm">		 */</span>
		<span class="n">actlr</span> <span class="o">=</span> <span class="n">read_actlr</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">actlr</span> <span class="o">&amp;</span> <span class="mh">0x00000002</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Tauros2: Enabling L2 cache.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">write_actlr</span><span class="p">(</span><span class="n">actlr</span> <span class="o">|</span> <span class="mh">0x00000002</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">mode</span> <span class="o">=</span> <span class="s">&quot;ARMv7&quot;</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;Tauros2: Unable to detect CPU mode.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Tauros2: L2 cache support initialised &quot;</span>
			 <span class="s">&quot;in %s mode.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
