##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyILO
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
		4.5::Critical Path Report for SlowClock
		4.6::Critical Path Report for SlowClock_1
		4.7::Critical Path Report for emFile_1_Clock_1
		4.8::Critical Path Report for uart_IntClock
		4.9::Critical Path Report for uart_solinst_IntClock
		4.10::Critical Path Report for uart_ultrasonic_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
		5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
		5.4::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.5::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.6::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.7::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
		5.8::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
		5.9::Critical Path Report for (SlowClock:R vs. CyILO:R)
		5.10::Critical Path Report for (SlowClock:R vs. SlowClock:R)
		5.11::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
		5.12::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
		5.13::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
		5.15::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.16::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
		5.17::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
		5.18::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_SAR_1_theACLK                  | N/A                    | Target: 12.00 MHz  | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                    | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                          | Frequency: 54.12 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)          | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                              | Frequency: 135.15 MHz  | Target: 0.00 MHz   | 
Clock: CyIMO                              | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                       | Frequency: 86.20 MHz   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                    | Target: 24.00 MHz  | 
Clock: NEOMOTE_1_UART_MOTE_IntClock       | Frequency: 41.35 MHz   | Target: 0.92 MHz   | 
Clock: SlowClock                          | Frequency: 73.43 MHz   | Target: 0.00 MHz   | 
Clock: SlowClock_1                        | Frequency: 86.20 MHz   | Target: 0.00 MHz   | 
Clock: emFile_1_Clock_1                   | Frequency: 46.26 MHz   | Target: 24.00 MHz  | 
Clock: uart_IntClock                      | Frequency: 42.04 MHz   | Target: 0.92 MHz   | 
Clock: uart_solinst_IntClock              | Frequency: 33.42 MHz   | Target: 0.08 MHz   | 
Clock: uart_ultrasonic_IntClock           | Frequency: 45.85 MHz   | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     CyILO                         41666.7          36433        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     SlowClock                     41666.7          31408        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     SlowClock_1                   41666.7          31682        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_IntClock                 41666.7          23189        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_ultrasonic_IntClock      41666.7          23724        N/A              N/A         N/A              N/A         N/A              N/A         
CyILO                         CyILO                         1e+009           999992601    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO                         SlowClock                     1e+009           999984603    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO                         SlowClock_1                   1e+009           999984429    N/A              N/A         N/A              N/A         N/A              N/A         
NEOMOTE_1_UART_MOTE_IntClock  NEOMOTE_1_UART_MOTE_IntClock  1.08333e+006     1059147      N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock                     CyILO                         1e+009           999997949    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock                     SlowClock                     2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1                   CyILO                         1e+009           999997741    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1                   SlowClock                     41666.7          30066        N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1                   SlowClock_1                   2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1              emFile_1_Clock_1              41666.7          20052        N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock                 uart_IntClock                 1.08333e+006     1059547      N/A              N/A         N/A              N/A         N/A              N/A         
uart_solinst_IntClock         uart_solinst_IntClock         1.30417e+007     13011743     N/A              N/A         N/A              N/A         N/A              N/A         
uart_ultrasonic_IntClock      uart_ultrasonic_IntClock      1.30417e+007     13019856     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase         
-----------------------  ------------  -----------------------  
\emFile_1:miso0(0)_PAD\  21204         emFile_1_Clock_1:R       
uart_solinst_rx(0)_PAD   43296         uart_solinst_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                  Clock to Out  Clock Name:Phase                
-------------------------  ------------  ------------------------------  
\NEOMOTE_1:TX_Pin(0)_PAD\  28953         NEOMOTE_1_UART_MOTE_IntClock:R  
\emFile_1:mosi0(0)_PAD\    33346         emFile_1_Clock_1:R              
\emFile_1:sclk0(0)_PAD\    25484         emFile_1_Clock_1:R              
uart_solinst_tx(0)_PAD     32937         uart_solinst_IntClock:R         
uart_tx(0)_PAD             30532         uart_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.12 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23189p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell32        2692   2692  23189  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell68     4970   7662  23189  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell68     3350  11012  23189  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2256  13268  23189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 135.15 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992601p

Capture Clock Arrival Time                          0
+ Clock path delay                               6663
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell42   1250   7913  999992601  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell42   2639  10552  999992601  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 86.20 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_4/main_0  macrocell11   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
**********************************************************
Clock: NEOMOTE_1_UART_MOTE_IntClock
Frequency: 41.35 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059147p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell34     1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell20     4402   5652  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell20     3350   9002  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3664  12666  1059147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SlowClock
***************************************
Clock: SlowClock
Frequency: 73.43 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_4/main_6
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_4/main_6  macrocell11   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SlowClock_1
*****************************************
Clock: SlowClock_1
Frequency: 86.20 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_4/main_0  macrocell11   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 46.26 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18105
-------------------------------------   ----- 
End-of-path arrival time (ps)           18105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell55     4168  12468  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell55     3350  15818  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell53     2288  18105  20052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell53         0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 42.04 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12266
-------------------------------------   ----- 
End-of-path arrival time (ps)           12266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell78     1250   1250  1059547  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell62     5353   6603  1059547  RISE       1
\uart:BUART:counter_load_not\/q                macrocell62     3350   9953  1059547  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2313  12266  1059547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.9::Critical Path Report for uart_solinst_IntClock
***************************************************
Clock: uart_solinst_IntClock
Frequency: 33.42 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13011743p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26413
-------------------------------------   ----- 
End-of-path arrival time (ps)           26413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q                  macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0             macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q                  macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_6  macrocell95  13928  20775  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q       macrocell95   3350  24125  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8        macrocell94   2289  26413  13011743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1


===================================================================== 
4.10::Critical Path Report for uart_ultrasonic_IntClock
*******************************************************
Clock: uart_ultrasonic_IntClock
Frequency: 45.85 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019856p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10291
-------------------------------------   ----- 
End-of-path arrival time (ps)           10291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                      macrocell136     1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_0           macrocell119     2822   4072  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell119     3350   7422  13019856  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2869  10291  13019856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992601p

Capture Clock Arrival Time                          0
+ Clock path delay                               6663
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell42   1250   7913  999992601  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell42   2639  10552  999992601  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1


5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999984603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell40   1250   7913  999984603  RISE       1
Net_721/main_1                macrocell17   3974  11887  999984603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1


5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999984429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell42   1250   7913  999984429  RISE       1
Net_853/main_1                macrocell18   4148  12061  999984429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1


5.4::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18105
-------------------------------------   ----- 
End-of-path arrival time (ps)           18105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell55     4168  12468  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell55     3350  15818  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell53     2288  18105  20052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell53         0      0  RISE       1


5.5::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12266
-------------------------------------   ----- 
End-of-path arrival time (ps)           12266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell78     1250   1250  1059547  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell62     5353   6603  1059547  RISE       1
\uart:BUART:counter_load_not\/q                macrocell62     3350   9953  1059547  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2313  12266  1059547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.6::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
*************************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059147p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell34     1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell20     4402   5652  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell20     3350   9002  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3664  12666  1059147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
*****************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019856p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10291
-------------------------------------   ----- 
End-of-path arrival time (ps)           10291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                      macrocell136     1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_0           macrocell119     2822   4072  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell119     3350   7422  13019856  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2869  10291  13019856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1


5.8::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
***********************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13011743p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26413
-------------------------------------   ----- 
End-of-path arrival time (ps)           26413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q                  macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0             macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q                  macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_6  macrocell95  13928  20775  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q       macrocell95   3350  24125  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8        macrocell94   2289  26413  13011743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1


5.9::Critical Path Report for (SlowClock:R vs. CyILO:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999997949p

Capture Clock Arrival Time                              0
+ Clock path delay                                   6663
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell41   1250   1250  999997949  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell40   3954   5204  999997949  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1


5.10::Critical Path Report for (SlowClock:R vs. SlowClock:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_4/main_6
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_4/main_6  macrocell11   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1


5.11::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
**********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999997741p

Capture Clock Arrival Time                                0
+ Clock path delay                                     6663
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell43   1250   1250  999997741  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell42   4162   5412  999997741  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1


5.12::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
**************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_4/main_0  macrocell11   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1


5.13::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
****************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell18   1250   1250  24999991752  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell43   3488   4738  24999991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 36433p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6663
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44820

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3       2052   2052  36433  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell40   6335   8387  36433  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1


5.15::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
****************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23189p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell32        2692   2692  23189  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell68     4970   7662  23189  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell68     3350  11012  23189  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2256  13268  23189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.16::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
***************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36         2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell125     5061   7091  23724  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell125     3350  10441  23724  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2292  12733  23724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1


5.17::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31408  RISE       1
Net_721/main_0                   macrocell17   4697   6749  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1


5.18::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
**************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31682  RISE       1
Net_853/main_0                      macrocell18   4674   6474  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18105
-------------------------------------   ----- 
End-of-path arrival time (ps)           18105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell55     4168  12468  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell55     3350  15818  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell53     2288  18105  20052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17928
-------------------------------------   ----- 
End-of-path arrival time (ps)           17928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell54     3975  12275  20228  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell54     3350  15625  20228  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell53     2303  17928  20228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23189p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell32        2692   2692  23189  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell68     4970   7662  23189  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell68     3350  11012  23189  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2256  13268  23189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36         2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell125     5061   7091  23724  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell125     3350  10441  23724  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2292  12733  23724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 25689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12468
-------------------------------------   ----- 
End-of-path arrival time (ps)           12468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell51     4168  12468  25689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell51         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 26355p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   5280   5280  26355  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell56     2784   8064  26355  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell56     3350  11414  26355  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    2328  13741  26355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell4   8300   8300  20052  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell52     3248  11548  26609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28449p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell      2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell50     2667   4777  28449  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell50     3350   8127  28449  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   3241  11368  28449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell     2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell50    2667   4777  28449  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell50    3350   8127  28449  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell4   3250  11377  28720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 28918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  28918  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell57     3958   9238  28918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  28918  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell58     3544   8824  29332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  28918  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell59     3544   8824  29332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 29549p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36       2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_5  macrocell127   6578   8608  29549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 29618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell32      2692   2692  23189  RISE       1
\uart:BUART:rx_last\/main_0  macrocell66   5847   8539  29618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 29618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell32      2692   2692  23189  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell70   5847   8539  29618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 29636p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8521
-------------------------------------   ---- 
End-of-path arrival time (ps)           8521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell32      2692   2692  23189  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell69   5829   8521  29636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 29636p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8521
-------------------------------------   ---- 
End-of-path arrival time (ps)           8521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell32      2692   2692  23189  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell73   5829   8521  29636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10181
-------------------------------------   ----- 
End-of-path arrival time (ps)           10181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell58    1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_1  macrocell60    3258   4508  29916  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell60    3350   7858  29916  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell4   2323  10181  29916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_4/main_0  macrocell11   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_5/main_0
Capture Clock  : Net_130_5/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_5/main_0  macrocell12   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_6/main_0
Capture Clock  : Net_130_6/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_6/main_0  macrocell13   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_7/main_0
Capture Clock  : Net_130_7/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_7/main_0  macrocell14   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_0/main_0
Capture Clock  : Net_130_0/clock_0
Path slack     : 30076p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_0/main_0  macrocell7    6830   8080  30076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_1/main_0
Capture Clock  : Net_130_1/clock_0
Path slack     : 30076p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_1/main_0  macrocell8    6830   8080  30076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_2/main_0
Capture Clock  : Net_130_2/clock_0
Path slack     : 30076p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_2/main_0  macrocell9    6830   8080  30076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_3/main_0
Capture Clock  : Net_130_3/clock_0
Path slack     : 30076p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell18   1250   1250  30066  RISE       1
Net_130_3/main_0  macrocell10   6830   8080  30076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_last\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_last\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell36       2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_last\/main_0  macrocell123   5956   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell123        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36       2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_5  macrocell126   5956   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36       2030   2030  23724  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_5  macrocell130   5956   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30495p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell32      2692   2692  23189  RISE       1
MODIN5_0/main_0  macrocell3    4970   7662  30495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30495p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell32      2692   2692  23189  RISE       1
MODIN5_1/main_0  macrocell4    4970   7662  30495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell58     1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   3426   4676  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell57     1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   3203   4453  30914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell59     1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   3094   4344  31022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 31066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7091
-------------------------------------   ---- 
End-of-path arrival time (ps)           7091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell36      2030   2030  23724  RISE       1
MODIN9_0/main_2           macrocell5    5061   7091  31066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 31066p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7091
-------------------------------------   ---- 
End-of-path arrival time (ps)           7091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell36      2030   2030  23724  RISE       1
MODIN9_1/main_2           macrocell6    5061   7091  31066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell52   5684   6934  31223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3       2052   2052  31408  RISE       1
Net_721/main_0                   macrocell17   4697   6749  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 31408p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb     iocell3       2052   2052  31408  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell41   4697   6749  31408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31682  RISE       1
Net_853/main_0                      macrocell18   4674   6474  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 31682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  31682  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell43   4674   6474  31682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32186p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell59   1250   1250  24665  RISE       1
\emFile_1:Net_1\/main_0          macrocell45   4720   5970  32186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32186p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell49   4720   5970  32186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell59   1250   1250  24665  RISE       1
\emFile_1:Net_22\/main_0         macrocell46   4709   5959  32197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell46         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32197p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell47   4709   5959  32197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26835  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell48   3561   5671  32486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26835  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell57   3561   5671  32486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26835  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell58   3541   5651  32506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26835  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell59   3541   5651  32506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell58   3527   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell59   3527   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell48   3511   5621  32535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell57   3511   5621  32535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell58   1250   1250  26002  RISE       1
\emFile_1:Net_1\/main_1          macrocell45   4341   5591  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell49   4341   5591  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell57   1250   1250  25875  RISE       1
\emFile_1:Net_1\/main_2          macrocell45   4294   5544  32613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell49   4294   5544  32613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell57   1250   1250  25875  RISE       1
\emFile_1:Net_22\/main_2         macrocell46   4278   5528  32628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell46         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell47   4278   5528  32628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell48   3403   5513  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell57   3403   5513  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell52   4245   5495  32662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell58   1250   1250  26002  RISE       1
\emFile_1:Net_22\/main_1         macrocell46   4240   5490  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell47   4240   5490  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26985  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell48   3367   5477  32679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26985  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell57   3367   5477  32679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell58   3363   5473  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell59   3363   5473  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell48   3355   5465  32692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32692p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell57   3355   5465  32692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32693p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26985  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell58   3354   5464  32693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32693p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26985  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell59   3354   5464  32693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell58   3342   5452  32705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell59   3342   5452  32705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell46   1250   1250  33068  RISE       1
\emFile_1:Net_22\/main_3  macrocell46   3838   5088  33068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell52   3718   4968  33189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell45   1250   1250  33280  RISE       1
\emFile_1:Net_1\/main_3  macrocell45   3627   4877  33280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33380p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26817  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell49   2667   4777  33380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26835  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell49   2646   4756  33401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell49   2632   4742  33414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell58   3414   4664  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell59   3414   4664  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33649p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell48   3258   4508  33649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33649p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell58   1250   1250  26002  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell57   3258   4508  33649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell48   3201   4451  33706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell57   3201   4451  33706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell58   3194   4444  33712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell57   1250   1250  25875  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell59   3194   4444  33712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26985  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell49   2321   4431  33725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33732p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26989  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell49   2315   4425  33732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell48   3083   4333  33824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell57   3083   4333  33824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell58   2951   4201  33955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell59   1250   1250  24665  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell59   2951   4201  33955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell51   1250   1250  34011  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell52   2896   4146  34011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 34096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell48   1250   1250  25232  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell58   2811   4061  34096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell48   1250   1250  25232  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell59   2811   4061  34096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell47   1250   1250  34111  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell47   2796   4046  34111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell48   1250   1250  25232  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell48   2794   4044  34112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 34112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell48   1250   1250  25232  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell57   2794   4044  34112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 34274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3340
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell47   1250   1250  34111  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    2803   4053  34274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell52   1250   1250  34601  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell52   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell49   1250   1250  34608  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell49   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 36433p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6663
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44820

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3       2052   2052  36433  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell40   6335   8387  36433  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 36689p

Capture Clock Arrival Time                             0
+ Clock path delay                                  6663
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     44820

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1       1800   1800  36689  RISE       1
\PulseConvert_2:in_sample\/main_0   macrocell42   6330   8130  36689  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059147p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                      macrocell34     1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_1           macrocell20     4402   5652  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell20     3350   9002  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3664  12666  1059147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12266
-------------------------------------   ----- 
End-of-path arrival time (ps)           12266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell78     1250   1250  1059547  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell62     5353   6603  1059547  RISE       1
\uart:BUART:counter_load_not\/q                macrocell62     3350   9953  1059547  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2313  12266  1059547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1061400p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15643
-------------------------------------   ----- 
End-of-path arrival time (ps)           15643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1061400  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell33     4371  10051  1061400  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell33     3350  13401  1061400  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2242  15643  1061400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13653
-------------------------------------   ----- 
End-of-path arrival time (ps)           13653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1063391  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell77     2314   7994  1063391  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell77     3350  11344  1063391  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2309  13653  1063391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock
Path slack     : 1066319p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15445
-------------------------------------   ----- 
End-of-path arrival time (ps)           15445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066319  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/main_2                 macrocell37     4550   9830  1066319  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/q                      macrocell37     3350  13180  1066319  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0                 statusicell2    2265  15445  1066319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066374p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -4220
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12739
-------------------------------------   ----- 
End-of-path arrival time (ps)           12739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q            macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/main_1  macrocell23   5198   6448  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/q       macrocell23   3350   9798  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load   count7cell    2940  12739  1066374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1066907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14857
-------------------------------------   ----- 
End-of-path arrival time (ps)           14857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1066907  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell74     2230   7510  1066907  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell74     3350  10860  1066907  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell5    3997  14857  1066907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1067370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q        macrocell78    1250   1250  1059547  RISE       1
\uart:BUART:tx_status_0\/main_1  macrocell81    6884   8134  1067370  RISE       1
\uart:BUART:tx_status_0\/q       macrocell81    3350  11484  1067370  RISE       1
\uart:BUART:sTX:TxSts\/status_0  statusicell6   2909  14393  1067370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11602
-------------------------------------   ----- 
End-of-path arrival time (ps)           11602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell65   4692   5942  1067511  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell65   3350   9292  1067511  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2310  11602  1067511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell78     1250   1250  1059547  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   7464   8714  1068329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1068517p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13246
-------------------------------------   ----- 
End-of-path arrival time (ps)           13246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1068517  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/main_1                 macrocell30     2306   7586  1068517  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/q                      macrocell30     3350  10936  1068517  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4                 statusicell1    2311  13246  1068517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069183p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q                macrocell25     1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6601   7851  1069183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1069716p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1069716  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_3                macrocell39     2827  10107  1069716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0
Path slack     : 1069773p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1061400  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0                 macrocell32     4371  10051  1069773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell32         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1069994p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066319  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2                  macrocell34     4550   9830  1069994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell69     1250   1250  1067701  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   5789   7039  1069995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell63     1250   1250  1067753  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   5743   6993  1070040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1070242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1070242  RISE       1
\uart:BUART:txn\/main_3                macrocell83     2302   9582  1070242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071477p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4306   5556  1071477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1071689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell78   1250   1250  1059547  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell78   6884   8134  1071689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell64     1250   1250  1071774  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4010   5260  1071774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1071829p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1063391  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell76     2314   7994  1071829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell79     1250   1250  1061064  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3859   5109  1071935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071972p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                macrocell35     1250   1250  1060306  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3821   5071  1071972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1072119p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell78   1250   1250  1059547  RISE       1
\uart:BUART:txn\/main_2    macrocell83   6454   7704  1072119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072220p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q       macrocell21     1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3564   4814  1072220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1072254p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1067934  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell78     2290   7570  1072254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072977p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                macrocell34     1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2816   4066  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073010p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -5210
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1078123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN1_1/q                                             macrocell2      1250   1250  1073010  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3864   5114  1073010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1073220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell78   1250   1250  1059547  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell79   5353   6603  1073220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1073220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell78   1250   1250  1059547  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell80   5353   6603  1073220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q               macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1  macrocell28   5198   6448  1073375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell28         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q        macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1  macrocell29   5198   6448  1073375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell67   5075   6325  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell69   5075   6325  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell71   5075   6325  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell73   5075   6325  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1073518p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell36   1250   1250  1059932  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3  macrocell34   5056   6306  1073518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1073617p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell34   1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1  macrocell36   4956   6206  1073617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1073617p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q  macrocell34   1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_2    macrocell39   4956   6206  1073617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073705p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2  macrocell29   4869   6119  1073705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1073741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell79   1250   1250  1061064  RISE       1
\uart:BUART:txn\/main_1    macrocell83   4832   6082  1073741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell70   4692   5942  1073881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell72   4692   5942  1073881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                      macrocell4    1250   1250  1068170  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell69   4644   5894  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell4    1250   1250  1068170  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell73   4644   5894  1073929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell70   4503   5753  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell69   1250   1250  1067701  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell72   4503   5753  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell70   4450   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell72   4450   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074172p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell34   1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1  macrocell35   4402   5652  1074172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell79   1250   1250  1061064  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell78   4266   5516  1074307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell67   4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell69   4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell71   4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074386p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell63   1250   1250  1067753  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell73   4187   5437  1074386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1071774  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell70   4176   5426  1074397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell36   1250   1250  1059932  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2  macrocell36   4167   5417  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q  macrocell36   1250   1250  1059932  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_4    macrocell39   4167   5417  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074408p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q         macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1  macrocell24   4165   5415  1074408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074408p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1  macrocell25   4165   5415  1074408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074408p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1  macrocell26   4165   5415  1074408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074408p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell25   1250   1250  1066374  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1  macrocell27   4165   5415  1074408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell64   1250   1250  1071774  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell67   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1071774  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell69   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1071774  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell71   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1071774  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell73   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1074707p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                      macrocell2    1250   1250  1073010  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5  macrocell29   3866   5116  1074707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1074709p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell35   1250   1250  1060306  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0  macrocell34   3865   5115  1074709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell79   1250   1250  1061064  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell79   3837   5087  1074737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1074737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell79   1250   1250  1061064  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell80   3837   5087  1074737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074795  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell64   2918   5028  1074795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074819  RISE       1
MODIN5_0/main_2                        macrocell3    2894   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074819  RISE       1
MODIN5_1/main_2                        macrocell4    2894   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074819  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell64   2894   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074821  RISE       1
MODIN5_0/main_1                        macrocell3    2892   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074821  RISE       1
MODIN5_1/main_1                        macrocell4    2892   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074821  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell64   2892   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074897  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell67   2816   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074897  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell69   2816   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074897  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell71   2816   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074897  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell70   2803   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell67   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell69   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell71   2797   4907  1074916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074916  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell70   2794   4904  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell67   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell69   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell71   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074922p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell70   2792   4902  1074922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074956p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell36   1250   1250  1059932  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2  macrocell35   3617   4867  1074956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075007p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q      macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0  macrocell28   3567   4817  1075007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell28         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075007p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0     macrocell29   3567   4817  1075007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell32   1250   1250  1060243  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3  macrocell35   3306   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell67   3306   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell69   3306   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell71   3306   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell70   1250   1250  1067511  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell73   3306   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                      macrocell3    1250   1250  1068728  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell69   3298   4548  1075276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell3    1250   1250  1068728  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell73   3298   4548  1075276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell32   1250   1250  1060243  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3  macrocell36   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q  macrocell32   1250   1250  1060243  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_5   macrocell39   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075330p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell35   1250   1250  1060306  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0  macrocell35   3244   4494  1075330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1075330p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell35   1250   1250  1060306  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0  macrocell36   3243   4493  1075330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075330p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q  macrocell35   1250   1250  1060306  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_1    macrocell39   3243   4493  1075330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q               macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3  macrocell28   3212   4462  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell28         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075361p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q        macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4  macrocell29   3212   4462  1075361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q               macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2  macrocell28   3210   4460  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell28         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q        macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3  macrocell29   3210   4460  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7       macrocell24   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8         macrocell25   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7         macrocell26   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7         macrocell27   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075395  RISE       1
MODIN1_0/main_1                                       macrocell1    2319   4429  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075395  RISE       1
MODIN1_1/main_1                                       macrocell2    2319   4429  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075395  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1   macrocell22   2319   4429  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075396  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6       macrocell24   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075396  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7         macrocell25   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075396  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6         macrocell26   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075396  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6         macrocell27   2317   4427  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5       macrocell24   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6         macrocell25   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5         macrocell26   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5         macrocell27   2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
MODIN1_0/main_0                                       macrocell1    2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
MODIN1_1/main_0                                       macrocell2    2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0   macrocell22   2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075408p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075408  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2   macrocell22   2305   4415  1075408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075477p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell4    1250   1250  1068170  RISE       1
MODIN5_1/main_3  macrocell4    3097   4347  1075477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell80   1250   1250  1061993  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell78   2910   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell80   1250   1250  1061993  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell79   2907   4157  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell80   1250   1250  1061993  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell80   2907   4157  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell80   1250   1250  1061993  RISE       1
\uart:BUART:txn\/main_4    macrocell83   2906   4156  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell76   1250   1250  1062018  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell78   2885   4135  1075688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell76   1250   1250  1062018  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell79   2883   4133  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell76   1250   1250  1062018  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell80   2883   4133  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075693p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell76   1250   1250  1062018  RISE       1
\uart:BUART:txn\/main_5   macrocell83   2880   4130  1075693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075701p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1930
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1070969  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4452   5702  1075701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell34   1250   1250  1059147  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1  macrocell34   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:txn\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:txn\/q       macrocell39   1250   1250  1075783  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_0  macrocell39   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1073010  RISE       1
MODIN1_1/main_2  macrocell2    2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075799p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                     macrocell2    1250   1250  1073010  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5  macrocell25   2774   4024  1075799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075885p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell67     1250   1250  1069425  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   4268   5518  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2  macrocell24   2612   3862  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2   macrocell25   2612   3862  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2   macrocell26   2612   3862  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1071477  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2   macrocell27   2612   3862  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0    macrocell24   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0      macrocell25   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0      macrocell26   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell21   1250   1250  1068006  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0      macrocell27   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell70   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell72   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell67   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell69   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell71   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell71   1250   1250  1069613  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell73   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1068728  RISE       1
MODIN5_0/main_3  macrocell3    2539   3789  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1068728  RISE       1
MODIN5_1/main_4  macrocell4    2539   3789  1076034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell66   1250   1250  1076259  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell70   2314   3564  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q         macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4  macrocell24   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4  macrocell25   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4  macrocell26   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell26   1250   1250  1068361  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4  macrocell27   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1076278  RISE       1
MODIN1_0/main_2  macrocell1    2296   3546  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q         macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3  macrocell24   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell24         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3  macrocell25   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell25         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3  macrocell26   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell27   1250   1250  1068363  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3  macrocell27   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell27         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell83   1250   1250  1076286  RISE       1
\uart:BUART:txn\/main_0  macrocell83   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell83         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell32   1250   1250  1060243  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4  macrocell34   2232   3482  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell34         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1077647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell73    1250   1250  1077647  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell5   2866   4116  1077647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1078207p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q       macrocell29    1250   1250  1078207  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3  statusicell1   2306   3556  1078207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13011743p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26413
-------------------------------------   ----- 
End-of-path arrival time (ps)           26413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q                  macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0             macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q                  macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_6  macrocell95  13928  20775  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q       macrocell95   3350  24125  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8        macrocell94   2289  26413  13011743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13014503p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23653
-------------------------------------   ----- 
End-of-path arrival time (ps)           23653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_4  macrocell94  16806  23653  13014503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13015393p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22763
-------------------------------------   ----- 
End-of-path arrival time (ps)           22763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell86    1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell98    2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell98    3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_5  macrocell101  10249  17097  13015393  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q       macrocell101   3350  20447  13015393  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6        macrocell100   2317  22763  13015393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13015419p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22738
-------------------------------------   ----- 
End-of-path arrival time (ps)           22738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell86    1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell98    2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell98    3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_7  macrocell102  10242  17089  13015419  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q       macrocell102   3350  20439  13015419  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7          macrocell100   2299  22738  13015419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13016347p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21810
-------------------------------------   ----- 
End-of-path arrival time (ps)           21810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_7  macrocell93   9322  16169  13016347  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q       macrocell93   3350  19519  13016347  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11       macrocell92   2290  21810  13016347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13016350p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21807
-------------------------------------   ----- 
End-of-path arrival time (ps)           21807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell86    1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell98    2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell98    3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_state_3_split\/main_8  macrocell104   9311  16158  13016350  RISE       1
\uart_solinst:BUART:rx_state_3_split\/q       macrocell104   3350  19508  13016350  RISE       1
\uart_solinst:BUART:rx_state_3\/main_7        macrocell103   2299  21807  13016350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13016854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                 -11520
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13292
-------------------------------------   ----- 
End-of-path arrival time (ps)           13292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                      macrocell113     1250   1250  13016854  RISE       1
\uart_solinst:BUART:counter_load_not\/main_1           macrocell84      6442   7692  13016854  RISE       1
\uart_solinst:BUART:counter_load_not\/q                macrocell84      3350  11042  13016854  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2250  13292  13016854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019359p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -5210
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13036457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17097
-------------------------------------   ----- 
End-of-path arrival time (ps)           17097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell86     1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell98     2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell98     3350   6847  13011743  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/route_si  datapathcell8  10250  17097  13019359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13019853p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15524
-------------------------------------   ----- 
End-of-path arrival time (ps)           15524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13019853  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/main_0      macrocell112     3589   9269  13019853  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/q           macrocell112     3350  12619  13019853  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2905  15524  13019853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019856p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10291
-------------------------------------   ----- 
End-of-path arrival time (ps)           10291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                      macrocell136     1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_0           macrocell119     2822   4072  13019856  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell119     3350   7422  13019856  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2869  10291  13019856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13020323p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17833
-------------------------------------   ----- 
End-of-path arrival time (ps)           17833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_state_0\/main_3   macrocell99  10986  17833  13020323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13020341p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17816
-------------------------------------   ----- 
End-of-path arrival time (ps)           17816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q        macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0   macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q        macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_5  macrocell92  10969  17816  13020341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13020987p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19110
-------------------------------------   ----- 
End-of-path arrival time (ps)           19110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  13020216  RISE       1
\uart_solinst:BUART:rx_status_0\/main_2             macrocell106  10277  12857  13020987  RISE       1
\uart_solinst:BUART:rx_status_0\/q                  macrocell106   3350  16207  13020987  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_0             statusicell7   2903  19110  13020987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021207p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14170
-------------------------------------   ----- 
End-of-path arrival time (ps)           14170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell13   5680   5680  13021207  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/main_0      macrocell134     2891   8571  13021207  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/q           macrocell134     3350  11921  13021207  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell12   2249  14170  13021207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_8
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13021207p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16950
-------------------------------------   ----- 
End-of-path arrival time (ps)           16950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q               macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0          macrocell98   2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q               macrocell98   3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_8  macrocell88  10103  16950  13021207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_solinst:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021365p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -4220
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16082
-------------------------------------   ----- 
End-of-path arrival time (ps)           16082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q            macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_counter_load\/main_1  macrocell90   7866   9116  13021365  RISE       1
\uart_solinst:BUART:rx_counter_load\/q       macrocell90   3350  12466  13021365  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/load   count7cell    3615  16082  13021365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13021998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16158
-------------------------------------   ----- 
End-of-path arrival time (ps)           16158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell86    1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell98    2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell98    3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_status_3\/main_3  macrocell107   9311  16158  13021998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_4
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13022352p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15805
-------------------------------------   ----- 
End-of-path arrival time (ps)           15805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb   datapathcell8   5030   5030  13017230  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_4  macrocell88    10775  15805  13022352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sTX:TxSts\/clock
Path slack     : 13022491p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17606
-------------------------------------   ----- 
End-of-path arrival time (ps)           17606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13022491  RISE       1
\uart_solinst:BUART:tx_status_0\/main_2                 macrocell116    6652  11932  13022491  RISE       1
\uart_solinst:BUART:tx_status_0\/q                      macrocell116    3350  15282  13022491  RISE       1
\uart_solinst:BUART:sTX:TxSts\/status_0                 statusicell8    2323  17606  13022491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxSts\/clock                       statusicell8        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13023131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15026
-------------------------------------   ----- 
End-of-path arrival time (ps)           15026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell86    1250   1250  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell98    2247   3497  13011743  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell98    3350   6847  13011743  RISE       1
\uart_solinst:BUART:rx_state_2\/main_3   macrocell100   8179  15026  13023131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_6
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13023403p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16694
-------------------------------------   ----- 
End-of-path arrival time (ps)           16694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  13021200  RISE       1
\uart_solinst:BUART:rx_status_6\/main_1             macrocell110   8429  11009  13023403  RISE       1
\uart_solinst:BUART:rx_status_6\/q                  macrocell110   3350  14359  13023403  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_6             statusicell7   2335  16694  13023403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024432p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13015
-------------------------------------   ----- 
End-of-path arrival time (ps)           13015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q            macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_1  macrocell122   6103   7353  13024432  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell122   3350  10703  13024432  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell     2312  13015  13024432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025294p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell89     1250   1250  13023112  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   8823  10073  13025294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13025299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12857
-------------------------------------   ----- 
End-of-path arrival time (ps)           12857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  13020216  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_2     macrocell96   10277  12857  13025299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025304p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q                macrocell126     1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   8813  10063  13025304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxSts\/clock
Path slack     : 13025766p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14331
-------------------------------------   ----- 
End-of-path arrival time (ps)           14331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   5280   5280  13025766  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/main_2                 macrocell138     3465   8745  13025766  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/q                      macrocell138     3350  12095  13025766  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/status_0                 statusicell10    2236  14331  13025766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/clock                    statusicell10       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:tx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13026224p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11932
-------------------------------------   ----- 
End-of-path arrival time (ps)           11932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13022491  RISE       1
\uart_solinst:BUART:tx_state_0\/main_2                  macrocell113    6652  11932  13026224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13026255p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           13842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   5280   5280  13026255  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/main_1                 macrocell131     2311   7591  13026255  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/q                      macrocell131     3350  10941  13026255  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_4                 statusicell9     2901  13842  13026255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell9        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13026269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  13021200  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_1     macrocell96    9307  11887  13026269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13026561p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb  datapathcell8   5060   5060  13022354  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_1        macrocell92     6536  11596  13026561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13026851p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13246
-------------------------------------   ----- 
End-of-path arrival time (ps)           13246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13026851  RISE       1
\uart_solinst:BUART:rx_status_4\/main_1                 macrocell108    2290   7570  13026851  RISE       1
\uart_solinst:BUART:rx_status_4\/q                      macrocell108    3350  10920  13026851  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_4                 statusicell7    2326  13246  13026851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13027148p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  13021200  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_1    macrocell87    8429  11009  13027148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13027190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10967
-------------------------------------   ----- 
End-of-path arrival time (ps)           10967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q       macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_3  macrocell94   9717  10967  13027190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13027190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10967
-------------------------------------   ----- 
End-of-path arrival time (ps)           10967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_5  macrocell96   9717  10967  13027190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027206p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q                macrocell114    1250   1250  13018298  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   6920   8170  13027206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_3
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027448p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb   datapathcell8   5060   5060  13022354  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_3  macrocell88     5648  10708  13027448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027568p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell99     1250   1250  13021365  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   6548   7798  13027568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13027963p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q             macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_2  macrocell94   8944  10194  13027963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13027963p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_4  macrocell96   8944  10194  13027963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_solinst:BUART:txn\/main_3
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13027976p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10181
-------------------------------------   ----- 
End-of-path arrival time (ps)           10181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  13027976  RISE       1
\uart_solinst:BUART:txn\/main_3                macrocell118    2901  10181  13027976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13028071p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10086
-------------------------------------   ----- 
End-of-path arrival time (ps)           10086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  13023397  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_0        macrocell94    7506  10086  13028071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13028071p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10086
-------------------------------------   ----- 
End-of-path arrival time (ps)           10086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  13023397  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_0     macrocell96    7506  10086  13028071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028103p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q           macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_7  macrocell87   8804  10054  13028103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028115p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell97     1250   1250  13023430  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   6002   7252  13028115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13028206p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9951
-------------------------------------   ---- 
End-of-path arrival time (ps)           9951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell99    1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_state_2\/main_1  macrocell100   8701   9951  13028206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_6
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13028214p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_6  macrocell88   8692   9942  13028214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13028452p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  13020216  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_0            macrocell92    7124   9704  13028452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13028517p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q          macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_1  macrocell94   8390   9640  13028517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13028517p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9640
-------------------------------------   ---- 
End-of-path arrival time (ps)           9640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_3  macrocell96   8390   9640  13028517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_ultrasonic:BUART:txn\/main_3
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13028617p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   7280   7280  13028617  RISE       1
\uart_ultrasonic:BUART:txn\/main_3                macrocell140     2260   9540  13028617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_solinst:BUART:tx_bitclk\/clock_0
Path slack     : 13028888p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13019853  RISE       1
\uart_solinst:BUART:tx_bitclk\/main_0                 macrocell111     3589   9269  13028888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028968p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  13023397  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_0    macrocell87    6608   9188  13028968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13029183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell89    1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_status_3\/main_2  macrocell107   7724   8974  13029183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13029412p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   5280   5280  13025766  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_2                  macrocell135     3465   8745  13029412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_9
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13029415p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_9  macrocell88    7492   8742  13029415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_bitclk\/clock_0
Path slack     : 13029585p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell13   5680   5680  13021207  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/main_0                 macrocell133     2891   8571  13029585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13029650p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  13020216  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_2    macrocell87    5927   8507  13029650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_8
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13024648  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_8       macrocell92   6308   8418  13029738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13029836p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q             macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_5  macrocell94    7070   8320  13029836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13029836p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_6  macrocell96    7070   8320  13029836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_0\/main_8
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13029880p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13024230  RISE       1
\uart_solinst:BUART:rx_state_0\/main_8         macrocell99   6166   8276  13029880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_3\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13029880p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13024230  RISE       1
\uart_solinst:BUART:rx_state_3\/main_6         macrocell103   6166   8276  13029880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029971p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q         macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_7  macrocell92    6936   8186  13029971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_state_0\/main_1  macrocell99   6875   8125  13030032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13030032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell99    1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_state_3\/main_1  macrocell103   6875   8125  13030032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_7
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13030188p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_7  macrocell88   6718   7968  13030188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030247p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                macrocell113    1250   1250  13016854  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3880   5130  13030247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030374p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q       macrocell120     1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   3743   4993  13030374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030381p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                 macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_6  macrocell87   6525   7775  13030381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13030412p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_state_2\/main_4  macrocell100   6495   7745  13030412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_state_0\/main_2   macrocell99   6494   7744  13030413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13030426p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_4  macrocell92   6481   7731  13030426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_9
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030434p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7723
-------------------------------------   ---- 
End-of-path arrival time (ps)           7723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_9  macrocell87    6473   7723  13030434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:txn\/main_2
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13030464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q  macrocell113   1250   1250  13016854  RISE       1
\uart_solinst:BUART:txn\/main_2    macrocell118   6442   7692  13030464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_0\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030519p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13026197  RISE       1
\uart_solinst:BUART:rx_state_0\/main_7         macrocell99   5528   7638  13030519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13030519p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13026197  RISE       1
\uart_solinst:BUART:rx_state_3\/main_5         macrocell103   5528   7638  13030519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13030541p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell114   1250   1250  13018298  RISE       1
\uart_solinst:BUART:tx_state_0\/main_0  macrocell113   6365   7615  13030541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13030541p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell114   1250   1250  13018298  RISE       1
\uart_solinst:BUART:tx_state_1\/main_0  macrocell114   6365   7615  13030541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13030541p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell114   1250   1250  13018298  RISE       1
\uart_solinst:BUART:tx_state_2\/main_0  macrocell115   6365   7615  13030541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030567p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_state_0\/main_4  macrocell99    6339   7589  13030567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13030567p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_state_3\/main_2  macrocell103   6339   7589  13030567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13030700p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                 macrocell6     1250   1250  13025486  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_6  macrocell126   6207   7457  13030700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13030700p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                  macrocell6     1250   1250  13025486  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_6  macrocell130   6207   7457  13030700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_0\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13030712p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13024648  RISE       1
\uart_solinst:BUART:rx_state_0\/main_6         macrocell99   5335   7445  13030712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13030712p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13024648  RISE       1
\uart_solinst:BUART:rx_state_3\/main_4         macrocell103   5335   7445  13030712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030791p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb    datapathcell8   5060   5060  13022354  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_3  macrocell87     2306   7366  13030791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_1  macrocell127   6103   7353  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_1  macrocell128   6103   7353  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030804p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q               macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1  macrocell129   6103   7353  13030804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell129        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb    datapathcell8   5030   5030  13017230  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_4  macrocell87     2320   7350  13030807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030931p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q              macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_5  macrocell87   5976   7226  13030931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13030950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell89    1250   1250  13023112  RISE       1
\uart_solinst:BUART:rx_state_2\/main_2   macrocell100   5957   7207  13030950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q            macrocell97    1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_0  macrocell105   5898   7148  13031009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell105        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13031009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q     macrocell97    1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_status_3\/main_0  macrocell107   5898   7148  13031009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13031046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q             macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_6  macrocell94    5861   7111  13031046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13031046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_7  macrocell96    5861   7111  13031046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13031059p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                 macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_8  macrocell87    5848   7098  13031059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell87         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_address_detected\/main_2
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13031114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  13020216  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_2     macrocell88    4463   7043  13031114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_9
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031221p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13026197  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_9       macrocell92   4826   6936  13031221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031293p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                macrocell136     1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   2834   4084  13031293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031305p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q                macrocell135     1250   1250  13019866  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   2821   4071  13031305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031351p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q               macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_3  macrocell105   5556   6806  13031351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell105        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13031351p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q        macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_status_3\/main_5  macrocell107   5556   6806  13031351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031563p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q         macrocell99   1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_3  macrocell92   5344   6594  13031563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031816p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q          macrocell121     1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   2300   3550  13031816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:txn\/main_1
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13031908p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q  macrocell114   1250   1250  13018298  RISE       1
\uart_solinst:BUART:txn\/main_1    macrocell118   4999   6249  13031908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031986p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_state_0\/main_0  macrocell99   4921   6171  13031986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031986p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell97    1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_state_3\/main_0  macrocell103   4921   6171  13031986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q               macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_2  macrocell105   4884   6134  13032022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell105        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13032022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q        macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_status_3\/main_4  macrocell107   4884   6134  13032022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_address_detected\/main_1
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13032022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  13021200  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_1     macrocell88    3554   6134  13032022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032042p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q      macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_2  macrocell92   4865   6115  13032042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032194p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                 macrocell5     1250   1250  13027252  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_7  macrocell126   4713   5963  13032194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032194p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                  macrocell5     1250   1250  13027252  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_7  macrocell130   4713   5963  13032194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032385  RISE       1
MODIN9_0/main_0                                   macrocell5    3662   5772  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032385  RISE       1
MODIN9_1/main_0                                   macrocell6    3662   5772  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  13032385  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_0   macrocell121   3662   5772  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032405p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0  count7cell     2110   2110  13032405  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_2   macrocell121   3641   5751  13032405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13032407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032407  RISE       1
MODIN9_0/main_1                                   macrocell5    3640   5750  13032407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13032407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032407  RISE       1
MODIN9_1/main_1                                   macrocell6    3640   5750  13032407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  13032407  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_1   macrocell121   3640   5750  13032407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032412p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q         macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_3  macrocell124   4495   5745  13032412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032412p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_3  macrocell126   4495   5745  13032412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032412p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q        macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_3  macrocell130   4495   5745  13032412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032542p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q               macrocell99    1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_1  macrocell105   4365   5615  13032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell105        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13032542p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q        macrocell99    1250   1250  13021365  RISE       1
\uart_solinst:BUART:rx_status_3\/main_1  macrocell107   4365   5615  13032542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032669p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13032669  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_7       macrocell124   3378   5488  13032669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_10
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032669p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13032669  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_10        macrocell126   3378   5488  13032669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032674p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13032674  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_6       macrocell124   3372   5482  13032674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032674p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13032674  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_9         macrocell126   3372   5482  13032674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032678p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13032678  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_5       macrocell124   3369   5479  13032678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032678p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13032678  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_8         macrocell126   3369   5479  13032678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_address_detected\/main_0
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13032743p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sCR:SyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  13023397  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_0     macrocell88    2833   5413  13032743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032778p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell121   1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_2   macrocell127   4128   5378  13032778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032778p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell121   1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_2   macrocell128   4128   5378  13032778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13032828p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell6    1250   1250  13025486  RISE       1
MODIN9_1/main_3  macrocell6    4079   5329  13032828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13032853p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_state_0\/main_5  macrocell99    4054   5304  13032853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13032853p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_state_3\/main_3  macrocell103   4054   5304  13032853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032855p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q         macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_1  macrocell124   4051   5301  13032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032855p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_1  macrocell126   4051   5301  13032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032855p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q        macrocell126   1250   1250  13024432  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_1  macrocell130   4051   5301  13032855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_10
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032897p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell88   1250   1250  13027416  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_10   macrocell92   4009   5259  13032897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13032998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell103        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q         macrocell103   1250   1250  13022287  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_6  macrocell92    3909   5159  13032998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13033032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell113   1250   1250  13016854  RISE       1
\uart_solinst:BUART:tx_state_0\/main_1  macrocell113   3875   5125  13033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13033032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell113   1250   1250  13016854  RISE       1
\uart_solinst:BUART:tx_state_1\/main_1  macrocell114   3875   5125  13033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13033032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell113   1250   1250  13016854  RISE       1
\uart_solinst:BUART:tx_state_2\/main_1  macrocell115   3875   5125  13033032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:txn\/main_5
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033087p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q  macrocell111   1250   1250  13019477  RISE       1
\uart_solinst:BUART:txn\/main_5   macrocell118   3820   5070  13033087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033196p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_0      macrocell127   3710   4960  13033196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033196p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_0      macrocell128   3710   4960  13033196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033196p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q      macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0  macrocell129   3710   4960  13033196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell129        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13032669  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_9         macrocell127   2651   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033395p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13032669  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_7         macrocell128   2651   4761  13033395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13032674  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_8         macrocell127   2640   4750  13033407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13032674  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_6         macrocell128   2640   4750  13033407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13032678  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_7         macrocell127   2627   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13032678  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_5         macrocell128   2627   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:txn\/main_4
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q  macrocell115   1250   1250  13019937  RISE       1
\uart_solinst:BUART:txn\/main_4    macrocell118   3360   4610  13033547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_10
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell100   1250   1250  13025391  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_10  macrocell88    3278   4528  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q   macrocell121   1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_2  macrocell124   3213   4463  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell121   1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_2   macrocell126   3213   4463  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell121        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell121   1250   1250  13031816  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_2  macrocell130   3213   4463  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033715p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q         macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_4  macrocell124   3192   4442  13033715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033715p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_4  macrocell126   3192   4442  13033715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033715p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q        macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_4  macrocell130   3192   4442  13033715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_3  macrocell127   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_3  macrocell128   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q               macrocell128   1250   1250  13027365  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2  macrocell129   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell129        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13033739p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell97    1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_state_2\/main_0  macrocell100   3168   4418  13033739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_5
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell97   1250   1250  13023430  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_5  macrocell88   3166   4416  13033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033785  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_2   macrocell89   2262   4372  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13033797p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell88    1250   1250  13027416  RISE       1
\uart_solinst:BUART:rx_state_2\/main_5      macrocell100   3110   4360  13033797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_11
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q        macrocell88   1250   1250  13027416  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_11  macrocell88   3108   4358  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell88         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_0\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033799p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033799  RISE       1
\uart_solinst:BUART:pollcount_0\/main_1        macrocell85   2248   4358  13033799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_1\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033799p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033799  RISE       1
\uart_solinst:BUART:pollcount_1\/main_1        macrocell86   2248   4358  13033799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033799p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033799  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_1   macrocell89   2248   4358  13033799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_0\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033801  RISE       1
\uart_solinst:BUART:pollcount_0\/main_0        macrocell85   2246   4356  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_1\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033801  RISE       1
\uart_solinst:BUART:pollcount_1\/main_0        macrocell86   2246   4356  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033801  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_0   macrocell89   2246   4356  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell89         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_0    macrocell124   2965   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_0      macrocell126   2965   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell120   1250   1250  13026825  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_0     macrocell130   2965   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13033982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell111   1250   1250  13019477  RISE       1
\uart_solinst:BUART:tx_state_0\/main_4  macrocell113   2925   4175  13033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13033982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell111   1250   1250  13019477  RISE       1
\uart_solinst:BUART:tx_state_1\/main_3  macrocell114   2925   4175  13033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13033982p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell111   1250   1250  13019477  RISE       1
\uart_solinst:BUART:tx_state_2\/main_3  macrocell115   2925   4175  13033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_last\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_last\/q          macrocell123   1250   1250  13033985  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_6  macrocell127   2922   4172  13033985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell136   1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_0  macrocell135   2828   4078  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell136   1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_0  macrocell136   2828   4078  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034078p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell136   1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_0  macrocell137   2828   4078  13034078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_load_fifo\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034083p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1930
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_load_fifo\/q            macrocell92     1250   1250  13029315  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   4404   5654  13034083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_1
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034085p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q  macrocell136   1250   1250  13019856  RISE       1
\uart_ultrasonic:BUART:txn\/main_1    macrocell140   2822   4072  13034085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034091p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell135   1250   1250  13019866  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_1  macrocell135   2816   4066  13034091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034091p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell135   1250   1250  13019866  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_1  macrocell136   2816   4066  13034091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034091p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell135   1250   1250  13019866  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_1  macrocell137   2816   4066  13034091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_2
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q  macrocell135   1250   1250  13019866  RISE       1
\uart_ultrasonic:BUART:txn\/main_2    macrocell140   2812   4062  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_load_fifo\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034108p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell124        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_load_fifo\/q            macrocell124     1250   1250  13028787  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   4379   5629  13034108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q       macrocell94   1250   1250  13028488  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_7  macrocell94   2795   4045  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell94         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q          macrocell94   1250   1250  13028488  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_8  macrocell96   2795   4045  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell96         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_5
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034215p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q  macrocell133   1250   1250  13019986  RISE       1
\uart_ultrasonic:BUART:txn\/main_5   macrocell140   2691   3941  13034215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell133   1250   1250  13019986  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_4  macrocell135   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell133   1250   1250  13019986  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_3  macrocell136   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell133   1250   1250  13019986  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_3  macrocell137   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell115   1250   1250  13019937  RISE       1
\uart_solinst:BUART:tx_state_0\/main_3  macrocell113   2628   3878  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell115   1250   1250  13019937  RISE       1
\uart_solinst:BUART:tx_state_1\/main_2  macrocell114   2628   3878  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell115   1250   1250  13019937  RISE       1
\uart_solinst:BUART:tx_state_2\/main_2  macrocell115   2628   3878  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell115        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034381p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell137   1250   1250  13020155  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_3  macrocell135   2526   3776  13034381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell135        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034381p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell137   1250   1250  13020155  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_2  macrocell136   2526   3776  13034381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell136        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034381p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell137   1250   1250  13020155  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_2  macrocell137   2526   3776  13034381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_4
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034384p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell137        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q  macrocell137   1250   1250  13020155  RISE       1
\uart_ultrasonic:BUART:txn\/main_4    macrocell140   2522   3772  13034384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13027252  RISE       1
MODIN9_0/main_3  macrocell5    2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13027252  RISE       1
MODIN9_1/main_4  macrocell6    2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_4  macrocell127   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_4  macrocell128   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell128        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q               macrocell127   1250   1250  13028245  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3  macrocell129   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell129        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_2
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034659p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell86   1250   1250  13011743  RISE       1
\uart_solinst:BUART:pollcount_1\/main_2  macrocell86   2247   3497  13034659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:txn\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_0
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034661p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:txn\/q       macrocell140   1250   1250  13034661  RISE       1
\uart_ultrasonic:BUART:txn\/main_0  macrocell140   2246   3496  13034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_0\/main_3
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell85   1250   1250  13011745  RISE       1
\uart_solinst:BUART:pollcount_0\/main_3  macrocell85   2245   3495  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_4
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell85   1250   1250  13011745  RISE       1
\uart_solinst:BUART:pollcount_1\/main_4  macrocell86   2245   3495  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:txn\/q
Path End       : \uart_solinst:BUART:txn\/main_0
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034679p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:txn\/q       macrocell118   1250   1250  13034679  RISE       1
\uart_solinst:BUART:txn\/main_0  macrocell118   2227   3477  13034679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_status_3\/q
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13035919p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_status_3\/q       macrocell107   1250   1250  13035919  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_3  statusicell7   2928   4178  13035919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_status_3\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13036529p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_status_3\/q       macrocell130   1250   1250  13036529  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_3  statusicell9   2318   3568  13036529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell9        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999984429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell42   1250   7913  999984429  RISE       1
Net_853/main_1                macrocell18   4148  12061  999984429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 999984429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q        macrocell42   1250   7913  999984429  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell43   4148  12061  999984429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999984603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell40   1250   7913  999984603  RISE       1
Net_721/main_1                macrocell17   3974  11887  999984603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999984603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q        macrocell40   1250   7913  999984603  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell41   3974  11887  999984603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992601p

Capture Clock Arrival Time                          0
+ Clock path delay                               6663
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell42   1250   7913  999992601  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell42   2639  10552  999992601  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999992929p

Capture Clock Arrival Time                          0
+ Clock path delay                               6663
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                      6663
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           10224
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q       macrocell40   1250   7913  999992929  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell40   2311  10224  999992929  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999997741p

Capture Clock Arrival Time                                0
+ Clock path delay                                     6663
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell43   1250   1250  999997741  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell42   4162   5412  999997741  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell42      6663   6663  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999997949p

Capture Clock Arrival Time                              0
+ Clock path delay                                   6663
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000003153

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell41   1250   1250  999997949  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell40   3954   5204  999997949  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell40      6663   6663  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_4/main_6
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_4/main_6  macrocell11   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_5/main_7
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_5/main_7  macrocell12   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_6/main_8
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_6/main_8  macrocell13   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_7/main_9
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999986381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_7/main_9  macrocell14   8859  10109  24999986381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_0/main_2
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999986395p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_0/main_2  macrocell7    8845  10095  24999986395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_1/main_3
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999986395p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_1/main_3  macrocell8    8845  10095  24999986395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_2/main_4
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999986395p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_2/main_4  macrocell9    8845  10095  24999986395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_3/main_5
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999986395p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell17   1250   1250  24999986381  RISE       1
Net_130_3/main_5  macrocell10   8845  10095  24999986395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_4/main_5
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999991150p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_4/main_5  macrocell11   4090   5340  24999991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_5/main_6
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999991150p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_5/main_6  macrocell12   4090   5340  24999991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_6/main_7
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999991150p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_6/main_7  macrocell13   4090   5340  24999991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_7/main_8
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999991150p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_7/main_8  macrocell14   4090   5340  24999991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_4/main_2
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999991158p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell10   1250   1250  24999991158  RISE       1
Net_130_4/main_2  macrocell11   4082   5332  24999991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_5/main_3
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999991158p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell10   1250   1250  24999991158  RISE       1
Net_130_5/main_3  macrocell12   4082   5332  24999991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_6/main_4
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999991158p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell10   1250   1250  24999991158  RISE       1
Net_130_6/main_4  macrocell13   4082   5332  24999991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_7/main_5
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999991158p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell10   1250   1250  24999991158  RISE       1
Net_130_7/main_5  macrocell14   4082   5332  24999991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_7/q
Path End       : Net_130_7/main_1
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999991630p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_7/q       macrocell14   1250   1250  24999991630  RISE       1
Net_130_7/main_1  macrocell14   3610   4860  24999991630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999991646p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_721/q                           macrocell17   1250   1250  24999986381  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell41   3594   4844  24999991646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell18   1250   1250  24999991752  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell43   3488   4738  24999991752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_0/main_1
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999991967p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_0/main_1  macrocell7    3273   4523  24999991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_1/main_2
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999991967p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_1/main_2  macrocell8    3273   4523  24999991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_2/main_3
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999991967p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_2/main_3  macrocell9    3273   4523  24999991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_3/main_4
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999991967p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell7    1250   1250  24999991150  RISE       1
Net_130_3/main_4  macrocell10   3273   4523  24999991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_3/main_1
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999991984p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell10   1250   1250  24999991158  RISE       1
Net_130_3/main_1  macrocell10   3256   4506  24999991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_4/main_3
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_4/main_3  macrocell11   3062   4312  24999992178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_5/main_4
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_5/main_4  macrocell12   3062   4312  24999992178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_6/main_5
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_6/main_5  macrocell13   3062   4312  24999992178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_7/main_6
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_7/main_6  macrocell14   3062   4312  24999992178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_4/main_4
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992183p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_4/main_4  macrocell11   3057   4307  24999992183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_5/main_5
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992183p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_5/main_5  macrocell12   3057   4307  24999992183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_6/main_6
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992183p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_6/main_6  macrocell13   3057   4307  24999992183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_7/main_7
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992183p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_7/main_7  macrocell14   3057   4307  24999992183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_2/main_1
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999992292p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_2/main_1  macrocell9    2948   4198  24999992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_3/main_2
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992292p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell9    1250   1250  24999992178  RISE       1
Net_130_3/main_2  macrocell10   2948   4198  24999992292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_1/main_1
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999992304p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_1/main_1  macrocell8    2936   4186  24999992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_2/main_2
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999992304p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_2/main_2  macrocell9    2936   4186  24999992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_3/main_3
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992304p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell8    1250   1250  24999992183  RISE       1
Net_130_3/main_3  macrocell10   2936   4186  24999992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_6/main_1
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell13   1250   1250  24999992443  RISE       1
Net_130_6/main_1  macrocell13   2797   4047  24999992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_7/main_2
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell13   1250   1250  24999992443  RISE       1
Net_130_7/main_2  macrocell14   2797   4047  24999992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_5/main_1
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell12   1250   1250  24999992444  RISE       1
Net_130_5/main_1  macrocell12   2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_6/main_2
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell12   1250   1250  24999992444  RISE       1
Net_130_6/main_2  macrocell13   2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_7/main_3
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992444p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell12   1250   1250  24999992444  RISE       1
Net_130_7/main_3  macrocell14   2796   4046  24999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992451p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell11   1250   1250  24999992451  RISE       1
Net_130_4/main_1  macrocell11   2789   4039  24999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_5/main_2
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992451p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell11   1250   1250  24999992451  RISE       1
Net_130_5/main_2  macrocell12   2789   4039  24999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_6/main_3
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992451p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell11   1250   1250  24999992451  RISE       1
Net_130_6/main_3  macrocell13   2789   4039  24999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_7/main_4
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992451p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell11   1250   1250  24999992451  RISE       1
Net_130_7/main_4  macrocell14   2789   4039  24999992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_853/main_2
Capture Clock  : Net_853/clock_0
Path slack     : 24999992613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell43   1250   1250  24999992613  RISE       1
Net_853/main_2                 macrocell18   2627   3877  24999992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999992613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell43   1250   1250  24999992613  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell43   2627   3877  24999992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_721/main_2
Capture Clock  : Net_721/clock_0
Path slack     : 24999992944p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell41   1250   1250  24999992944  RISE       1
Net_721/main_2                 macrocell17   2296   3546  24999992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999992944p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell41   1250   1250  24999992944  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell41   2296   3546  24999992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell41         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

