From 6d5dc66de3992724cd0f66e875506178113620e2 Mon Sep 17 00:00:00 2001
From: Punit Vara <punitvara@gmail.com>
Date: Sat, 9 Apr 2016 17:04:52 +0530
Subject: [PATCH 2/3] add register for pwm driver

---
 c/src/lib/libcpu/arm/shared/include/am335x.h | 858 ++++++++++++++++++++++++++-
 1 file changed, 857 insertions(+), 1 deletion(-)

diff --git a/c/src/lib/libcpu/arm/shared/include/am335x.h b/c/src/lib/libcpu/arm/shared/include/am335x.h
index 2009cef..500e94c 100644
--- a/c/src/lib/libcpu/arm/shared/include/am335x.h
+++ b/c/src/lib/libcpu/arm/shared/include/am335x.h
@@ -467,4 +467,860 @@
 #define AM335X_CONF_EXT_WAKEUP 0xA00
 #define AM335X_CONF_RTC_KALDO_ENN 0xA04
 #define AM335X_CONF_USB0_DRVVBUS 0xA1C
-#define AM335X_CONF_USB1_DRVVBUS 0xA34
\ No newline at end of file
+#define AM335X_CONF_USB1_DRVVBUS 0xA34
+
+/* Added by punit vara 
+
+   PWMSS register definitions */
+
+#define PWMSS_CLOCK_CONFIG               0x08
+
+#define PWMSS_CLOCK_STATUS               0x0C
+
+#define PWMSS_ECAP_CLK_EN_ACK_SHIFT      0x00
+
+#define PWMSS_ECAP_CLK_STOP_ACK_SHIFT    0x01
+
+#define PWMSS_EHRPWM_CLK_EN_ACK_SHIFT    0x08
+
+#define PWMSS_EHRPWM_CLK_STOP_ACK_SHIFT  0x09  
+
+#define PWMSS_ECAP_CLK_EN_ACK            0x01
+
+#define PWMSS_ECAP_CLK_STOP_ACK          0x02
+
+#define PWMSS_EHRPWM_CLK_EN_ACK          0x100
+
+#define PWMSS_EHRPWM_CLK_STOP_ACK        0x200
+
+/** @brief Base addresses of PWMSS memory mapped registers.                   */
+
+#define SOC_PWMSS0_REGS                     (0x48300000)
+#define SOC_PWMSS1_REGS                     (0x48302000)
+#define SOC_PWMSS2_REGS                     (0x48304000)
+
+#define SOC_ECAP_REGS                       (0x00000100)
+#define SOC_EQEP_REGS                       (0x00000180)
+#define SOC_EPWM_REGS                       (0x00000200)
+#define SOC_ECAP_0_REGS                     (SOC_PWMSS0_REGS + SOC_ECAP_REGS)
+#define SOC_ECAP_1_REGS                     (SOC_PWMSS1_REGS + SOC_ECAP_REGS)
+#define SOC_ECAP_2_REGS                     (SOC_PWMSS2_REGS + SOC_ECAP_REGS)
+
+#define SOC_EQEP_0_REGS                     (SOC_PWMSS0_REGS + SOC_EQEP_REGS)
+#define SOC_EQEP_1_REGS                     (SOC_PWMSS1_REGS + SOC_EQEP_REGS)
+#define SOC_EQEP_2_REGS                     (SOC_PWMSS2_REGS + SOC_EQEP_REGS) 
+
+#define SOC_EPWM_0_REGS                     (SOC_PWMSS0_REGS + SOC_EPWM_REGS)
+#define SOC_EPWM_1_REGS                     (SOC_PWMSS1_REGS + SOC_EPWM_REGS)
+#define SOC_EPWM_2_REGS                     (SOC_PWMSS2_REGS + SOC_EPWM_REGS)
+#define SOC_EPWM_MODULE_FREQ                 100 
+ 
+#define SOC_CONTROL_REGS                     (0x44E10000)
+#define CONTROL_PWMSS_CTRL   (0x664)
+#define CONTROL_PWMSS_CTRL_PWMSS0_TBCLKEN   (0x00000001u)
+#define CONTROL_PWMSS_CTRL_PWMMS1_TBCLKEN   (0x00000002u)
+#define CONTROL_PWMSS_CTRL_PWMSS2_TBCLKEN   (0x00000004u)
+#define SOC_PRCM_REGS                        (0x44E00000)
+#define CM_PER_L3S_CLKSTCTRL   (0x4)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_L3_INSTR_CLKCTRL   (0xdc)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL   (0x12c)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_L4LS_CLKSTCTRL   (0x0)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_EPWMSS0_CLKCTRL   (0xd4)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_EPWMSS1_CLKCTRL   (0xcc)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK   (0x00000008u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK   (0x00000010u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK   (0x00000020u)
+#define CM_PER_L4LS_CLKSTCTRL   (0x0)
+#define CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_L4LS_GCLK   (0x00000100u)
+
+/* TBCTL */
+
+#define EHRPWM_TBCTL_FREE_SOFT  (0xC000u)
+#define EHRPWM_TBCTL_FREE_SOFT_SHIFT (0x000Eu)
+
+#define EHRPWM_TBCTL_PHSDIR     (0x2000u)
+#define EHRPWM_TBCTL_PHSDIR_SHIFT    (0x000Du)
+#define EHRPWM_TBCTL_CLKDIV     (0x1C00u)
+#define EHRPWM_TBCTL_CLKDIV_SHIFT    (0x000Au)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY1   (0x0000u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY2   (0x0001u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY4   (0x0002u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY8   (0x0003u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY16  (0x0004u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY32  (0x0005u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY64  (0x0006u)
+#define EHRPWM_TBCTL_CLKDIV_DIVBY128 (0x0007u)
+#define EHRPWM_TBCTL_HSPCLKDIV  (0x0380u)
+#define EHRPWM_TBCTL_HSPCLKDIV_SHIFT (0x0007u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY1 (0x0000u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY2 (0x0001u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY4 (0x0002u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY6 (0x0003u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY8 (0x0004u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY10 (0x0005u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY12 (0x0006u)
+#define EHRPWM_TBCTL_HSPCLKDIV_DIVBY14 (0x0007u)
+#define EHRPWM_TBCTL_SWFSYNC    (0x0040u)
+#define EHRPWM_TBCTL_SWFSYNC_SHIFT   (0x0006u)
+#define EHRPWM_TBCTL_SYNCOSEL   (0x0030u)
+#define EHRPWM_TBCTL_SYNCOSEL_SHIFT  (0x0004u)
+#define EHRPWM_TBCTL_SYNCOSEL_EPWMXSYNCI (0x0000u)
+#define EHRPWM_TBCTL_SYNCOSEL_TBCTRZERO (0x0001u)
+#define EHRPWM_TBCTL_SYNCOSEL_TBCTRCMPB (0x0002u)
+#define EHRPWM_TBCTL_SYNCOSEL_DISABLE   (0x0003u)
+#define EHRPWM_TBCTL_PRDLD      (0x0008u)
+#define EHRPWM_TBCTL_PRDLD_SHIFT     (0x0003u)
+#define EHRPWM_TBCTL_PHSEN      (0x0004u)
+#define EHRPWM_TBCTL_PHSEN_SHIFT     (0x0002u)
+#define EHRPWM_TBCTL_CTRMODE    (0x0003u)
+#define EHRPWM_TBCTL_CTRMODE_SHIFT   (0x0000u)
+#define EHRPWM_TBCTL_CTRMODE_UP      (0x0000u)
+#define EHRPWM_TBCTL_CTRMODE_DOWN    (0x0001u)
+#define EHRPWM_TBCTL_CTRMODE_UPDOWN  (0x0002u)
+#define EHRPWM_TBCTL_CTRMODE_STOPFREEZE (0x0003u)
+
+
+/* TBSTS */
+
+#define EHRPWM_TBSTS_CTRMAX     (0x0004u)
+#define EHRPWM_TBSTS_CTRMAX_SHIFT    (0x0002u)
+#define EHRPWM_TBSTS_SYNCI      (0x0002u)
+#define EHRPWM_TBSTS_SYNCI_SHIFT     (0x0001u)
+#define EHRPWM_TBSTS_CTRDIR     (0x0001u)
+#define EHRPWM_TBSTS_CTRDIR_SHIFT    (0x0000u)
+
+/* TBPHSHR */
+
+#define EHRPWM_TBPHSHR_TBPHSHR  (0xFF00u)
+#define EHRPWM_TBPHSHR_TBPHSHR_SHIFT (0x0008u)
+
+/* TBPHS */
+
+#define EHRPWM_TBPHS_TBPHS      (0xFFFFu)
+#define EHRPWM_TBPHS_TBPHS_SHIFT     (0x0000u)
+
+
+/* TBCTR */
+
+#define EHRPWM_TBCTR_TBCTR      (0xFFFFu)
+#define EHRPWM_TBCTR_TBCTR_SHIFT     (0x0000u)
+/* TBPRD */
+
+#define EHRPWM_TBPRD_TBPRD      (0xFFFFu)
+#define EHRPWM_TBPRD_TBPRD_SHIFT     (0x0000u)
+
+
+/* CMPCTL */
+
+#define EHRPWM_CMPCTL_SHDWBFULL (0x0200u)
+#define EHRPWM_CMPCTL_SHDWBFULL_SHIFT (0x0009u)
+#define EHRPWM_CMPCTL_SHDWAFULL (0x0100u)
+#define EHRPWM_CMPCTL_SHDWAFULL_SHIFT (0x0008u)
+#define EHRPWM_CMPCTL_SHDWBMODE (0x0040u)
+#define EHRPWM_CMPCTL_SHDWBMODE_SHIFT (0x0006u)
+#define EHRPWM_CMPCTL_SHDWAMODE (0x0010u)
+#define EHRPWM_CMPCTL_SHDWAMODE_SHIFT (0x0004u)
+#define EHRPWM_CMPCTL_LOADBMODE (0x000Cu)
+#define EHRPWM_CMPCTL_LOADBMODE_SHIFT (0x0002u)
+#define EHRPWM_CMPCTL_LOADBMODE_TBCTRZERO (0x0000u)
+#define EHRPWM_CMPCTL_LOADBMODE_TBCTRPRD (0x0001u)
+#define EHRPWM_CMPCTL_LOADBMODE_ZEROORPRD (0x0002u)
+#define EHRPWM_CMPCTL_LOADBMODE_FREEZE (0x0003u)
+#define EHRPWM_CMPCTL_LOADAMODE (0x0003u)
+#define EHRPWM_CMPCTL_LOADAMODE_SHIFT (0x0000u)
+#define EHRPWM_CMPCTL_LOADAMODE_TBCTRZERO (0x0000u)
+#define EHRPWM_CMPCTL_LOADAMODE_TBCTRPRD (0x0001u)
+#define EHRPWM_CMPCTL_LOADAMODE_ZEROORPRD (0x0002u)
+#define EHRPWM_CMPCTL_LOADAMODE_FREEZE (0x0003u)
+
+
+/* CMPAHR */
+
+#define EHRPWM_CMPAHR_CMPAHR    (0xFF00u)
+#define EHRPWM_CMPAHR_CMPAHR_SHIFT   (0x0008u)
+
+
+/* CMPA */
+
+#define EHRPWM_CMPA_CMPA        (0xFFFFu)
+#define EHRPWM_CMPA_CMPA_SHIFT       (0x0000u)
+
+
+/* CMPB */
+
+#define EHRPWM_CMPB_CMPB        (0xFFFFu)
+#define EHRPWM_CMPB_CMPB_SHIFT       (0x0000u)
+
+
+/* AQCTLA */
+
+#define EHRPWM_AQCTLA_CBD       (0x0C00u)
+#define EHRPWM_AQCTLA_CBD_SHIFT      (0x000Au)
+#define EHRPWM_AQCTLA_CBD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_CBD_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_CBD_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_CBD_EPWMXATOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLA_CBU       (0x0300u)
+#define EHRPWM_AQCTLA_CBU_SHIFT      (0x0008u)
+#define EHRPWM_AQCTLA_CBU_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_CBU_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_CBU_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_CBU_EPWMXATOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLA_CAD       (0x00C0u)
+#define EHRPWM_AQCTLA_CAD_SHIFT      (0x0006u)
+#define EHRPWM_AQCTLA_CAD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_CAD_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_CAD_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_CAD_EPWMXATOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLA_CAU       (0x0030u)
+#define EHRPWM_AQCTLA_CAU_SHIFT      (0x0004u)
+#define EHRPWM_AQCTLA_CAU_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_CAU_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_CAU_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_CAU_EPWMXATOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLA_PRD       (0x000Cu)
+#define EHRPWM_AQCTLA_PRD_SHIFT      (0x0002u)
+#define EHRPWM_AQCTLA_PRD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_PRD_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_PRD_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_PRD_EPWMXATOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLA_ZRO       (0x0003u)
+#define EHRPWM_AQCTLA_ZRO_SHIFT      (0x0000u)
+#define EHRPWM_AQCTLA_ZRO_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLA_ZRO_EPWMXALOW  (0x0001u)
+#define EHRPWM_AQCTLA_ZRO_EPWMXAHIGH (0x0002u)
+#define EHRPWM_AQCTLA_ZRO_EPWMXATOGGLE (0x0003u)
+
+
+/* AQCTLB */
+
+#define EHRPWM_AQCTLB_CBD       (0x0C00u)
+#define EHRPWM_AQCTLB_CBD_SHIFT      (0x000Au)
+#define EHRPWM_AQCTLB_CBD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_CBD_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_CBD_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_CBD_EPWMXBTOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLB_CBU       (0x0300u)
+#define EHRPWM_AQCTLB_CBU_SHIFT      (0x0008u)
+#define EHRPWM_AQCTLB_CBU_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_CBU_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_CBU_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_CBU_EPWMXBTOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLB_CAD       (0x00C0u)
+#define EHRPWM_AQCTLB_CAD_SHIFT      (0x0006u)
+#define EHRPWM_AQCTLB_CAD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_CAD_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_CAD_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_CAD_EPWMXBTOGGLE (0x0003u)
+#define EHRPWM_AQCTLB_CAU       (0x0030u)
+#define EHRPWM_AQCTLB_CAU_SHIFT      (0x0004u)
+#define EHRPWM_AQCTLB_CAU_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_CAU_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_CAU_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_CAU_EPWMXBTOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLB_PRD       (0x000Cu)
+#define EHRPWM_AQCTLB_PRD_SHIFT      (0x0002u)
+#define EHRPWM_AQCTLB_PRD_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_PRD_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_PRD_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_PRD_EPWMXBTOGGLE (0x0003u)
+
+#define EHRPWM_AQCTLB_ZRO       (0x0003u)
+#define EHRPWM_AQCTLB_ZRO_SHIFT      (0x0000u)
+#define EHRPWM_AQCTLB_ZRO_DONOTHING  (0x0000u)
+#define EHRPWM_AQCTLB_ZRO_EPWMXBLOW  (0x0001u)
+#define EHRPWM_AQCTLB_ZRO_EPWMXBHIGH (0x0002u)
+#define EHRPWM_AQCTLB_ZRO_EPWMXBTOGGLE (0x0003u)
+
+
+/* AQSFRC */
+
+#define EHRPWM_AQSFRC_RLDCSF    (0x00C0u)
+#define EHRPWM_AQSFRC_RLDCSF_SHIFT   (0x0006u)
+#define EHRPWM_AQSFRC_RLDCSF_EVTCTRZERO (0x0000u)
+#define EHRPWM_AQSFRC_RLDCSF_EVTCTRPRD (0x0001u)
+#define EHRPWM_AQSFRC_RLDCSF_ZEROORPRD (0x0002u)
+#define EHRPWM_AQSFRC_RLDCSF_IMMEDIATE (0x0003u)
+
+#define EHRPWM_AQSFRC_OTSFB     (0x0020u)
+#define EHRPWM_AQSFRC_OTSFB_SHIFT    (0x0005u)
+#define EHRPWM_AQSFRC_OTSFB_NOEFFECT (0x0000u)
+#define EHRPWM_AQSFRC_OTSFB_EVENT    (0x0001u)
+
+#define EHRPWM_AQSFRC_ACTSFB    (0x0018u)
+#define EHRPWM_AQSFRC_ACTSFB_SHIFT   (0x0003u)
+#define EHRPWM_AQSFRC_ACTSFB_DONOTHING (0x0000u)
+#define EHRPWM_AQSFRC_ACTSFB_CLEAR   (0x0001u)
+#define EHRPWM_AQSFRC_ACTSFB_SET     (0x0002u)
+#define EHRPWM_AQSFRC_ACTSFB_TOGGLE  (0x0003u)
+
+#define EHRPWM_AQSFRC_OTSFA     (0x0004u)
+#define EHRPWM_AQSFRC_OTSFA_SHIFT    (0x0002u)
+#define EHRPWM_AQSFRC_OTSFA_NOEFFECT (0x0000u)
+#define EHRPWM_AQSFRC_OTSFA_EVENT    (0x0001u)
+
+#define EHRPWM_AQSFRC_ACTSFA    (0x0003u)
+#define EHRPWM_AQSFRC_ACTSFA_SHIFT   (0x0000u)
+#define EHRPWM_AQSFRC_ACTSFA_DONOTHING (0x0000u)
+#define EHRPWM_AQSFRC_ACTSFA_CLEAR   (0x0001u)
+#define EHRPWM_AQSFRC_ACTSFA_SET     (0x0002u)
+#define EHRPWM_AQSFRC_ACTSFA_TOGGLE  (0x0003u)
+
+
+/* AQCSFRC */
+
+#define EHRPWM_AQCSFRC_CSFB     (0x000Cu)
+#define EHRPWM_AQCSFRC_CSFB_SHIFT    (0x0002u)
+#define EHRPWM_AQCSFRC_CSFB_LOW      (0x0001u)
+#define EHRPWM_AQCSFRC_CSFB_HIGH     (0x0002u)
+
+#define EHRPWM_AQCSFRC_CSFA     (0x0003u)
+#define EHRPWM_AQCSFRC_CSFA_SHIFT    (0x0000u)
+#define EHRPWM_AQCSFRC_CSFA_LOW      (0x0001u)
+#define EHRPWM_AQCSFRC_CSFA_HIGH     (0x0002u)
+
+
+/* DBCTL */
+
+#define EHRPWM_DBCTL_IN_MODE    (0x0030u)
+#define EHRPWM_DBCTL_IN_MODE_SHIFT   (0x0004u)
+#define EHRPWM_DBCTL_IN_MODE_AREDAFED (0x0000u)
+#define EHRPWM_DBCTL_IN_MODE_BREDAFED (0x0001u)
+#define EHRPWM_DBCTL_IN_MODE_AREDBFED (0x0002u)
+#define EHRPWM_DBCTL_IN_MODE_BREDBFED (0x0003u)
+#define EHRPWM_DBCTL_POLSEL     (0x000Cu)
+#define EHRPWM_DBCTL_POLSEL_SHIFT    (0x0002u)
+#define EHRPWM_DBCTL_POLSEL_ACTIVEHIGH (0x0000u)
+#define EHRPWM_DBCTL_POLSEL_ALC      (0x0001u)
+#define EHRPWM_DBCTL_POLSEL_AHC      (0x0002u)
+#define EHRPWM_DBCTL_POLSEL_ACTIVELOW (0x0003u)
+
+#define EHRPWM_DBCTL_OUT_MODE   (0x0003u)
+#define EHRPWM_DBCTL_OUT_MODE_SHIFT  (0x0000u)
+#define EHRPWM_DBCTL_OUT_MODE_BYPASS (0x0000u)
+#define EHRPWM_DBCTL_OUT_MODE_NOREDBFED (0x0001u)
+#define EHRPWM_DBCTL_OUT_MODE_AREDNOFED (0x0002u)
+#define EHRPWM_DBCTL_OUT_MODE_AREDBFED (0x0003u)
+
+
+/* DBRED */
+
+#define EHRPWM_DBRED_DEL        (0x03FFu)
+#define EHRPWM_DBRED_DEL_SHIFT       (0x0000u)
+
+
+/* DBFED */
+
+#define EHRPWM_DBFED_DEL        (0x03FFu)
+#define EHRPWM_DBFED_DEL_SHIFT       (0x0000u)
+
+
+/* TZSEL */
+
+#define EHRPWM_TZSEL_OSHT1      (0x0100u)
+#define EHRPWM_TZSEL_OSHT1_SHIFT     (0x0008u)
+
+
+#define EHRPWM_TZSEL_CBC1       (0x0001u)
+#define EHRPWM_TZSEL_CBC1_SHIFT      (0x0000u)
+/* TZCTL */
+
+#define EHRPWM_TZCTL_TZB        (0x000Cu)
+#define EHRPWM_TZCTL_TZB_SHIFT       (0x0002u)
+#define EHRPWM_TZCTL_TZB_TRISTATE    (0x0000u)
+#define EHRPWM_TZCTL_TZB_FORCEHIGH   (0x0001u)
+#define EHRPWM_TZCTL_TZB_FORCELOW    (0x0002u)
+#define EHRPWM_TZCTL_TZB_DONOTHING   (0x0003u)
+
+#define EHRPWM_TZCTL_TZA        (0x0003u)
+#define EHRPWM_TZCTL_TZA_SHIFT       (0x0000u)
+#define EHRPWM_TZCTL_TZA_TRISTATE    (0x0000u)
+#define EHRPWM_TZCTL_TZA_FORCEHIGH   (0x0001u)
+#define EHRPWM_TZCTL_TZA_FORCELOW    (0x0002u)
+#define EHRPWM_TZCTL_TZA_DONOTHING   (0x0003u)
+
+
+/* TZEINT */
+
+#define EHRPWM_TZEINT_OST       (0x0004u)
+#define EHRPWM_TZEINT_OST_SHIFT      (0x0002u)
+
+#define EHRPWM_TZEINT_CBC       (0x0002u)
+#define EHRPWM_TZEINT_CBC_SHIFT      (0x0001u)
+
+
+
+/* TZFLG */
+
+#define EHRPWM_TZFLG_OST        (0x0004u)
+#define EHRPWM_TZFLG_OST_SHIFT       (0x0002u)
+#define EHRPWM_TZFLG_CBC        (0x0002u)
+#define EHRPWM_TZFLG_CBC_SHIFT       (0x0001u)
+#define EHRPWM_TZFLG_INT        (0x0001u)
+#define EHRPWM_TZFLG_INT_SHIFT       (0x0000u)
+/* TZCLR */
+
+#define EHRPWM_TZCLR_OST        (0x0004u)
+#define EHRPWM_TZCLR_OST_SHIFT       (0x0002u)
+#define EHRPWM_TZCLR_CBC        (0x0002u)
+#define EHRPWM_TZCLR_CBC_SHIFT       (0x0001u)
+#define EHRPWM_TZCLR_INT        (0x0001u)
+#define EHRPWM_TZCLR_INT_SHIFT       (0x0000u)
+
+/* TZFRC */
+
+#define EHRPWM_TZFRC_OST        (0x0004u)
+#define EHRPWM_TZFRC_OST_SHIFT       (0x0002u)
+#define EHRPWM_TZFRC_CBC        (0x0002u)
+#define EHRPWM_TZFRC_CBC_SHIFT       (0x0001u)
+
+
+/* ETSEL */
+
+#define EHRPWM_ETSEL_INTEN      (0x0008u)
+#define EHRPWM_ETSEL_INTEN_SHIFT     (0x0003u)
+
+#define EHRPWM_ETSEL_INTSEL     (0x0007u)
+#define EHRPWM_ETSEL_INTSEL_SHIFT    (0x0000u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUZERO (0x0001u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUPRD (0x0002u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUCMPAINC (0x0004u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUCMPADEC (0x0005u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUCMPBINC (0x0006u)
+#define EHRPWM_ETSEL_INTSEL_TBCTREQUCMPBDEC (0x0007u)
+/* ETPS */
+
+#define EHRPWM_ETPS_INTCNT      (0x000Cu)
+#define EHRPWM_ETPS_INTCNT_SHIFT     (0x0002u)
+#define EHRPWM_ETPS_INTCNT_NOEVENTS  (0x0000u)
+#define EHRPWM_ETPS_INTCNT_ONEEVENT  (0x0001u)
+#define EHRPWM_ETPS_INTCNT_TWOEVENTS (0x0002u)
+#define EHRPWM_ETPS_INTCNT_THREEEVENTS (0x0003u)
+
+#define EHRPWM_ETPS_INTPRD      (0x0003u)
+#define EHRPWM_ETPS_INTPRD_SHIFT     (0x0000u)
+#define EHRPWM_ETPS_INTPRD_FIRSTEVENT (0x0001u)
+#define EHRPWM_ETPS_INTPRD_SECONDEVENT (0x0002u)
+#define EHRPWM_ETPS_INTPRD_THIRDEVENT (0x0003u)
+
+
+/* ETFLG */
+
+#define EHRPWM_ETFLG_INT        (0x0001u)
+#define EHRPWM_ETFLG_INT_SHIFT       (0x0000u)
+
+/* ETCLR */
+
+#define EHRPWM_ETCLR_INT        (0x0001u)
+#define EHRPWM_ETCLR_INT_SHIFT       (0x0000u)
+#define EHRPWM_ETCLR_INT_NOEFFECT    (0x0000u)
+#define EHRPWM_ETCLR_INT_CLEAR       (0x0001u)
+
+
+/* ETFRC */
+
+#define EHRPWM_ETFRC_INT        (0x0001u)
+#define EHRPWM_ETFRC_INT_SHIFT       (0x0000u)
+
+/* PCCTL */
+
+#define EHRPWM_PCCTL_CHPDUTY    (0x0700u)
+#define EHRPWM_PCCTL_CHPDUTY_SHIFT   (0x0008u)
+#define EHRPWM_PCCTL_CHPDUTY_1DIV8   (0x0000u)
+#define EHRPWM_PCCTL_CHPDUTY_2DIV8   (0x0001u)
+#define EHRPWM_PCCTL_CHPDUTY_3DIV8   (0x0002u)
+#define EHRPWM_PCCTL_CHPDUTY_4DIV8   (0x0003u)
+#define EHRPWM_PCCTL_CHPDUTY_5DIV8   (0x0004u)
+#define EHRPWM_PCCTL_CHPDUTY_6DIV8   (0x0005u)
+#define EHRPWM_PCCTL_CHPDUTY_7DIV8   (0x0006u)
+#define EHRPWM_PCCTL_CHPDUTY_RESERVED (0x0007u)
+
+#define EHRPWM_PCCTL_CHPFREQ    (0x00E0u)
+#define EHRPWM_PCCTL_CHPFREQ_SHIFT   (0x0005u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY1  (0x0000u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY2  (0x0001u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY3  (0x0002u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY4  (0x0003u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY5  (0x0004u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY6  (0x0005u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY7  (0x0006u)
+#define EHRPWM_PCCTL_CHPFREQ_DIVBY8  (0x0007u)
+
+#define EHRPWM_PCCTL_OSHTWTH    (0x001Eu)
+#define EHRPWM_PCCTL_OSHTWTH_SHIFT   (0x0001u)
+
+#define EHRPWM_PCCTL_CHPEN      (0x0001u)
+#define EHRPWM_PCCTL_CHPEN_SHIFT     (0x0000u)
+
+/* HR */
+
+#define EHRPWM_HR_HRLOAD                (0x0008u)
+#define EHRPWM_HR_HRLOAD_SHIFT          (0x0003u)
+#define EHRPWM_HR_HRLOAD_CTR_ZERO       (0x0000u)
+#define EHRPWM_HR_HRLOAD_CTR_PRD        (0x0008u)
+
+#define EHRPWM_HR_CTLMODE               (0x0004u)
+#define EHRPWM_HR_CTLMODE_SHIFT         (0x0002u)
+#define EHRPWM_HR_CTLMODE_CMPAHR        (0x0000u)
+#define EHRPWM_HR_CTLMODE_TBPHSHR       (0x0004u)
+
+#define EHRPWM_HR_EDGEMODE              (0x0003u)
+#define EHRPWM_HR_EDGEMODE_SHIFT        (0x0000u)
+#define EHRPWM_HR_EDGEMODE_DISABLE      (0x0000u)
+#define EHRPWM_HR_EDGEMODE_RAISING      (0x0001u)
+#define EHRPWM_HR_EDGEMODE_FALLING      (0x0002u)
+#define EHRPWM_HR_EDGEMODE_BOTH         (0x0003u)
+
+
+/* REVID */
+
+#define EHRPWM_REVID_REV        (0xFFFFFFFFu)
+#define EHRPWM_REVID_REV_SHIFT       (0x00000000u)
+
+#define EHRPWM_TBCTL            (0x0)
+#define EHRPWM_TBSTS            (0x2)
+#define EHRPWM_TBPHSHR          (0x4)
+#define EHRPWM_TBPHS            (0x6)
+#define EHRPWM_TBCTR            (0x8)
+#define EHRPWM_TBPRD            (0xA)
+#define EHRPWM_CMPCTL           (0xE)
+#define EHRPWM_CMPAHR           (0x10)
+#define EHRPWM_CMPA             (0x12)
+#define EHRPWM_CMPB             (0x14)
+#define EHRPWM_AQCTLA           (0x16)
+#define EHRPWM_AQCTLB           (0x18)
+#define EHRPWM_AQSFRC           (0x1A)
+#define EHRPWM_AQCSFRC          (0x1C)
+#define EHRPWM_DBCTL            (0x1E)
+#define EHRPWM_DBRED            (0x20)
+#define EHRPWM_DBFED            (0x22)
+#define EHRPWM_TZSEL            (0x24)
+#define EHRPWM_TZCTL            (0x28)
+#define EHRPWM_TZEINT           (0x2A)
+#define EHRPWM_TZFLG            (0x2C)
+#define EHRPWM_TZCLR            (0x2E)
+#define EHRPWM_TZFRC            (0x30)
+#define EHRPWM_ETSEL            (0x32)
+#define EHRPWM_ETPS             (0x34)
+#define EHRPWM_ETFLG            (0x36)
+#define EHRPWM_ETCLR            (0x38)
+#define EHRPWM_ETFRC            (0x3A)
+#define EHRPWM_PCCTL            (0x3C)
+#define EHRPWM_HRCNFG           (0x1040)
+
+#define CM_PER_L3_CLKSTCTRL   (0xc)
+
+/* TB Period load */
+#define EHRPWM_PRD_LOAD_SHADOW_MASK             EHRPWM_TBCTL_PRDLD
+
+/* Counter mode */
+#define EHRPWM_COUNTER_MODE_MASK                EHRPWM_TBCTL_CTRMODE 
+#define EHRPWM_COUNT_UP                         (EHRPWM_TBCTL_CTRMODE_UP << \
+                                                        EHRPWM_TBCTL_CTRMODE_SHIFT)
+#define EHRPWM_COUNT_DOWN                       (EHRPWM_TBCTL_CTRMODE_DOWN << \
+                                                        EHRPWM_TBCTL_CTRMODE_SHIFT)
+#define EHRPWM_COUNT_UP_DOWN                    (EHRPWM_TBCTL_CTRMODE_UPDOWN << \
+                                                        EHRPWM_TBCTL_CTRMODE_SHIFT)
+#define EHRPWM_COUNT_STOP                       (EHRPWM_TBCTL_CTRMODE_STOPFREEZE << \
+                                                        EHRPWM_TBCTL_CTRMODE_SHIFT)
+/* Synchronization */
+#define EHRPWM_SYNC_ENABLE                      EHRPWM_TBCTL_PHSEN
+//#define EHRPWM_SW_FORCED_SYNC                 0x1
+
+#define EHRPWM_SYNCOUT_MASK                     EHRPWM_TBCTL_SYNCOSEL   
+#define EHRPWM_SYNCOUT_SYNCIN                   (EHRPWM_TBCTL_SYNCOSEL_EPWMXSYNCI << \
+                                                        EHRPWM_TBCTL_SYNCOSEL_SHIFT)
+#define EHRPWM_SYNCOUT_COUNTER_EQUAL_ZERO       (EHRPWM_TBCTL_SYNCOSEL_TBCTRZERO << \
+                                                        EHRPWM_TBCTL_SYNCOSEL_SHIFT)
+#define EHRPWM_SYNCOUT_COUNTER_EQUAL_COMPAREB   (EHRPWM_TBCTL_SYNCOSEL_TBCTRCMPB << \
+                                                        EHRPWM_TBCTL_SYNCOSEL_SHIFT)
+#define EHRPWM_SYNCOUT_DISABLE                  (EHRPWM_TBCTL_SYNCOSEL_DISABLE << \
+                                                        EHRPWM_TBCTL_SYNCOSEL_SHIFT)
+/* Shadow */
+#define EHRPWM_SHADOW_WRITE_ENABLE              0x0
+#define EHRPWM_SHADOW_WRITE_DISABLE             0x1
+
+/* Emulation mode */
+#define EHRPWM_STOP_AFTER_NEXT_TB_INCREMENT     (0x0 << EHRPWM_TBCTL_FREE_SOFT_SHIFT)
+#define EHRPWM_STOP_AFTER_A_COMPLETE_CYCLE      (0x1 << EHRPWM_TBCTL_FREE_SOFT_SHIFT)
+#define EHRPWM_FREE_RUN                         (0x2 << EHRPWM_TBCTL_FREE_SOFT_SHIFT)
+
+/* Time base clock */
+#define EHRPWM_TBCTL_CLKDIV_1                   (0x0001u)
+#define EHRPWM_TBCTL_CLKDIV_2                   (0x0002u)
+#define EHRPWM_TBCTL_CLKDIV_4                   (0x0004u)
+#define EHRPWM_TBCTL_CLKDIV_8                   (0x0008u)
+#define EHRPWM_TBCTL_CLKDIV_16                  (0x0010u)
+#define EHRPWM_TBCTL_CLKDIV_32                  (0x0020u)
+#define EHRPWM_TBCTL_CLKDIV_64                  (0x0040u)
+#define EHRPWM_TBCTL_CLKDIV_128                 (0x0080u)
+
+#define EHRPWM_TBCTL_HSPCLKDIV_1                (0x0001u)
+#define EHRPWM_TBCTL_HSPCLKDIV_2                (0x0002u)
+#define EHRPWM_TBCTL_HSPCLKDIV_4                (0x0004u)
+#define EHRPWM_TBCTL_HSPCLKDIV_6                (0x0006u)
+#define EHRPWM_TBCTL_HSPCLKDIV_8                (0x0008u)
+#define EHRPWM_TBCTL_HSPCLKDIV_10               (0x000Au)
+#define EHRPWM_TBCTL_HSPCLKDIV_12               (0x000Cu)
+#define EHRPWM_TBCTL_HSPCLKDIV_14               (0x000Eu)
+
+/* Count direction after sync */
+#define EHRPWM_COUNT_DOWN_AFTER_SYNC            0x0
+#define EHRPWM_COUNT_UP_AFTER_SYNC              0x1
+/* Counter Compare */
+#define EHRPWM_SHADOW_A_EMPTY                   (0x0 << EHRPWM_CMPCTL_SHDWAFULL_SHIFT)
+#define EHRPWM_SHADOW_A_FULL                    (EHRPWM_CMPCTL_SHDWAFULL)
+#define EHRPWM_SHADOW_B_EMPTY                   (0x0 << EHRPWM_CMPCTL_SHDWBFULL_SHIFT)
+#define EHRPWM_SHADOW_B_FULL                    (EHRPWM_CMPCTL_SHDWBFULL)
+
+#define EHRPWM_CMPCTL_NOT_OVERWR_SH_FL          0x0
+#define EHRPWM_CMPCTL_OVERWR_SH_FL              0x1
+
+/* Compare register load */
+#define EHRPWM_COMPB_LOAD_MASK                  EHRPWM_CMPCTL_LOADBMODE
+#define EHRPWM_COMPB_LOAD_COUNT_EQUAL_ZERO      (EHRPWM_CMPCTL_LOADBMODE_TBCTRZERO << \
+                                                        EHRPWM_CMPCTL_LOADBMODE_SHIFT)
+#define EHRPWM_COMPB_LOAD_COUNT_EQUAL_PERIOD    (EHRPWM_CMPCTL_LOADBMODE_TBCTRPRD << \
+                                                        EHRPWM_CMPCTL_LOADBMODE_SHIFT)
+#define EHRPWM_COMPB_LOAD_COUNT_EQUAL_ZERO_OR_PERIOD \
+                                                (EHRPWM_CMPCTL_LOADBMODE_ZEROORPRD << \
+                                                        EHRPWM_CMPCTL_LOADBMODE_SHIFT)
+#define EHRPWM_COMPB_NO_LOAD                    (EHRPWM_CMPCTL_LOADBMODE_FREEZE << \
+                                                        EHRPWM_CMPCTL_LOADBMODE_SHIFT)
+
+
+#define EHRPWM_COMPA_LOAD_MASK                  EHRPWM_CMPCTL_LOADAMODE
+#define EHRPWM_COMPA_LOAD_COUNT_EQUAL_ZERO      (EHRPWM_CMPCTL_LOADAMODE_TBCTRZERO << \
+                                                        EHRPWM_CMPCTL_LOADAMODE_SHIFT)
+#define EHRPWM_COMPA_LOAD_COUNT_EQUAL_PERIOD    (EHRPWM_CMPCTL_LOADAMODE_TBCTRPRD << \
+                                                        EHRPWM_CMPCTL_LOADAMODE_SHIFT)
+#define EHRPWM_COMPA_LOAD_COUNT_EQUAL_ZERO_OR_PERIOD \
+                                                (EHRPWM_CMPCTL_LOADAMODE_ZEROORPRD << \
+                                                        EHRPWM_CMPCTL_LOADAMODE_SHIFT)                                           
+#define EHRPWM_COMPA_NO_LOAD                    (EHRPWM_CMPCTL_LOADAMODE_FREEZE << \
+                                                        EHRPWM_CMPCTL_LOADAMODE_SHIFT)
+/* Chopper */
+#define EHRPWM_CHP_DUTY_12_5_PER                EHRPWM_PCCTL_CHPDUTY_1DIV8
+#define EHRPWM_CHP_DUTY_25_PER                  EHRPWM_PCCTL_CHPDUTY_2DIV8
+#define EHRPWM_CHP_DUTY_37_5_PER                EHRPWM_PCCTL_CHPDUTY_3DIV8
+#define EHRPWM_CHP_DUTY_50_PER                  EHRPWM_PCCTL_CHPDUTY_4DIV8
+#define EHRPWM_CHP_DUTY_62_5_PER                EHRPWM_PCCTL_CHPDUTY_5DIV8
+#define EHRPWM_CHP_DUTY_75_PER                  EHRPWM_PCCTL_CHPDUTY_6DIV8
+#define EHRPWM_CHP_DUTY_87_5_PER                EHRPWM_PCCTL_CHPDUTY_7DIV8
+
+/* TZ */
+#define EHRPWM_TZ_ONESHOT                       0x0
+#define EHRPWM_TZ_CYCLEBYCYCLE                  0x1
+#define EHRPWM_TZ_ONESHOT_CLEAR                 (EHRPWM_TZCLR_OST | EHRPWM_TZCLR_INT)
+#define EHRPWM_TZ_CYCLEBYCYCLE_CLEAR            (EHRPWM_TZCLR_CBC | EHRPWM_TZCLR_INT)
+
+#define  ECAP   0x01
+#define  EPWM   0x02
+#define  EQEP   0x03
+
+#define CM_PER_L4LS_CLKSTCTRL   (0x0)
+#define CM_PER_L3S_CLKSTCTRL   (0x4)
+#define CM_PER_L3_CLKSTCTRL   (0xc)
+#define CM_PER_L4LS_CLKCTRL   (0x60)
+#define CM_PER_EPWMSS1_CLKCTRL   (0xcc)
+#define CM_PER_EPWMSS0_CLKCTRL   (0xd4)
+#define CM_PER_EPWMSS2_CLKCTRL   (0xd8)
+#define CM_PER_L3_INSTR_CLKCTRL   (0xdc)
+#define CM_PER_L3_CLKCTRL   (0xe0)
+#define CM_PER_OCPWP_L3_CLKSTCTRL   (0x12c)
+#define CM_PER_OCPWP_CLKCTRL   (0x130)
+
+/**************************************************************************
+ * Field Definition Macros
+\**************************************************************************/
+
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SHIFT   (0x00000000u)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_HW_AUTO   (0x3u)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_NO_SLEEP   (0x0u)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SW_SLEEP   (0x1u)
+#define CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+
+
+/* L3S_CLKSTCTRL */
+#define CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK   (0x00000008u)
+#define CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_SHIFT   (0x00000003u)
+#define CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_ACT   (0x1u)
+#define CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_INACT   (0x0u)
+
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SHIFT   (0x00000000u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_HW_AUTO   (0x3u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_NO_SLEEP   (0x0u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SW_SLEEP   (0x1u)
+#define CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+
+/* L3_CLKSTCTRL */
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK   (0x00000040u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_SHIFT   (0x00000006u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_ACT   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_INACT   (0x0u)
+
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK   (0x00000004u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_SHIFT   (0x00000002u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_ACT   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_INACT   (0x0u)
+
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK   (0x00000010u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_SHIFT   (0x00000004u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_ACT   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_INACT   (0x0u)
+
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK   (0x00000080u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_SHIFT   (0x00000007u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_ACT   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_INACT   (0x0u)
+
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK   (0x00000008u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_SHIFT   (0x00000003u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_ACT   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_INACT   (0x0u)
+
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SHIFT   (0x00000000u)
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL_HW_AUTO   (0x3u)
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL_NO_SLEEP   (0x0u)
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SW_SLEEP   (0x1u)
+#define CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+
+/* L4LS_CLKCTRL */
+#define CM_PER_L4LS_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_L4LS_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_L4LS_CLKCTRL_IDLEST_DISABLE   (0x3u)
+#define CM_PER_L4LS_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_L4LS_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_L4LS_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_DISABLED   (0x0u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_L4LS_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* EPWMSS1_CLKCTRL */
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_DISABLE   (0x3u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_EPWMSS1_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_DISABLED   (0x0u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* EPWMSS0_CLKCTRL */
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_DISABLED   (0x3u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_EPWMSS0_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_DISABLE   (0x0u)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* EPWMSS2_CLKCTRL */
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST_DISABLE   (0x3u)
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_EPWMSS2_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_DISABLED   (0x0u)
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* L3_INSTR_CLKCTRL */
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST_DISABLE   (0x3u)
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_L3_INSTR_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_DISABLED   (0x0u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* L3_CLKCTRL */
+#define CM_PER_L3_CLKCTRL_IDLEST   (0x00030000u)
+#define CM_PER_L3_CLKCTRL_IDLEST_SHIFT   (0x00000010u)
+#define CM_PER_L3_CLKCTRL_IDLEST_DISABLE   (0x3u)
+#define CM_PER_L3_CLKCTRL_IDLEST_FUNC   (0x0u)
+#define CM_PER_L3_CLKCTRL_IDLEST_IDLE   (0x2u)
+#define CM_PER_L3_CLKCTRL_IDLEST_TRANS   (0x1u)
+
+#define CM_PER_L3_CLKCTRL_MODULEMODE   (0x00000003u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_SHIFT   (0x00000000u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_DISABLED   (0x0u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_ENABLE   (0x2u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_RESERVED   (0x3u)
+#define CM_PER_L3_CLKCTRL_MODULEMODE_RESERVED_1   (0x1u)
+
+/* OCPWP_L3_CLKSTCTRL */
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK   (0x00000010u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_SHIFT   (0x00000004u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_ACT   (0x1u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_INACT   (0x0u)
+
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK   (0x00000020u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_SHIFT   (0x00000005u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_ACT   (0x1u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_INACT   (0x0u)
+
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL   (0x00000003u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SHIFT   (0x00000000u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_HW_AUTO   (0x3u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_NO_SLEEP   (0x0u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SW_SLEEP   (0x1u)
+#define CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SW_WKUP   (0x2u)
+
+
-- 
2.7.1

