

================================================================
== Vivado HLS Report for 'i_convolution5'
================================================================
* Date:           Sun Oct 30 00:20:23 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.396|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  584281|  584281|  584281|  584281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  584280|  584280|      4869|          -|          -|   120|    no    |
        | + Loop 1.1          |    4860|    4860|       972|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |     970|     970|       194|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |     192|     192|        12|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [lenet/lenet_hls.cpp:123]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%co_0 = phi i7 [ 0, %0 ], [ %co, %3 ]"   --->   Operation 25 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln123 = icmp eq i7 %co_0, -8" [lenet/lenet_hls.cpp:123]   --->   Operation 26 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%co = add i7 %co_0, 1" [lenet/lenet_hls.cpp:123]   --->   Operation 28 'add' 'co' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %4, label %.preheader2.preheader" [lenet/lenet_hls.cpp:123]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %co_0 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 30 'zext' 'zext_ln131' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co_0, i4 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i11 %tmp_s to i12" [lenet/lenet_hls.cpp:126]   --->   Operation 32 'zext' 'zext_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:126]   --->   Operation 33 'br' <Predicate = (!icmp_ln123)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:136]   --->   Operation 34 'ret' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %.preheader2.preheader ], [ %m, %.preheader2.loopexit ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %.preheader2.preheader ], [ %sum_1, %.preheader2.loopexit ]" [lenet/lenet_hls.cpp:131]   --->   Operation 36 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln126 = icmp eq i3 %i_0, -3" [lenet/lenet_hls.cpp:126]   --->   Operation 37 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 38 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.65ns)   --->   "%m = add i3 %i_0, 1" [lenet/lenet_hls.cpp:126]   --->   Operation 39 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:126]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %i_0 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 41 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %i_0 to i8" [lenet/lenet_hls.cpp:128]   --->   Operation 42 'zext' 'zext_ln128' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:128]   --->   Operation 43 'br' <Predicate = (!icmp_ln126)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [120 x float]* %bias, i64 0, i64 %zext_ln131" [lenet/lenet_hls.cpp:134]   --->   Operation 44 'getelementptr' 'bias_addr' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 45 'load' 'bias_load' <Predicate = (icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_0, %.preheader1.preheader ], [ %sum_2, %.preheader1.loopexit ]" [lenet/lenet_hls.cpp:131]   --->   Operation 46 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %n, %.preheader1.loopexit ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln128 = icmp eq i3 %j_0, -3" [lenet/lenet_hls.cpp:128]   --->   Operation 48 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 49 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.65ns)   --->   "%n = add i3 %j_0, 1" [lenet/lenet_hls.cpp:128]   --->   Operation 50 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:128]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0 to i17" [lenet/lenet_hls.cpp:130]   --->   Operation 52 'zext' 'zext_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i3 %j_0 to i10" [lenet/lenet_hls.cpp:130]   --->   Operation 53 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:130]   --->   Operation 54 'br' <Predicate = (!icmp_ln128)> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 55 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.39>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum, %2 ], [ %sum_1, %.preheader.preheader ]"   --->   Operation 56 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ci_0 = phi i5 [ %ci, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'ci_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln130 = icmp eq i5 %ci_0, -16" [lenet/lenet_hls.cpp:130]   --->   Operation 58 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.78ns)   --->   "%ci = add i5 %ci_0, 1" [lenet/lenet_hls.cpp:130]   --->   Operation 60 'add' 'ci' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.preheader1.loopexit, label %2" [lenet/lenet_hls.cpp:130]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i5 %ci_0 to i12" [lenet/lenet_hls.cpp:131]   --->   Operation 62 'zext' 'zext_ln131_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i5 %ci_0 to i8" [lenet/lenet_hls.cpp:131]   --->   Operation 63 'zext' 'zext_ln131_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ci_0, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 64 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i7 %tmp_10 to i8" [lenet/lenet_hls.cpp:131]   --->   Operation 65 'zext' 'zext_ln131_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131 = add i8 %zext_ln131_4, %zext_ln131_3" [lenet/lenet_hls.cpp:131]   --->   Operation 66 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln131_1 = add i8 %zext_ln128, %add_ln131" [lenet/lenet_hls.cpp:131]   --->   Operation 67 'add' 'add_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i8 %add_ln131_1 to i10" [lenet/lenet_hls.cpp:131]   --->   Operation 68 'zext' 'zext_ln131_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln131_1, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 69 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_2 = add i10 %p_shl2_cast, %zext_ln131_5" [lenet/lenet_hls.cpp:131]   --->   Operation 70 'add' 'add_ln131_2' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln131_3 = add i10 %zext_ln130_1, %add_ln131_2" [lenet/lenet_hls.cpp:131]   --->   Operation 71 'add' 'add_ln131_3' <Predicate = (!icmp_ln130)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln131_4 = add i12 %zext_ln131_2, %zext_ln126" [lenet/lenet_hls.cpp:131]   --->   Operation 72 'add' 'add_ln131_4' <Predicate = (!icmp_ln130)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln131_7 = zext i12 %add_ln131_4 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 73 'zext' 'zext_ln131_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln131_4, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 74 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln131_8 = zext i14 %tmp_12 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 75 'zext' 'zext_ln131_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_5 = add i64 %zext_ln131_8, %zext_ln131_7" [lenet/lenet_hls.cpp:131]   --->   Operation 76 'add' 'add_ln131_5' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln131_6 = add i64 %zext_ln131_1, %add_ln131_5" [lenet/lenet_hls.cpp:131]   --->   Operation 77 'add' 'add_ln131_6' <Predicate = (!icmp_ln130)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %add_ln131_6 to i17" [lenet/lenet_hls.cpp:131]   --->   Operation 78 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i64 %add_ln131_6 to i15" [lenet/lenet_hls.cpp:131]   --->   Operation 79 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 80 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln131_6 = zext i10 %add_ln131_3 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 81 'zext' 'zext_ln131_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln131_6" [lenet/lenet_hls.cpp:131]   --->   Operation 82 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln131_1, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 83 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_7 = add i17 %p_shl_cast, %trunc_ln131" [lenet/lenet_hls.cpp:131]   --->   Operation 84 'add' 'add_ln131_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln131_8 = add i17 %zext_ln130, %add_ln131_7" [lenet/lenet_hls.cpp:131]   --->   Operation 85 'add' 'add_ln131_8' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln131_9 = zext i17 %add_ln131_8 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 86 'zext' 'zext_ln131_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln131_9" [lenet/lenet_hls.cpp:131]   --->   Operation 87 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 88 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 89 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 90 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 91 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 92 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 92 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 93 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 94 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 95 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 95 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 96 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 96 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 97 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 97 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 98 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 98 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 99 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 100 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 100 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:130]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 3.25>
ST_17 : Operation 102 [1/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 102 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 18 <SV = 4> <Delay = 7.25>
ST_18 : Operation 103 [5/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 103 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 5> <Delay = 7.25>
ST_19 : Operation 104 [4/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 104 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 7.25>
ST_20 : Operation 105 [3/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 105 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.25>
ST_21 : Operation 106 [2/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 106 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.25>
ST_22 : Operation 107 [1/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 107 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 3.25>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr [120 x float]* %output_0_0, i64 0, i64 %zext_ln131" [lenet/lenet_hls.cpp:134]   --->   Operation 108 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (3.25ns)   --->   "store float %tmp, float* %output_0_0_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [lenet/lenet_hls.cpp:123]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln123        (br               ) [ 011111111111111111111111]
co_0            (phi              ) [ 001000000000000000000000]
icmp_ln123      (icmp             ) [ 001111111111111111111111]
empty           (speclooptripcount) [ 000000000000000000000000]
co              (add              ) [ 011111111111111111111111]
br_ln123        (br               ) [ 000000000000000000000000]
zext_ln131      (zext             ) [ 000111111111111111111111]
tmp_s           (bitconcatenate   ) [ 000000000000000000000000]
zext_ln126      (zext             ) [ 000111111111111110000000]
br_ln126        (br               ) [ 001111111111111111111111]
ret_ln136       (ret              ) [ 000000000000000000000000]
i_0             (phi              ) [ 000100000000000000000000]
sum_0           (phi              ) [ 000111111111111111111110]
icmp_ln126      (icmp             ) [ 001111111111111111111111]
empty_42        (speclooptripcount) [ 000000000000000000000000]
m               (add              ) [ 001111111111111111111111]
br_ln126        (br               ) [ 000000000000000000000000]
zext_ln131_1    (zext             ) [ 000011111111111110000000]
zext_ln128      (zext             ) [ 000011111111111110000000]
br_ln128        (br               ) [ 001111111111111111111111]
bias_addr       (getelementptr    ) [ 000000000000000001000000]
sum_1           (phi              ) [ 001111111111111111111111]
j_0             (phi              ) [ 000010000000000000000000]
icmp_ln128      (icmp             ) [ 001111111111111111111111]
empty_43        (speclooptripcount) [ 000000000000000000000000]
n               (add              ) [ 001111111111111111111111]
br_ln128        (br               ) [ 000000000000000000000000]
zext_ln130      (zext             ) [ 000001111111111110000000]
zext_ln130_1    (zext             ) [ 000001111111111110000000]
br_ln130        (br               ) [ 001111111111111111111111]
br_ln0          (br               ) [ 001111111111111111111111]
sum_2           (phi              ) [ 001111111111111111111111]
ci_0            (phi              ) [ 000001000000000000000000]
icmp_ln130      (icmp             ) [ 001111111111111111111111]
empty_44        (speclooptripcount) [ 000000000000000000000000]
ci              (add              ) [ 001111111111111111111111]
br_ln130        (br               ) [ 000000000000000000000000]
zext_ln131_2    (zext             ) [ 000000000000000000000000]
zext_ln131_3    (zext             ) [ 000000000000000000000000]
tmp_10          (bitconcatenate   ) [ 000000000000000000000000]
zext_ln131_4    (zext             ) [ 000000000000000000000000]
add_ln131       (add              ) [ 000000000000000000000000]
add_ln131_1     (add              ) [ 000000000000000000000000]
zext_ln131_5    (zext             ) [ 000000000000000000000000]
p_shl2_cast     (bitconcatenate   ) [ 000000000000000000000000]
add_ln131_2     (add              ) [ 000000000000000000000000]
add_ln131_3     (add              ) [ 000000100000000000000000]
add_ln131_4     (add              ) [ 000000000000000000000000]
zext_ln131_7    (zext             ) [ 000000000000000000000000]
tmp_12          (bitconcatenate   ) [ 000000000000000000000000]
zext_ln131_8    (zext             ) [ 000000000000000000000000]
add_ln131_5     (add              ) [ 000000000000000000000000]
add_ln131_6     (add              ) [ 000000000000000000000000]
trunc_ln131     (trunc            ) [ 000000100000000000000000]
trunc_ln131_1   (trunc            ) [ 000000100000000000000000]
br_ln0          (br               ) [ 001111111111111111111111]
zext_ln131_6    (zext             ) [ 000000000000000000000000]
input_addr      (getelementptr    ) [ 000000010000000000000000]
p_shl_cast      (bitconcatenate   ) [ 000000000000000000000000]
add_ln131_7     (add              ) [ 000000000000000000000000]
add_ln131_8     (add              ) [ 000000000000000000000000]
zext_ln131_9    (zext             ) [ 000000000000000000000000]
weights_addr    (getelementptr    ) [ 000000010000000000000000]
weights_load    (load             ) [ 000000001111000000000000]
input_load      (load             ) [ 000000001111000000000000]
tmp_3           (fmul             ) [ 000000000000111110000000]
sum             (fadd             ) [ 001111111111111111111111]
br_ln130        (br               ) [ 001111111111111111111111]
bias_load       (load             ) [ 000000000000000000111110]
tmp             (fadd             ) [ 000000000000000000000001]
output_0_0_addr (getelementptr    ) [ 000000000000000000000000]
store_ln134     (store            ) [ 000000000000000000000000]
br_ln123        (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="bias_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="1"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="7" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="input_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="10" slack="0"/>
<pin id="69" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="weights_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_0_0_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="8"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_0_addr/23 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln134_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/23 "/>
</bind>
</comp>

<comp id="104" class="1005" name="co_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="1"/>
<pin id="106" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="co_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="sum_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="sum_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="sum_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="1"/>
<pin id="152" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="sum_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="sum_2_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="ci_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="ci_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci_0/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/12 tmp/18 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln123_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="co_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln131_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln126_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln126_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln131_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln128_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln128_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="n_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln130_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln130_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln130_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ci_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln131_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln131_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_3/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln131_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_4/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln131_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln131_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="2"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_1/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln131_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_5/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_shl2_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln131_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_2/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln131_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln131_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="11" slack="3"/>
<pin id="331" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_4/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln131_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_7/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_12_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln131_8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_8/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln131_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="0" index="1" bw="12" slack="0"/>
<pin id="352" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_5/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln131_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="2"/>
<pin id="357" dir="0" index="1" bw="15" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_6/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln131_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln131_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln131_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_6/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="0" index="1" bw="15" slack="1"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln131_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="17" slack="0"/>
<pin id="381" dir="0" index="1" bw="17" slack="1"/>
<pin id="382" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_7/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln131_8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="2"/>
<pin id="386" dir="0" index="1" bw="17" slack="0"/>
<pin id="387" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131_8/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln131_9_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="17" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_9/6 "/>
</bind>
</comp>

<comp id="397" class="1005" name="co_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="402" class="1005" name="zext_ln131_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln126_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="3"/>
<pin id="410" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln126 "/>
</bind>
</comp>

<comp id="416" class="1005" name="m_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="421" class="1005" name="zext_ln131_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="2"/>
<pin id="423" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln131_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="zext_ln128_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="2"/>
<pin id="428" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln128 "/>
</bind>
</comp>

<comp id="431" class="1005" name="bias_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="1"/>
<pin id="433" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="n_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="444" class="1005" name="zext_ln130_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="2"/>
<pin id="446" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="449" class="1005" name="zext_ln130_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="1"/>
<pin id="451" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln130_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="ci_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln131_3_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="1"/>
<pin id="464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln131_3 "/>
</bind>
</comp>

<comp id="467" class="1005" name="trunc_ln131_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="1"/>
<pin id="469" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln131 "/>
</bind>
</comp>

<comp id="472" class="1005" name="trunc_ln131_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="1"/>
<pin id="474" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln131_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="input_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="1"/>
<pin id="479" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="weights_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="weights_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="input_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_3_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sum_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="507" class="1005" name="bias_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="65" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="148"><net_src comp="126" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="171"><net_src comp="138" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="161" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="126" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="198"><net_src comp="108" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="108" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="108" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="108" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="119" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="119" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="119" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="119" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="154" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="154" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="154" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="154" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="177" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="177" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="177" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="177" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="177" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="300" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="305" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="274" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="328" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="333" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="400"><net_src comp="200" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="405"><net_src comp="206" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="411"><net_src comp="218" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="419"><net_src comp="228" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="424"><net_src comp="234" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="429"><net_src comp="238" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="434"><net_src comp="52" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="442"><net_src comp="248" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="447"><net_src comp="254" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="452"><net_src comp="258" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="460"><net_src comp="268" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="465"><net_src comp="323" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="470"><net_src comp="360" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="475"><net_src comp="364" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="480"><net_src comp="65" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="485"><net_src comp="72" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="490"><net_src comp="79" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="495"><net_src comp="85" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="500"><net_src comp="190" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="505"><net_src comp="184" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="510"><net_src comp="59" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="515"><net_src comp="184" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_0 | {23 }
 - Input state : 
	Port: i_convolution5 : input_r | {6 7 }
	Port: i_convolution5 : weights | {6 7 }
	Port: i_convolution5 : bias | {3 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln123 : 1
		co : 1
		br_ln123 : 2
		zext_ln131 : 1
		tmp_s : 1
		zext_ln126 : 2
	State 3
		icmp_ln126 : 1
		m : 1
		br_ln126 : 2
		zext_ln131_1 : 1
		zext_ln128 : 1
		bias_load : 1
	State 4
		icmp_ln128 : 1
		n : 1
		br_ln128 : 2
		zext_ln130 : 1
		zext_ln130_1 : 1
	State 5
		icmp_ln130 : 1
		ci : 1
		br_ln130 : 2
		zext_ln131_2 : 1
		zext_ln131_3 : 1
		tmp_10 : 1
		zext_ln131_4 : 2
		add_ln131 : 3
		add_ln131_1 : 4
		zext_ln131_5 : 5
		p_shl2_cast : 5
		add_ln131_2 : 6
		add_ln131_3 : 7
		add_ln131_4 : 2
		zext_ln131_7 : 3
		tmp_12 : 3
		zext_ln131_8 : 4
		add_ln131_5 : 5
		add_ln131_6 : 6
		trunc_ln131 : 7
		trunc_ln131_1 : 7
	State 6
		input_addr : 1
		add_ln131_7 : 1
		add_ln131_8 : 2
		zext_ln131_9 : 3
		weights_addr : 4
		weights_load : 5
		input_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		store_ln134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_184      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_190      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |       co_fu_200      |    0    |    0    |    15   |
|          |       m_fu_228       |    0    |    0    |    12   |
|          |       n_fu_248       |    0    |    0    |    12   |
|          |       ci_fu_268      |    0    |    0    |    15   |
|          |   add_ln131_fu_294   |    0    |    0    |    17   |
|          |  add_ln131_1_fu_300  |    0    |    0    |    17   |
|    add   |  add_ln131_2_fu_317  |    0    |    0    |    17   |
|          |  add_ln131_3_fu_323  |    0    |    0    |    17   |
|          |  add_ln131_4_fu_328  |    0    |    0    |    13   |
|          |  add_ln131_5_fu_349  |    0    |    0    |    17   |
|          |  add_ln131_6_fu_355  |    0    |    0    |    17   |
|          |  add_ln131_7_fu_379  |    0    |    0    |    17   |
|          |  add_ln131_8_fu_384  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln123_fu_194  |    0    |    0    |    11   |
|   icmp   |   icmp_ln126_fu_222  |    0    |    0    |    9    |
|          |   icmp_ln128_fu_242  |    0    |    0    |    9    |
|          |   icmp_ln130_fu_262  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln131_fu_206  |    0    |    0    |    0    |
|          |   zext_ln126_fu_218  |    0    |    0    |    0    |
|          |  zext_ln131_1_fu_234 |    0    |    0    |    0    |
|          |   zext_ln128_fu_238  |    0    |    0    |    0    |
|          |   zext_ln130_fu_254  |    0    |    0    |    0    |
|          |  zext_ln130_1_fu_258 |    0    |    0    |    0    |
|   zext   |  zext_ln131_2_fu_274 |    0    |    0    |    0    |
|          |  zext_ln131_3_fu_278 |    0    |    0    |    0    |
|          |  zext_ln131_4_fu_290 |    0    |    0    |    0    |
|          |  zext_ln131_5_fu_305 |    0    |    0    |    0    |
|          |  zext_ln131_7_fu_333 |    0    |    0    |    0    |
|          |  zext_ln131_8_fu_345 |    0    |    0    |    0    |
|          |  zext_ln131_6_fu_368 |    0    |    0    |    0    |
|          |  zext_ln131_9_fu_389 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_210     |    0    |    0    |    0    |
|          |     tmp_10_fu_282    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_309  |    0    |    0    |    0    |
|          |     tmp_12_fu_337    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_372  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln131_fu_360  |    0    |    0    |    0    |
|          | trunc_ln131_1_fu_364 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   954   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln131_3_reg_462 |   10   |
|  bias_addr_reg_431  |    7   |
|  bias_load_reg_507  |   32   |
|     ci_0_reg_173    |    5   |
|      ci_reg_457     |    5   |
|     co_0_reg_104    |    7   |
|      co_reg_397     |    7   |
|     i_0_reg_115     |    3   |
|  input_addr_reg_477 |    9   |
|  input_load_reg_492 |   32   |
|     j_0_reg_150     |    3   |
|      m_reg_416      |    3   |
|      n_reg_439      |    3   |
|    sum_0_reg_126    |   32   |
|    sum_1_reg_138    |   32   |
|    sum_2_reg_161    |   32   |
|     sum_reg_502     |   32   |
|    tmp_3_reg_497    |   32   |
|     tmp_reg_512     |   32   |
|trunc_ln131_1_reg_472|   15   |
| trunc_ln131_reg_467 |   17   |
| weights_addr_reg_482|   16   |
| weights_load_reg_487|   32   |
|  zext_ln126_reg_408 |   12   |
|  zext_ln128_reg_426 |    8   |
| zext_ln130_1_reg_449|   10   |
|  zext_ln130_reg_444 |   17   |
| zext_ln131_1_reg_421|   64   |
|  zext_ln131_reg_402 |   64   |
+---------------------+--------+
|        Total        |   573  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_79 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_85 |  p0  |   2  |   9  |   18   ||    9    |
|   sum_0_reg_126  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_184    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_184    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   954  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   573  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   921  |  1008  |
+-----------+--------+--------+--------+--------+
