<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › beat_spu_priv1.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>beat_spu_priv1.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * spu hypervisor abstraction for Beat</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2006-2007 TOSHIBA CORPORATION</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/types.h&gt;</span>
<span class="cp">#include &lt;asm/spu.h&gt;</span>
<span class="cp">#include &lt;asm/spu_priv1.h&gt;</span>

<span class="cp">#include &quot;beat_wrapper.h&quot;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">_int_mask_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spu</span><span class="o">-&gt;</span><span class="n">shadow_int_mask_RW</span><span class="p">[</span><span class="n">class</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">beat_set_irq_mask_for_spe</span><span class="p">(</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span> <span class="nf">_int_mask_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">shadow_int_mask_RW</span><span class="p">[</span><span class="n">class</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">int_mask_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_int_mask_set</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">int_mask_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">_int_mask_get</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">int_mask_and</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">old_mask</span><span class="p">;</span>
	<span class="n">old_mask</span> <span class="o">=</span> <span class="n">_int_mask_get</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
	<span class="n">_int_mask_set</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">old_mask</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">int_mask_or</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">old_mask</span><span class="p">;</span>
	<span class="n">old_mask</span> <span class="o">=</span> <span class="n">_int_mask_get</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
	<span class="n">_int_mask_set</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">old_mask</span> <span class="o">|</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">int_stat_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">stat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_clear_interrupt_status_of_spe</span><span class="p">(</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">int_stat_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">int_stat</span><span class="p">;</span>
	<span class="n">beat_get_interrupt_status_of_spe</span><span class="p">(</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">int_stat</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">int_stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cpu_affinity_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">mfc_dar_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">dar</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_dar_RW</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">dar</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">dar</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">mfc_dsisr_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">dsisr</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_dsisr_RW</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">dsisr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">dsisr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mfc_dsisr_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">dsisr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_dsisr_RW</span><span class="p">),</span> <span class="n">dsisr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mfc_sdr_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mfc_sr1_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">sr1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_sr1_RW</span><span class="p">),</span> <span class="n">sr1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">mfc_sr1_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">sr1</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_sr1_RW</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">sr1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">sr1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mfc_tclass_id_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">tclass_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_tclass_id_RW</span><span class="p">),</span> <span class="n">tclass_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">mfc_tclass_id_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">tclass_id</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">mfc_tclass_id_RW</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">tclass_id</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tclass_id</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tlb_invalidate</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">tlb_invalidate_entry_W</span><span class="p">),</span> <span class="mi">0ul</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">resource_allocation_groupID_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">resource_allocation_groupID_RW</span><span class="p">),</span>
		<span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">resource_allocation_groupID_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">resource_allocation_groupID_RW</span><span class="p">),</span>
		<span class="o">&amp;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">id</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">resource_allocation_enable_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">,</span> <span class="n">u64</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">beat_set_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">resource_allocation_enable_RW</span><span class="p">),</span>
		<span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">resource_allocation_enable_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">enable</span><span class="p">;</span>
	<span class="n">beat_get_spe_privileged_state_1_registers</span><span class="p">(</span>
		<span class="n">spu</span><span class="o">-&gt;</span><span class="n">spe_id</span><span class="p">,</span>
		<span class="n">offsetof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_priv1</span><span class="p">,</span> <span class="n">resource_allocation_enable_RW</span><span class="p">),</span>
		<span class="o">&amp;</span><span class="n">enable</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">enable</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">spu_priv1_ops</span> <span class="n">spu_priv1_beat_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">int_mask_and</span> <span class="o">=</span> <span class="n">int_mask_and</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_mask_or</span> <span class="o">=</span> <span class="n">int_mask_or</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_mask_set</span> <span class="o">=</span> <span class="n">int_mask_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_mask_get</span> <span class="o">=</span> <span class="n">int_mask_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_stat_clear</span> <span class="o">=</span> <span class="n">int_stat_clear</span><span class="p">,</span>
	<span class="p">.</span><span class="n">int_stat_get</span> <span class="o">=</span> <span class="n">int_stat_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_affinity_set</span> <span class="o">=</span> <span class="n">cpu_affinity_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_dar_get</span> <span class="o">=</span> <span class="n">mfc_dar_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_dsisr_get</span> <span class="o">=</span> <span class="n">mfc_dsisr_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_dsisr_set</span> <span class="o">=</span> <span class="n">mfc_dsisr_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_sdr_setup</span> <span class="o">=</span> <span class="n">mfc_sdr_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_sr1_set</span> <span class="o">=</span> <span class="n">mfc_sr1_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_sr1_get</span> <span class="o">=</span> <span class="n">mfc_sr1_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_tclass_id_set</span> <span class="o">=</span> <span class="n">mfc_tclass_id_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mfc_tclass_id_get</span> <span class="o">=</span> <span class="n">mfc_tclass_id_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_invalidate</span> <span class="o">=</span> <span class="n">tlb_invalidate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource_allocation_groupID_set</span> <span class="o">=</span> <span class="n">resource_allocation_groupID_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource_allocation_groupID_get</span> <span class="o">=</span> <span class="n">resource_allocation_groupID_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource_allocation_enable_set</span> <span class="o">=</span> <span class="n">resource_allocation_enable_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource_allocation_enable_get</span> <span class="o">=</span> <span class="n">resource_allocation_enable_get</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
