<profile>

<section name = "Vitis HLS Report for 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1'" level="0">
<item name = "Date">Thu Oct  2 21:26:37 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.208 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 514, 12.000 ns, 2.056 us, 2, 513, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_69_1">1, 512, 1, 1, 1, 1 ~ 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 33, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_fu_278_p2">+, 0, 0, 10, 10, 1</column>
<column name="icmp_ln69_fu_288_p2">icmp, 0, 0, 13, 33, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_7">16, 2, 10, 20</column>
<column name="t_fu_82">16, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="t_fu_82">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1, return value</column>
<column name="select_ln69">in, 33, ap_none, select_ln69, scalar</column>
<column name="att_11_address0">out, 9, ap_memory, att_11, array</column>
<column name="att_11_ce0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_we0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_d0">out, 32, ap_memory, att_11, array</column>
<column name="att_10_address0">out, 9, ap_memory, att_10, array</column>
<column name="att_10_ce0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_we0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_d0">out, 32, ap_memory, att_10, array</column>
<column name="att_9_address0">out, 9, ap_memory, att_9, array</column>
<column name="att_9_ce0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_we0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_d0">out, 32, ap_memory, att_9, array</column>
<column name="att_8_address0">out, 9, ap_memory, att_8, array</column>
<column name="att_8_ce0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_we0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_d0">out, 32, ap_memory, att_8, array</column>
<column name="att_7_address0">out, 9, ap_memory, att_7, array</column>
<column name="att_7_ce0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_we0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_d0">out, 32, ap_memory, att_7, array</column>
<column name="att_6_address0">out, 9, ap_memory, att_6, array</column>
<column name="att_6_ce0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_we0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_d0">out, 32, ap_memory, att_6, array</column>
<column name="att_5_address0">out, 9, ap_memory, att_5, array</column>
<column name="att_5_ce0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_we0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_d0">out, 32, ap_memory, att_5, array</column>
<column name="att_4_address0">out, 9, ap_memory, att_4, array</column>
<column name="att_4_ce0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_we0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_d0">out, 32, ap_memory, att_4, array</column>
<column name="att_3_address0">out, 9, ap_memory, att_3, array</column>
<column name="att_3_ce0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_we0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_d0">out, 32, ap_memory, att_3, array</column>
<column name="att_2_address0">out, 9, ap_memory, att_2, array</column>
<column name="att_2_ce0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_we0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_d0">out, 32, ap_memory, att_2, array</column>
<column name="att_1_address0">out, 9, ap_memory, att_1, array</column>
<column name="att_1_ce0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_we0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_d0">out, 32, ap_memory, att_1, array</column>
<column name="att_0_address0">out, 9, ap_memory, att_0, array</column>
<column name="att_0_ce0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_we0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_d0">out, 32, ap_memory, att_0, array</column>
<column name="h">in, 4, ap_none, h, scalar</column>
</table>
</item>
</section>
</profile>
