# Aynschronous-FIFO
Designed a dual-clock asynchronous FIFO using Gray-coded pointers and CDC synchronizers to ensure safe data transfer across clock domains. Verified full/empty logic, pointer rollover, and metastability handling using SystemVerilog, SVA, and coverage-driven testing.
