# ğŸ’¡ Digital Logic

![Weightage](https://img.shields.io/badge/Weightage-4â€“6%20marks-yellow)
![Priority](https://img.shields.io/badge/Priority-Medium-yellow)

---

## ğŸ“‹ Topic Checklist

### ğŸ”· Number Systems
- [ ] Binary, Octal, Decimal, Hexadecimal â€” conversions
- [ ] Binary arithmetic: addition, subtraction, multiplication, division
- [ ] 1's complement and 2's complement arithmetic
- [ ] Overflow detection in 2's complement
- [ ] BCD (8421 code), Excess-3 code, Gray code
- [ ] Gray code to binary and binary to Gray code

### ğŸ”· Boolean Algebra
- [ ] Basic postulates: identity, null, idempotent, complement
- [ ] Boolean theorems: absorption, De Morgan's, consensus
- [ ] SOP (Sum of Products) canonical form â€” minterms
- [ ] POS (Product of Sums) canonical form â€” maxterms
- [ ] Minterm â†” Maxterm duality: máµ¢ = Máµ¢ (complement)
- [ ] Duality principle

### ğŸ”· Logic Gates
- [ ] Basic gates: NOT, AND, OR, NAND, NOR, XOR, XNOR
- [ ] Universal gates: NAND and NOR can implement any gate
- [ ] Implementing basic gates using NAND only
- [ ] Implementing basic gates using NOR only
- [ ] Timing diagrams

### ğŸ”· Karnaugh Maps (K-Maps)
- [ ] 2-variable, 3-variable, 4-variable K-maps
- [ ] Grouping: pairs (2Â¹), quads (2Â²), octets (2Â³)
- [ ] Essential prime implicants
- [ ] Don't-care conditions
- [ ] Minimization using K-maps (SOP and POS forms)
- [ ] 5-variable K-maps (conceptual)

### ğŸ”· Combinational Circuits
- [ ] Half adder: S = AâŠ•B, C = AB
- [ ] Full adder: S = AâŠ•BâŠ•Cin, Cout = AB + BCin + ACin
- [ ] Ripple Carry Adder â€” propagation delay
- [ ] Carry Lookahead Adder â€” faster, uses generate and propagate
- [ ] Half subtractor and full subtractor
- [ ] BCD adder
- [ ] 4-to-1 MUX: truth table and circuit
- [ ] 8-to-1 MUX, 2-to-1 MUX
- [ ] Using MUX to implement any function
- [ ] Demultiplexer (DEMUX / Decoder)
- [ ] Encoder, Priority encoder
- [ ] 7-segment display decoder

### ğŸ”· Sequential Circuits
- [ ] Latches:
  - [ ] SR latch (NOR-based, NAND-based)
  - [ ] Gated SR latch
  - [ ] D latch
- [ ] Flip-flops:
  - [ ] SR flip-flop (clocked)
  - [ ] D flip-flop (data flip-flop)
  - [ ] JK flip-flop â€” no undefined state
  - [ ] T flip-flop (toggle)
- [ ] Characteristic equations:
  - [ ] D FF: Q(t+1) = D
  - [ ] T FF: Q(t+1) = TâŠ•Q
  - [ ] JK FF: Q(t+1) = JQ' + K'Q
  - [ ] SR FF: Q(t+1) = S + K'Q (when SÂ·R=0)
- [ ] Flip-flop conversions (D to JK, JK to D, etc.)
- [ ] Master-slave flip-flop

### ğŸ”· Registers & Counters
- [ ] Shift registers: SISO, SIPO, PISO, PIPO
- [ ] Bidirectional shift register
- [ ] Ring counter and Johnson (twisted ring) counter
- [ ] Asynchronous (ripple) counter
- [ ] Synchronous counter
- [ ] Modulo-N counter design
- [ ] Up/down counter

### ğŸ”· Finite State Machines
- [ ] Moore machine â€” output depends on state
- [ ] Mealy machine â€” output depends on state and input
- [ ] State diagram and state table
- [ ] State minimization
- [ ] Converting Mealy to Moore and vice versa

---

## âš¡ Key Formulas & Quick Reference

### Boolean Identities
```
Absorption:  A + AB = A,    A(A+B) = A
De Morgan's: (A+B)' = A'B', (AB)' = A'+B'
XOR:         AâŠ•B = AB' + A'B = (A+B)(A'+B')
XNOR:        AâŠ™B = AB + A'B' = (AâŠ•B)'
```

### Minterm / Maxterm
```
For n variables, there are 2â¿ minterms and 2â¿ maxterms

Sum of Minterms (SOM) = Product of Maxterms (POM) complement
f(A,B,C) = Î£m(0,1,3) = Î M(2,4,5,6,7)
```

### Full Adder
```
Sum  = A âŠ• B âŠ• Cin
Cout = AB + Cin(A âŠ• B)
```

### JK Flip-Flop
```
Q(t+1) = JQ' + K'Q

J=0, K=0 â†’ Hold  (Q â†’ Q)
J=0, K=1 â†’ Reset (Q â†’ 0)
J=1, K=0 â†’ Set   (Q â†’ 1)
J=1, K=1 â†’ Toggle (Q â†’ Q')
```

### Moore vs Mealy
```
Moore: output = f(current state only) â†’ output changes on clock edge
Mealy: output = f(current state, input) â†’ output can change asynchronously
Moore needs more states than Mealy for same behavior
```

---

## âŒ Common Mistakes

| Mistake | Correct Understanding |
|---|---|
| NAND of inputs = NOR | NAND(A,B) = A'+B'; NOR(A,B) = A'Â·B' â€” different |
| Groups in K-map can be any size | Groups MUST be powers of 2: 1, 2, 4, 8, 16 |
| Ripple counter is faster | Ripple counter is SLOWER due to propagation; synchronous is faster |
| JK FF: J=K=0 toggles | J=K=0 holds; J=K=1 toggles |
| D latch = D flip-flop | Latch is level-triggered; flip-flop is edge-triggered |
| Don't-care = 0 always | Don't-cares can be treated as 0 or 1 for minimization |

---

## ğŸ“Š PYQ Frequency Analysis (2015â€“2024)

| Topic | Frequency | Marks Range |
|---|:---:|:---:|
| K-map minimization | High (every year) | 1â€“2 |
| Flip-flop conversions | High | 1â€“2 |
| Counter design | High | 1â€“2 |
| MUX / DEMUX implementation | Medium | 1 |
| Boolean algebra simplification | Medium | 1 |
| Sequential circuit design | Medium | 1â€“2 |

---

## ğŸ¯ Confidence Tracker

| Topic | Confidence | Last Revised |
|---|:---:|---|
| Boolean Algebra | â˜ Low / â˜ Med / â˜ High | |
| K-maps | â˜ Low / â˜ Med / â˜ High | |
| Flip-flops | â˜ Low / â˜ Med / â˜ High | |
| Combinational Circuits | â˜ Low / â˜ Med / â˜ High | |
| Counters / Registers | â˜ Low / â˜ Med / â˜ High | |
