Yeter Akgul, Diego Puschini, S. Lesecq, Ivan Miro-Panades, Pascal Benoit, et al. 2012. Power mode selection in embedded systems with performance constraints. In Proceedings of the IEEE Faible Tension Faible Consommation (FTFC'12).
Josep Altet, Antonio Rubio, Emmanuel Schaub, Stefan Dilhaire, and Wilfrid Claeys. 2001. Thermal coupling in integrated circuits: Application to thermal testing. IEEE J. Solid-State Circ. 36, 1, 81--91.
Luca Amarù, Pierre-Emmanuel Gaillardon, Jian Zhang, and Giovanni De Micheli. 2013. Power-gated differential logic style based on double-gate controllable polarity transistors. IEEE Trans. Circ. Syst. 60, 10, 672--676.
Ionut Anghel, Tudor Cioara, Ioan Salomie, Georgiana Copil, Daniel Moldovan, et al. 2011. Dynamic frequency scaling algorithms for improving the CPU's energy efficiency. In Proceedings of the International Conference on Intelligent Computer Communication and Processing (ICCP'11).
Chris Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, et al. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the Symposium on VLSI Technology (VLSIT'12).
Sarunya Bangsaruntip, Guy M. Cohen, Amlan Majumdar, Ying Zhang, S. U. Engelmann, et al. 2009. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'09).
Edith Beigné, Fabien Clermidy, Sylvain Miermont, Alexandre Valentian, Pascal Vivet, et al. 2008. A fully integrated power supply unit for fine grain power management application to embedded low voltage SRAMs. In Proceedings of the European Solid-State Circuits Conference (ESSCIRC'08).
Edith Beigné, Fabien Clermidy, Helene Lhermet, Sylvain Miermont, Yvain Thonnart, et al. 2009. An asynchronous power aware and adaptive NoC based circuit. IEEE J. Solid-State Circ. 44, 4, 1167--1177.
E. Beigne , A. Valentian , B. Giraud , O. Thomas , T. Benoist , Y. Thonnart , S. Bernard , G. Moritz , O. Billoint , Y. Maneglia , P. Flatresse , J. P. Noel , F. Abouzeid , B. Pelloux-Prayer , A. Grover , S. Clerc , P. Roche , J. Le Coz , S. Engels , R. Wilson, Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
M. Haykel Ben Jamaa , Kartik Mohanram , Giovanni De Micheli, Novel library of logic gates with ambipolar CNTFETs: opportunities for multi-level logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Lakshmi Kanta Bera, Hoai Son Nguyen, Navab Singh, Tsung Y. Liow, De-Xiang Huang, et al. 2006. Three dimensionally stacked SiGe nanowire array and gate-all-around p-MOSFETs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'06).
Kerry Bernstein, Ralph K. Cavin III, Wolfgang Porod, Alan Seabaugh, and Jeff Welser. 2010. Device and architecture outlook for beyond CMOS switches. Proc. IEEE 98, 12, 2169--2184.
Keith A. Bowman, Steven G. Duvall, and James D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.
Thomas Burd, Trevor Pering, Anthony Stratakos, and Robert Brodersen. 2000. A dynamic voltage scaled microprocessor system. In Proceedings of the International Solid-State Circuits Conference (ISSCC'00).
Leland Chang, David Frank, Robert Montoye, S. J. Koester, Brain Ji, et al. 2010. Practical strategies for power-efficient computing technologies. Proc. IEEE 98, 2, 215--236.
Yang-Kyu Choi, Nick Lindert, Peiqi Xuan, Stephen Tang, Daewon Ha, Erik Anderson, Tsu-Jae King, Jeffrey Bokor, and Chenming Hu. 2001. Sub-20nm CMOS FinFET technologies. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'01).
Ayse Kivilcim Coskun , Tajana Šimunic Rosing , Keith A. Whisnant , Kenny C. Gross, Static and dynamic temperature-aware scheduling for multiprocessor SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1127-1140, September 2008[doi>10.1109/TVLSI.2008.2000726]
Shidhartha Das, Carlos Tokunaga, Sanjay Pant, Wei-Hsaing Ma, Sudherssen Kalaiselvan, et al. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circ. 44, 1, 32--48.
Michele De Marchi, Davide Sacchetto, Stefano Frache, Jian Zhang, Pierre-Emmanuel Gaillardon, Yusuf Leblebici, and Giovanni De Micheli. 2012. Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).
Cécilia Dupré, Alexandre Hubert, S. Becu, Michael Jublot, V. Maffini-Alvaro, et al. 2008. 15nm-diameter 3D stacked nanowires with independent gates operation: ΦFET. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08).
Mohamed Elgebaly , Manoj Sachdev, Variation-aware adaptive voltage scaling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.560-571, May 2007[doi>10.1109/TVLSI.2007.896909]
Thomas Ernst. 2013. Controlling the polarity of silicon nanowire transistors. Sci. 340, 6139, 1414--1415.
Wei-Wei Fang, Navab Singh, Lakshmi K. Bera, Hoai Son Nguyen, Subhash C. Rustagi, et al. 2007. Vertically stacked SiGe nanowire array channel CMOS transistors. IEEE Electron. Dev. Lett. 28, 3, 211--213.
Pierre-Emmanuel Gaillardon , Luca Amaru , Jian Zhang , Giovanni De Micheli, Advanced system on a chip design based on controllable-polarity FETs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Tahir Ghani, Michael Armstrong, Chris Auth, M. Bost, P. Charvat, et al. 2003. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03).
Naoki Harada, Katsunori Yagi, Shintaro Sato, and Naoki Yokoyama. 2010. A polarity-controllable graphene inverter. Appl. Phys. Lett. 96, 1.
André Heinzig, Stefan Slesazeck, Franz Kreupl, Thomas Mikolajick, and Walter M. Weber. 2011. Reconfigurable silicon nanowire transistors. Nano Lett. 12, 1, 119--124.
Sebastian Herbert and Diana Marculescu. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09).
Chia-Hong Jan, Uddalak Bhattacharya, Ruth Brian, Sang-Jun Choi, G. Curello, et al. 2012. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).
Mohammad Javidan, Eldar Zianbetov, Francois Anceau, Dimitri Galakok, Anton Kornilenko, et al. 2011. All-digital PLL array provides reliable distributed clock for SoCs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11).
Ali Khakifirooz, Kangguo Cheng, Qing Liu, Toshiharu Nagumo, Nicolas Loubet, et al. 2012. Extremely thin SOI for system-on-chip applications. In Proceedings of the Custom Integrated Circuits Conference (CICC'12).
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Tejaswini Kolpe, Antonia Zhai, and Sachin S. Sapatnekar. 2011. Enabling improved power management in multicore processors through clustered DVFS. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11).
Kelin J. Kuhn. 2011. CMOS scaling for the 22nm node and beyond: Device physics and technology. In Proceedings of the International Symposium on VLSI Technology, Systems and Applications (VLSITSA'11).
Tadahiro Kuroda, K. Suzuki, Shinji Mita, Tetsuya Fujita, F. Yamane, et al. 1998. Variable supply-voltage scheme for low-power high-speed CMOS digital design. IEEE J. Solid-State Circ. 33, 3, 454--462.
Chong-Min Kyung , Sungjoo Yoo, Energy-Aware System Design: Algorithms and Architectures, Springer Publishing Company, Incorporated, 2011
Suzanne Lesecq, Diego Puschini, Edith Beigné, Pascal Vivet, and Yeter Akgul. 2011. Low-cost and robust control of a DFLL for multi-processor system-on-chip. In Proceedings of the IFAC World Congress (IFAC'11).
Yiming Li, Chih-Hong Hwang, Tien-Yeh Li, and Ming-Hung Han. 2010. Process-variation effect, metal-gate work-function fluctuation, and random-dopant fluctuation in emerging CMOS technologies. IEEE Trans. Electron. Dev. 57, 2, 437--447.
Yu-Ming Lin , J. Appenzeller , J. Knoch , P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions on Nanotechnology, v.4 n.5, p.481-489, September 2005[doi>10.1109/TNANO.2005.851427]
Qing Liu, Atsushi Yagishita, Nicolas Loubet, Ali Khakifirooz, Pranita Kulkarni, et al. 2010. Ultra-thin-body and BOX (UTBB) fully depleted (FD) device integration for 22nm and beyond. In Proceedings of the Symposium on VLSI Technology (VLSIT'10).
Hamid Mahmoodi , Vishy Tirumalashetty , Matthew Cooke , Kaushik Roy, Ultra low-power clocking scheme using energy recovery and clock gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.33-44, January 2009[doi>10.1109/TVLSI.2008.2008453]
John G. Maneatis. 1996. Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J. Solid-State Circ. 31, 11, 1723--1732.
Takashi Matsukawa, Kazuhiko Endo, Yongxun Liu, Shinichi Ouchi, Meishoku Masahara, et al. 2008. Dual metal gate FinFET integration by Ta/Mo diffusion technology for Vt reduction and multi-Vt CMOS application. In Proceedings of the European Solid-State Device Research Conference (ESSDERC'08).
Carlos Mazuré, Richard Ferrant, Bich-Yen Nguyen, Walter Schwarzenbach, and Cécile Moulin. 2010. FDSOI: From substrate to devices and circuit applications. In Proceedings of the European Solid-State Circuits Conference (ESSIRC'10).
Mark P. Mills. 2013. The cloud begins with coal -- Big data, big networks, big infrastructure, and big power: An overview of the electricity used by the global digital ecosystem. http://www.tech-pundit.com/wp-content/uploads/2013/07/Cloud_Begins_With_Coal.pdf?c761ac.
Kaizad Mistry, C. Allen, Chris Auth, Bruce Beattie, D. Bergstrom, et al. 2007. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100&percnt; Pb-free packaging. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07).
Kirsten E. Moselund, Mikael T. Bjork, Heinz Schmid, Hersham Ghoneim, Siegfried Karg, et al. 2011. Silicon nanowire tunnel FETs: Low-temperature operation and influence of high-k gate dielectric. IEEE Trans. Electron Dev. 58, 9, 2911--2916.
Masakatsu Nakai, Satoshi Akui, Katsunori Seno, Tetsumasa Meguro, Takahiro Seki, et al. 2008. Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circ. 40, 1, 28--35.
Jean-Philippe Noel, Oliver Thomas, Marie-Anne Jaud, Oliver Weber, Thierry Poiroux, et al. 2011. Multi-VT UTBB FDSOI device architecture for low-power CMOS circuit. IEEE Trans. Electron Dev. 58, 8, 2473--2482.
K. Nose , T. Sakurai, Analysis and future trend of short-circuit power, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.1023-1030, November 2006[doi>10.1109/43.863642]
Kevin J. Nowka, Gary D. Carpenter, Eric W. Macdonald, Hung C. Ngo, Bishop C. Brock, et al. 2002. A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE J. Solid-State Circ. 37, 11, 1441--1447.
Kohei Onizuka and Takayasu Sakurai. 2005. VDD-hopping accelerator for on-chip power supplies achieving nano-second order transient time. In Proceedings of the Asian Solid-State Circuits Conference (ASSCC'05).
Sanjay Pant and David Blaauw. 2008. Circuit techniques for suppression and measurement of on-chip inductive supply noise. In Proceedings of the European Solid-State Circuits Conference (ESSCC'08).
Nicolas Planes, Oliver Weber, V. Barral, S. Haendler, D. Noblet, et al. 2012. 28nm FDSOI technology platform for high-speed low-voltage digital applications. In Proceedings of the Symposium on VLSI Technology (VLSIT'12).
Diego Puschini , Fabien Clermidy , Pascal Benoit , Gilles Sassatelli , Lionel Torres, Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.375-380, April 07-09, 2008[doi>10.1109/ISVLSI.2008.33]
Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits. Prentice Hall.
B. Rebaud , M. Belleville , E. Beigné , C. Bernard , M. Robert , P. Maurine , N. Azemard, Timing slack monitoring under process and environmental variations: Application to a DSP performance optimization, Microelectronics Journal, v.42 n.5, p.718-732, May, 2011[doi>10.1016/j.mejo.2011.02.005]
Scott K. Reynolds. 1997. A DC-DC converter for short-channel CMOS technologies. IEEE J. Solid-State Circ. 32, 1, 111--113.
Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meinand. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 2, 305--327.
Harmander Singh , Kanak Agarwal , Dennis Sylvester , Kevin J. Nowka, Enhanced leakage reduction techniques using intermediate strength power gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1215-1224, November 2007[doi>10..1109/TVLSI.2007.904101]
Robert B. Staszewski, John Walberg, Sameh Rezeq, Chih-Ming Hung, Oren Eliezer, et al. 2005. All-digital PLL and transmitter for mobile phones. IEEE J. Solid-State Circ. 40, 12, 2469--2482.
Xifan Tang, Jian Zhang, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2014. TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'14).
Olivier Thomas, Brian Zimmer, Bertrand Pelloux-Prayer, Nicolas Planes, Kaya Can Akyel, et al. 2012. 6T SRAM design for wide voltage range in 28nm FDSOI. In Proceedings of the IEEE International SOI Conference (SOI'12).
Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi, Yu, Toney Jacobson, et al. 2008. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC'08).
Ogun Turkyilmaz, Fabien Clermidy, Luca Amarù, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2013. Self-checking ripple-carry adder with ambipolar silicon nanowire FET. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'13).
Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]
Lionel Vincent , Philippe Maurine , Suzanne Lesecq , Edith Beigné, Embedding statistical tests for on-chip dynamic voltage and temperature monitoring, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228539]
Robin Wilson, Edith Beigne, Philippe Flatresse, Alexandre Valentian, Fady Abouzeid, et al. 2014. A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'14).
W. Wolf , A. A. Jerraya , G. Martin, Multiprocessor System-on-Chip (MPSoC) Technology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1701-1713, October 2008[doi>10.1109/TCAD.2008.923415]
Jie Xiang, Wei Lu, Yongjie Hu, Yue Wu, Hao Yan, and Charles M. Lieber. 2006. Ge/Si nanowire heterostructures as high-performance field-effect transistors. Nature 441, 489--493.
Peiqi Xuan, Min She, Bruce Harteneck, Alex Liddle, Jeffery Bokor, et al. 2003. FinFET SONOS flash memory for embedded applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03).
Hao Yan, Hwan Sung Choe, Sungwoo Nam, Yongjie Hu, Shamik Das, James F. Klemic, James C. Ellenbogen, and Charles M. Lieber. 2011. Programmable nanowire circuits for nanoprocessors. Nature 470, 240--244.
Guihua Yu and Charles M. Lieber. 2010. Assembly and integration of semiconductor nanowires for functional nanosystems. Pure Appl. Chem. 82, 12, 2295--2314.
Jiren Yuan and Christer Svensson. 1997. New single-clock CMOS latches and flip-flops with improved speed and power savings. J. Solid-State Circ. 32, 1, 62--69.
Jian Zhang, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2013. Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'13).
Jianli Zhuo , Chaitali Chakrabarti, System-level energy-efficient dynamic task scheduling, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065744]
Andrew Zukoski , Xuebei Yang , Kartik Mohanram, Universal logic modules based on double-gate carbon nanotube transistors, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024921]
