<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/fpu.v.html" target="file-frame">third_party/tests/utd-sv/fpu.v</a>
time_elapsed: 0.155s
</pre>
<pre>

module fpu (
	pcx_fpio_data_rdy_px2,
	pcx_fpio_data_px2,
	arst_l,
	grst_l,
	gclk,
	cluster_cken,
	fp_cpx_req_cq,
	fp_cpx_data_ca,
	ctu_tst_pre_grst_l,
	global_shift_enable,
	ctu_tst_scan_disable,
	ctu_tst_scanmode,
	ctu_tst_macrotest,
	ctu_tst_short_chain,
	si,
	so
);
	input pcx_fpio_data_rdy_px2;
	input [123:0] pcx_fpio_data_px2;
	input arst_l;
	input grst_l;
	input gclk;
	input cluster_cken;
	output [7:0] fp_cpx_req_cq;
	output [144:0] fp_cpx_data_ca;
	input ctu_tst_pre_grst_l;
	input global_shift_enable;
	input ctu_tst_scan_disable;
	input ctu_tst_scanmode;
	input ctu_tst_macrotest;
	input ctu_tst_short_chain;
	input si;
	output so;
	wire inq_add;
	wire inq_mul;
	wire inq_div;
	wire [4:0] inq_id;
	wire [1:0] inq_rnd_mode;
	wire [1:0] inq_fcc;
	wire [7:0] inq_op;
	wire inq_in1_exp_neq_ffs;
	wire inq_in1_exp_eq_0;
	wire inq_in1_53_0_neq_0;
	wire inq_in1_50_0_neq_0;
	wire inq_in1_53_32_neq_0;
	wire [63:0] inq_in1;
	wire inq_in2_exp_neq_ffs;
	wire inq_in2_exp_eq_0;
	wire inq_in2_53_0_neq_0;
	wire inq_in2_50_0_neq_0;
	wire inq_in2_53_32_neq_0;
	wire [63:0] inq_in2;
	wire fadd_clken_l;
	wire fmul_clken_l;
	wire fdiv_clken_l;
	wire [4:0] fp_id_in;
	wire [1:0] fp_rnd_mode_in;
	wire [1:0] fp_fcc_in;
	wire [7:0] fp_op_in;
	wire [68:0] fp_src1_in;
	wire [68:0] fp_src2_in;
	wire [3:0] inq_rdaddr;
	wire [3:0] inq_wraddr;
	wire inq_read_en;
	wire inq_we;
	wire [154:0] inq_dout;
	wire [4:0] inq_dout_unused;
	wire a1stg_step;
	wire a6stg_fadd_in;
	wire [9:0] add_id_out_in;
	wire a6stg_fcmpop;
	wire [4:0] add_exc_out;
	wire a6stg_dbl_dst;
	wire a6stg_sng_dst;
	wire a6stg_long_dst;
	wire a6stg_int_dst;
	wire add_sign_out;
	wire [10:0] add_exp_out;
	wire [63:0] add_frac_out;
	wire [1:0] add_cc_out;
	wire [1:0] add_fcc_out;
	wire add_pipe_active;
	wire m1stg_step;
	wire m6stg_fmul_in;
	wire [9:0] m6stg_id_in;
	wire [4:0] mul_exc_out;
	wire m6stg_fmul_dbl_dst;
	wire m6stg_fmuls;
	wire mul_sign_out;
	wire [10:0] mul_exp_out;
	wire [51:0] mul_frac_out;
	wire mul_pipe_active;
	wire d1stg_step;
	wire d8stg_fdiv_in;
	wire [9:0] div_id_out_in;
	wire [4:0] div_exc_out;
	wire d8stg_fdivd;
	wire d8stg_fdivs;
	wire div_sign_out;
	wire [10:0] div_exp_out;
	wire [51:0] div_frac_out;
	wire div_pipe_active;
	wire [7:0] fp_cpx_req_cq_unbuf;
	wire add_dest_rdy;
	wire mul_dest_rdy;
	wire div_dest_rdy;
	wire [144:0] fp_cpx_data_ca_unbuf;
	wire rclk;
	wire sehold;
	wire fpu_grst_l;
	wire [63:0] inq_in1_add_buf1;
	wire [63:0] inq_in1_mul_buf1;
	wire [63:0] inq_in1_div_buf1;
	wire [63:0] inq_in2_add_buf1;
	wire [63:0] inq_in2_mul_buf1;
	wire [63:0] inq_in2_div_buf1;
	wire [4:0] inq_id_add_buf1;
	wire [4:0] inq_id_mul_buf1;
	wire [4:0] inq_id_div_buf1;
	wire [7:0] inq_op_add_buf1;
	wire [7:0] inq_op_mul_buf1;
	wire [7:0] inq_op_div_buf1;
	wire [1:0] inq_rnd_mode_add_buf1;
	wire [1:0] inq_rnd_mode_mul_buf1;
	wire [1:0] inq_rnd_mode_div_buf1;
	wire inq_in1_50_0_neq_0_add_buf1;
	wire inq_in1_50_0_neq_0_mul_buf1;
	wire inq_in1_50_0_neq_0_div_buf1;
	wire inq_in1_53_0_neq_0_add_buf1;
	wire inq_in1_53_0_neq_0_mul_buf1;
	wire inq_in1_53_0_neq_0_div_buf1;
	wire inq_in1_53_32_neq_0_add_buf1;
	wire inq_in1_53_32_neq_0_mul_buf1;
	wire inq_in1_53_32_neq_0_div_buf1;
	wire inq_in1_exp_eq_0_add_buf1;
	wire inq_in1_exp_eq_0_mul_buf1;
	wire inq_in1_exp_eq_0_div_buf1;
	wire inq_in1_exp_neq_ffs_add_buf1;
	wire inq_in1_exp_neq_ffs_mul_buf1;
	wire inq_in1_exp_neq_ffs_div_buf1;
	wire inq_in2_50_0_neq_0_add_buf1;
	wire inq_in2_50_0_neq_0_mul_buf1;
	wire inq_in2_50_0_neq_0_div_buf1;
	wire inq_in2_53_0_neq_0_add_buf1;
	wire inq_in2_53_0_neq_0_mul_buf1;
	wire inq_in2_53_0_neq_0_div_buf1;
	wire inq_in2_53_32_neq_0_add_buf1;
	wire inq_in2_53_32_neq_0_mul_buf1;
	wire inq_in2_53_32_neq_0_div_buf1;
	wire inq_in2_exp_eq_0_add_buf1;
	wire inq_in2_exp_eq_0_mul_buf1;
	wire inq_in2_exp_eq_0_div_buf1;
	wire inq_in2_exp_neq_ffs_add_buf1;
	wire inq_in2_exp_neq_ffs_mul_buf1;
	wire inq_in2_exp_neq_ffs_div_buf1;
	wire [123:0] pcx_fpio_data_px2_buf1;
	wire [155:0] inq_sram_din_buf1;
	fpu_in fpu_in(
		.pcx_fpio_data_rdy_px2(pcx_fpio_data_rdy_px2_buf1),
		.pcx_fpio_data_px2(pcx_fpio_data_px2_buf1[123:0]),
		.a1stg_step(a1stg_step),
		.m1stg_step(m1stg_step),
		.d1stg_step(d1stg_step),
		.add_pipe_active(add_pipe_active),
		.mul_pipe_active(mul_pipe_active),
		.div_pipe_active(div_pipe_active),
		.inq_dout(inq_dout[154:0]),
		.sehold(sehold),
		.arst_l(arst_l_in_buf3),
		.grst_l(fpu_grst_l_in_buf2),
		.rclk(rclk),
		.fadd_clken_l(fadd_clken_l),
		.fmul_clken_l(fmul_clken_l),
		.fdiv_clken_l(fdiv_clken_l),
		.inq_add(inq_add),
		.inq_mul(inq_mul),
		.inq_div(inq_div),
		.inq_id(inq_id[4:0]),
		.inq_rnd_mode(inq_rnd_mode[1:0]),
		.inq_fcc(inq_fcc[1:0]),
		.inq_op(inq_op[7:0]),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0),
		.inq_in1_53_0_neq_0(inq_in1_53_0_neq_0),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0),
		.inq_in1(inq_in1[63:0]),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0),
		.inq_in2_53_0_neq_0(inq_in2_53_0_neq_0),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0),
		.inq_in2(inq_in2[63:0]),
		.fp_id_in(fp_id_in[4:0]),
		.fp_rnd_mode_in(fp_rnd_mode_in[1:0]),
		.fp_fcc_in(fp_fcc_in[1:0]),
		.fp_op_in(fp_op_in[7:0]),
		.fp_src1_in(fp_src1_in[68:0]),
		.fp_src2_in(fp_src2_in[68:0]),
		.inq_rdaddr(inq_rdaddr[3:0]),
		.inq_wraddr(inq_wraddr[3:0]),
		.inq_read_en(inq_read_en),
		.inq_we(inq_we),
		.se(se_in_buf3),
		.si(manual_scan_0),
		.so(scan_manual_1)
	);
	bw_r_rf16x160 i_fpu_inq_sram(
		.din({inq_sram_din_buf1[155:0], 4&#39;b0000}),
		.rd_adr(inq_rdaddr[3:0]),
		.wr_adr(inq_wraddr[3:0]),
		.read_en(inq_read_en),
		.wr_en(inq_we),
		.word_wen(4&#39;hf),
		.byte_wen(20&#39;hfffff),
		.rd_clk(rclk),
		.wr_clk(rclk),
		.se(se),
		.si_r(si_buf1),
		.si_w(scan_inq_sram_w),
		.reset_l(arst_l_in_buf3),
		.sehold(sehold),
		.rst_tri_en(rst_tri_en),
		.dout({inq_dout[154:0], inq_dout_unused[4:0]}),
		.so_r(scan_inq_sram_w),
		.so_w(manual_scan_0)
	);
	fpu_add fpu_add(
		.inq_op(inq_op_add_buf1[7:0]),
		.inq_rnd_mode(inq_rnd_mode_add_buf1[1:0]),
		.inq_id(inq_id_add_buf1[4:0]),
		.inq_fcc(inq_fcc[1:0]),
		.inq_in1(inq_in1_add_buf1[63:0]),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0_add_buf1),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0_add_buf1),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0_add_buf1),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs_add_buf1),
		.inq_in2(inq_in2_add_buf1[63:0]),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0_add_buf1),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0_add_buf1),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0_add_buf1),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs_add_buf1),
		.inq_add(inq_add),
		.add_dest_rdy(add_dest_rdy),
		.fadd_clken_l(fadd_clken_l),
		.arst_l(arst_l_add_buf4),
		.grst_l(fpu_grst_l_add_buf3),
		.rclk(rclk),
		.add_pipe_active(add_pipe_active),
		.a1stg_step(a1stg_step),
		.a6stg_fadd_in(a6stg_fadd_in),
		.add_id_out_in(add_id_out_in[9:0]),
		.a6stg_fcmpop(a6stg_fcmpop),
		.add_exc_out(add_exc_out[4:0]),
		.a6stg_dbl_dst(a6stg_dbl_dst),
		.a6stg_sng_dst(a6stg_sng_dst),
		.a6stg_long_dst(a6stg_long_dst),
		.a6stg_int_dst(a6stg_int_dst),
		.add_sign_out(add_sign_out),
		.add_exp_out(add_exp_out[10:0]),
		.add_frac_out(add_frac_out[63:0]),
		.add_cc_out(add_cc_out[1:0]),
		.add_fcc_out(add_fcc_out[1:0]),
		.se_add_exp(se_add_exp_buf2),
		.se_add_frac(se_add_frac_buf2),
		.si(scan_manual_1),
		.so(scan_manual_2)
	);
	fpu_mul fpu_mul(
		.inq_op(inq_op_mul_buf1[7:0]),
		.inq_rnd_mode(inq_rnd_mode_mul_buf1[1:0]),
		.inq_id(inq_id_mul_buf1[4:0]),
		.inq_in1(inq_in1_mul_buf1[63:0]),
		.inq_in1_53_0_neq_0(inq_in1_53_0_neq_0),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0_mul_buf1),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0_mul_buf1),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0_mul_buf1),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs_mul_buf1),
		.inq_in2(inq_in2_mul_buf1[63:0]),
		.inq_in2_53_0_neq_0(inq_in2_53_0_neq_0),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0_mul_buf1),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0_mul_buf1),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0_mul_buf1),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs_mul_buf1),
		.inq_mul(inq_mul),
		.mul_dest_rdy(mul_dest_rdy),
		.mul_dest_rdya(mul_dest_rdy),
		.fmul_clken_l(fmul_clken_l),
		.fmul_clken_l_buf1(fmul_clken_l_buf1),
		.arst_l(arst_l_mul_buf2),
		.grst_l(fpu_grst_l_mul_buf1),
		.rclk(rclk),
		.mul_pipe_active(mul_pipe_active),
		.m1stg_step(m1stg_step),
		.m6stg_fmul_in(m6stg_fmul_in),
		.m6stg_id_in(m6stg_id_in[9:0]),
		.mul_exc_out(mul_exc_out[4:0]),
		.m6stg_fmul_dbl_dst(m6stg_fmul_dbl_dst),
		.m6stg_fmuls(m6stg_fmuls),
		.mul_sign_out(mul_sign_out),
		.mul_exp_out(mul_exp_out[10:0]),
		.mul_frac_out(mul_frac_out[51:0]),
		.se_mul(se_mul_buf4),
		.se_mul64(se_mul64_buf2),
		.si(scan_manual_2),
		.so(scan_manual_3)
	);
	fpu_div fpu_div(
		.inq_op(inq_op_div_buf1[7:0]),
		.inq_rnd_mode(inq_rnd_mode_div_buf1[1:0]),
		.inq_id(inq_id_div_buf1[4:0]),
		.inq_in1(inq_in1_div_buf1[63:0]),
		.inq_in1_53_0_neq_0(inq_in1_53_0_neq_0_div_buf1),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0_div_buf1),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0_div_buf1),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0_div_buf1),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs_div_buf1),
		.inq_in2(inq_in2_div_buf1[63:0]),
		.inq_in2_53_0_neq_0(inq_in2_53_0_neq_0_div_buf1),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0_div_buf1),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0_div_buf1),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0_div_buf1),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs_div_buf1),
		.inq_div(inq_div),
		.div_dest_rdy(div_dest_rdy),
		.fdiv_clken_l(fdiv_clken_l_div_frac_buf1),
		.fdiv_clken_l_div_exp_buf1(fdiv_clken_l_div_exp_buf1),
		.arst_l(arst_l_div_buf2),
		.grst_l(fpu_grst_l),
		.rclk(rclk),
		.div_pipe_active(div_pipe_active),
		.d1stg_step(d1stg_step),
		.d8stg_fdiv_in(d8stg_fdiv_in),
		.div_id_out_in(div_id_out_in[9:0]),
		.div_exc_out(div_exc_out[4:0]),
		.d8stg_fdivd(d8stg_fdivd),
		.d8stg_fdivs(d8stg_fdivs),
		.div_sign_out(div_sign_out),
		.div_exp_outa(div_exp_out[10:0]),
		.div_frac_outa(div_frac_out[51:0]),
		.se(se_div_buf5),
		.si(scan_manual_3),
		.so(scan_manual_4)
	);
	fpu_out fpu_out(
		.d8stg_fdiv_in(d8stg_fdiv_in),
		.m6stg_fmul_in(m6stg_fmul_in),
		.a6stg_fadd_in(a6stg_fadd_in),
		.div_id_out_in(div_id_out_in[9:0]),
		.m6stg_id_in(m6stg_id_in[9:0]),
		.add_id_out_in(add_id_out_in[9:0]),
		.div_exc_out(div_exc_out[4:0]),
		.d8stg_fdivd(d8stg_fdivd),
		.d8stg_fdivs(d8stg_fdivs),
		.div_sign_out(div_sign_out),
		.div_exp_out(div_exp_out[10:0]),
		.div_frac_out(div_frac_out[51:0]),
		.mul_exc_out(mul_exc_out[4:0]),
		.m6stg_fmul_dbl_dst(m6stg_fmul_dbl_dst),
		.m6stg_fmuls(m6stg_fmuls),
		.mul_sign_out(mul_sign_out),
		.mul_exp_out(mul_exp_out[10:0]),
		.mul_frac_out(mul_frac_out[51:0]),
		.add_exc_out(add_exc_out[4:0]),
		.a6stg_fcmpop(a6stg_fcmpop),
		.add_cc_out(add_cc_out[1:0]),
		.add_fcc_out(add_fcc_out[1:0]),
		.a6stg_dbl_dst(a6stg_dbl_dst),
		.a6stg_sng_dst(a6stg_sng_dst),
		.a6stg_long_dst(a6stg_long_dst),
		.a6stg_int_dst(a6stg_int_dst),
		.add_sign_out(add_sign_out),
		.add_exp_out(add_exp_out[10:0]),
		.add_frac_out(add_frac_out[63:0]),
		.arst_l(arst_l_out_buf3),
		.grst_l(fpu_grst_l_add_buf3),
		.rclk(rclk),
		.fp_cpx_req_cq(fp_cpx_req_cq_unbuf[7:0]),
		.add_dest_rdy(add_dest_rdy),
		.mul_dest_rdy(mul_dest_rdy),
		.div_dest_rdy(div_dest_rdy),
		.fp_cpx_data_ca(fp_cpx_data_ca_unbuf[144:0]),
		.se(se_out_buf2),
		.si(scan_manual_4),
		.so(scan_manual_5)
	);
	test_stub_scan test_stub(
		.ctu_tst_pre_grst_l(ctu_tst_pre_grst_l_buf1),
		.arst_l(arst_l_add_buf4),
		.global_shift_enable(global_shift_enable_buf1),
		.ctu_tst_scan_disable(ctu_tst_scan_disable_buf1),
		.ctu_tst_scanmode(ctu_tst_scanmode_buf1),
		.ctu_tst_macrotest(ctu_tst_macrotest_buf1),
		.ctu_tst_short_chain(ctu_tst_short_chain_buf1),
		.long_chain_so_0(scan_manual_6_buf1),
		.short_chain_so_0(manual_scan_0),
		.long_chain_so_1(1&#39;b0),
		.short_chain_so_1(1&#39;b0),
		.long_chain_so_2(1&#39;b0),
		.short_chain_so_2(1&#39;b0),
		.mux_drive_disable(),
		.mem_write_disable(rst_tri_en),
		.sehold(sehold),
		.se(se),
		.testmode_l(),
		.mem_bypass(),
		.so_0(so_unbuf),
		.so_1(),
		.so_2()
	);
	bw_clk_cl_fpu_cmp cluster_header(
		.gclk(gclk),
		.cluster_cken(cluster_cken_buf1),
		.arst_l(arst_l_cluster_header_buf2),
		.grst_l(grst_l_buf1),
		.adbginit_l(1&#39;b1),
		.gdbginit_l(1&#39;b1),
		.dbginit_l(),
		.cluster_grst_l(fpu_grst_l),
		.rclk(rclk),
		.se(se_cluster_header_buf2),
		.si(scan_manual_5),
		.so(scan_manual_6)
	);
	fpu_rptr_groups fpu_rptr_groups(
		.inq_in1(inq_in1[63:0]),
		.inq_in2(inq_in2[63:0]),
		.inq_id(inq_id[4:0]),
		.inq_op(inq_op[7:0]),
		.inq_rnd_mode(inq_rnd_mode[1:0]),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0),
		.inq_in1_53_0_neq_0(inq_in1_53_0_neq_0),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0),
		.inq_in2_53_0_neq_0(inq_in2_53_0_neq_0),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs),
		.ctu_tst_macrotest(ctu_tst_macrotest),
		.ctu_tst_pre_grst_l(ctu_tst_pre_grst_l),
		.ctu_tst_scan_disable(ctu_tst_scan_disable),
		.ctu_tst_scanmode(ctu_tst_scanmode),
		.ctu_tst_short_chain(ctu_tst_short_chain),
		.global_shift_enable(global_shift_enable),
		.grst_l(grst_l),
		.cluster_cken(cluster_cken),
		.se(se),
		.arst_l(arst_l),
		.fpu_grst_l(fpu_grst_l),
		.fmul_clken_l(fmul_clken_l),
		.fdiv_clken_l(fdiv_clken_l),
		.scan_manual_6(scan_manual_6),
		.si(si),
		.so_unbuf(so_unbuf),
		.pcx_fpio_data_px2(pcx_fpio_data_px2[123:0]),
		.pcx_fpio_data_rdy_px2(pcx_fpio_data_rdy_px2),
		.fp_cpx_data_ca(fp_cpx_data_ca_unbuf[144:0]),
		.fp_cpx_req_cq(fp_cpx_req_cq_unbuf[7:0]),
		.inq_sram_din_unbuf({fp_id_in[4:0], fp_rnd_mode_in[1:0], fp_fcc_in[1:0], fp_op_in[7:0], fp_src1_in[68:0], fp_src2_in[68:0], 1&#39;b0}),
		.inq_in1_add_buf1(inq_in1_add_buf1[63:0]),
		.inq_in1_mul_buf1(inq_in1_mul_buf1[63:0]),
		.inq_in1_div_buf1(inq_in1_div_buf1[63:0]),
		.inq_in2_add_buf1(inq_in2_add_buf1[63:0]),
		.inq_in2_mul_buf1(inq_in2_mul_buf1[63:0]),
		.inq_in2_div_buf1(inq_in2_div_buf1[63:0]),
		.inq_id_add_buf1(inq_id_add_buf1[4:0]),
		.inq_id_div_buf1(inq_id_div_buf1[4:0]),
		.inq_id_mul_buf1(inq_id_mul_buf1[4:0]),
		.inq_op_add_buf1(inq_op_add_buf1[7:0]),
		.inq_op_mul_buf1(inq_op_mul_buf1[7:0]),
		.inq_op_div_buf1(inq_op_div_buf1[7:0]),
		.inq_rnd_mode_add_buf1(inq_rnd_mode_add_buf1[1:0]),
		.inq_rnd_mode_mul_buf1(inq_rnd_mode_mul_buf1[1:0]),
		.inq_rnd_mode_div_buf1(inq_rnd_mode_div_buf1[1:0]),
		.inq_in1_50_0_neq_0_add_buf1(inq_in1_50_0_neq_0_add_buf1),
		.inq_in1_50_0_neq_0_mul_buf1(inq_in1_50_0_neq_0_mul_buf1),
		.inq_in1_50_0_neq_0_div_buf1(inq_in1_50_0_neq_0_div_buf1),
		.inq_in1_53_0_neq_0_add_buf1(inq_in1_53_0_neq_0_add_buf1),
		.inq_in1_53_0_neq_0_mul_buf1(inq_in1_53_0_neq_0_mul_buf1),
		.inq_in1_53_0_neq_0_div_buf1(inq_in1_53_0_neq_0_div_buf1),
		.inq_in1_53_32_neq_0_add_buf1(inq_in1_53_32_neq_0_add_buf1),
		.inq_in1_53_32_neq_0_mul_buf1(inq_in1_53_32_neq_0_mul_buf1),
		.inq_in1_53_32_neq_0_div_buf1(inq_in1_53_32_neq_0_div_buf1),
		.inq_in1_exp_eq_0_add_buf1(inq_in1_exp_eq_0_add_buf1),
		.inq_in1_exp_eq_0_mul_buf1(inq_in1_exp_eq_0_mul_buf1),
		.inq_in1_exp_eq_0_div_buf1(inq_in1_exp_eq_0_div_buf1),
		.inq_in1_exp_neq_ffs_add_buf1(inq_in1_exp_neq_ffs_add_buf1),
		.inq_in1_exp_neq_ffs_mul_buf1(inq_in1_exp_neq_ffs_mul_buf1),
		.inq_in1_exp_neq_ffs_div_buf1(inq_in1_exp_neq_ffs_div_buf1),
		.inq_in2_50_0_neq_0_add_buf1(inq_in2_50_0_neq_0_add_buf1),
		.inq_in2_50_0_neq_0_mul_buf1(inq_in2_50_0_neq_0_mul_buf1),
		.inq_in2_50_0_neq_0_div_buf1(inq_in2_50_0_neq_0_div_buf1),
		.inq_in2_53_0_neq_0_add_buf1(inq_in2_53_0_neq_0_add_buf1),
		.inq_in2_53_0_neq_0_mul_buf1(inq_in2_53_0_neq_0_mul_buf1),
		.inq_in2_53_0_neq_0_div_buf1(inq_in2_53_0_neq_0_div_buf1),
		.inq_in2_53_32_neq_0_add_buf1(inq_in2_53_32_neq_0_add_buf1),
		.inq_in2_53_32_neq_0_mul_buf1(inq_in2_53_32_neq_0_mul_buf1),
		.inq_in2_53_32_neq_0_div_buf1(inq_in2_53_32_neq_0_div_buf1),
		.inq_in2_exp_eq_0_add_buf1(inq_in2_exp_eq_0_add_buf1),
		.inq_in2_exp_eq_0_mul_buf1(inq_in2_exp_eq_0_mul_buf1),
		.inq_in2_exp_eq_0_div_buf1(inq_in2_exp_eq_0_div_buf1),
		.inq_in2_exp_neq_ffs_add_buf1(inq_in2_exp_neq_ffs_add_buf1),
		.inq_in2_exp_neq_ffs_mul_buf1(inq_in2_exp_neq_ffs_mul_buf1),
		.inq_in2_exp_neq_ffs_div_buf1(inq_in2_exp_neq_ffs_div_buf1),
		.ctu_tst_macrotest_buf1(ctu_tst_macrotest_buf1),
		.ctu_tst_pre_grst_l_buf1(ctu_tst_pre_grst_l_buf1),
		.ctu_tst_scan_disable_buf1(ctu_tst_scan_disable_buf1),
		.ctu_tst_scanmode_buf1(ctu_tst_scanmode_buf1),
		.ctu_tst_short_chain_buf1(ctu_tst_short_chain_buf1),
		.global_shift_enable_buf1(global_shift_enable_buf1),
		.grst_l_buf1(grst_l_buf1),
		.cluster_cken_buf1(cluster_cken_buf1),
		.se_add_exp_buf2(se_add_exp_buf2),
		.se_add_frac_buf2(se_add_frac_buf2),
		.se_out_buf2(se_out_buf2),
		.se_mul64_buf2(se_mul64_buf2),
		.se_cluster_header_buf2(se_cluster_header_buf2),
		.se_in_buf3(se_in_buf3),
		.se_mul_buf4(se_mul_buf4),
		.se_div_buf5(se_div_buf5),
		.arst_l_div_buf2(arst_l_div_buf2),
		.arst_l_mul_buf2(arst_l_mul_buf2),
		.arst_l_cluster_header_buf2(arst_l_cluster_header_buf2),
		.arst_l_in_buf3(arst_l_in_buf3),
		.arst_l_out_buf3(arst_l_out_buf3),
		.arst_l_add_buf4(arst_l_add_buf4),
		.fpu_grst_l_mul_buf1(fpu_grst_l_mul_buf1),
		.fpu_grst_l_in_buf2(fpu_grst_l_in_buf2),
		.fpu_grst_l_add_buf3(fpu_grst_l_add_buf3),
		.fmul_clken_l_buf1(fmul_clken_l_buf1),
		.fdiv_clken_l_div_exp_buf1(fdiv_clken_l_div_exp_buf1),
		.fdiv_clken_l_div_frac_buf1(fdiv_clken_l_div_frac_buf1),
		.scan_manual_6_buf1(scan_manual_6_buf1),
		.si_buf1(si_buf1),
		.so(so),
		.pcx_fpio_data_px2_buf1(pcx_fpio_data_px2_buf1[123:0]),
		.pcx_fpio_data_rdy_px2_buf1(pcx_fpio_data_rdy_px2_buf1),
		.fp_cpx_data_ca_buf1(fp_cpx_data_ca[144:0]),
		.fp_cpx_req_cq_buf1(fp_cpx_req_cq[7:0]),
		.inq_sram_din_buf1(inq_sram_din_buf1[155:0])
	);
endmodule

</pre>
</body>