{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558885114754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558885114772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:38:34 2019 " "Processing started: Sun May 26 16:38:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558885114772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885114772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine_Ultimate -c Vending_Machine_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885114772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558885116024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558885116024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130598 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 states-Behav " "Found design unit 1: states-Behav" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130609 ""} { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchescounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchescounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchesCounter-Behav " "Found design unit 1: switchesCounter-Behav" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130620 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchesCounter " "Found entity 1: switchesCounter" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Acumulador-Behav " "Found design unit 1: Acumulador-Behav" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_ultimate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine_ultimate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vending_Machine_Ultimate-Shell " "Found design unit 1: Vending_Machine_Ultimate-Shell" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine_Ultimate " "Found entity 1: Vending_Machine_Ultimate" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behav " "Found design unit 1: BinToBCD-Behav" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130653 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behav " "Found design unit 1: Bin7SegDecoder-Behav" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885130664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vending_Machine_Ultimate " "Elaborating entity \"Vending_Machine_Ultimate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558885130751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:key0 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:key0\"" {  } { { "Vending_Machine_Ultimate.vhd" "key0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Acumulador Acumulador:ac A:behav " "Elaborating entity \"Acumulador\" using architecture \"A:behav\" for hierarchy \"Acumulador:ac\"" {  } { { "Vending_Machine_Ultimate.vhd" "ac" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130765 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count Acumulador.vhd(35) " "VHDL Process Statement warning at Acumulador.vhd(35): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Acumulador.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Acumulador.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130767 "|Vending_Machine_Ultimate|Acumulador:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "switchesCounter switchesCounter:counter A:behav " "Elaborating entity \"switchesCounter\" using architecture \"A:behav\" for hierarchy \"switchesCounter:counter\"" {  } { { "Vending_Machine_Ultimate.vhd" "counter" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "states states:states A:behav " "Elaborating entity \"states\" using architecture \"A:behav\" for hierarchy \"states:states\"" {  } { { "Vending_Machine_Ultimate.vhd" "states" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130775 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(49) " "VHDL Process Statement warning at states.vhd(49): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130777 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(72) " "VHDL Process Statement warning at states.vhd(72): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130777 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(77) " "VHDL Process Statement warning at states.vhd(77): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130777 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(89) " "VHDL Process Statement warning at states.vhd(89): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_preco states.vhd(90) " "VHDL Process Statement warning at states.vhd(90): signal \"s_preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_troco states.vhd(91) " "VHDL Process Statement warning at states.vhd(91): signal \"s_troco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_sw states.vhd(100) " "VHDL Process Statement warning at states.vhd(100): signal \"count_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex_En states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex_En\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reset_a states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_reset_a\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_preco states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_preco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex01 states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex01\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130778 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_hex23 states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_hex23\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_troco states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): inferring latch(es) for signal or variable \"s_troco\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[0\] states.vhd(43) " "Inferred latch for \"s_troco\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[1\] states.vhd(43) " "Inferred latch for \"s_troco\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[2\] states.vhd(43) " "Inferred latch for \"s_troco\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[3\] states.vhd(43) " "Inferred latch for \"s_troco\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[4\] states.vhd(43) " "Inferred latch for \"s_troco\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[5\] states.vhd(43) " "Inferred latch for \"s_troco\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_troco\[6\] states.vhd(43) " "Inferred latch for \"s_troco\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[0\] states.vhd(43) " "Inferred latch for \"s_hex23\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[1\] states.vhd(43) " "Inferred latch for \"s_hex23\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[2\] states.vhd(43) " "Inferred latch for \"s_hex23\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[3\] states.vhd(43) " "Inferred latch for \"s_hex23\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[4\] states.vhd(43) " "Inferred latch for \"s_hex23\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130779 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[5\] states.vhd(43) " "Inferred latch for \"s_hex23\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex23\[6\] states.vhd(43) " "Inferred latch for \"s_hex23\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[0\] states.vhd(43) " "Inferred latch for \"s_hex01\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[1\] states.vhd(43) " "Inferred latch for \"s_hex01\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[2\] states.vhd(43) " "Inferred latch for \"s_hex01\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[3\] states.vhd(43) " "Inferred latch for \"s_hex01\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[4\] states.vhd(43) " "Inferred latch for \"s_hex01\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[5\] states.vhd(43) " "Inferred latch for \"s_hex01\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex01\[6\] states.vhd(43) " "Inferred latch for \"s_hex01\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[0\] states.vhd(43) " "Inferred latch for \"s_preco\[0\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[1\] states.vhd(43) " "Inferred latch for \"s_preco\[1\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[2\] states.vhd(43) " "Inferred latch for \"s_preco\[2\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[3\] states.vhd(43) " "Inferred latch for \"s_preco\[3\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[4\] states.vhd(43) " "Inferred latch for \"s_preco\[4\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[5\] states.vhd(43) " "Inferred latch for \"s_preco\[5\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_preco\[6\] states.vhd(43) " "Inferred latch for \"s_preco\[6\]\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reset_a states.vhd(43) " "Inferred latch for \"s_reset_a\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.F states.vhd(43) " "Inferred latch for \"NS.F\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S states.vhd(43) " "Inferred latch for \"NS.S\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SB states.vhd(43) " "Inferred latch for \"NS.SB\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130780 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.I states.vhd(43) " "Inferred latch for \"NS.I\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130781 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_hex_En states.vhd(43) " "Inferred latch for \"s_hex_En\" at states.vhd(43)" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885130781 "|Vending_Machine_Ultimate|states:states"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:bin2BCD_01 A:behav " "Elaborating entity \"BinToBCD\" using architecture \"A:behav\" for hierarchy \"BinToBCD:bin2BCD_01\"" {  } { { "Vending_Machine_Ultimate.vhd" "bin2BCD_01" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:outHex0 A:behav " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behav\" for hierarchy \"Bin7SegDecoder:outHex0\"" {  } { { "Vending_Machine_Ultimate.vhd" "outHex0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885130801 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod0\"" {  } { { "BinToBCD.vhd" "Mod0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885131293 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Div0\"" {  } { { "BinToBCD.vhd" "Div0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885131293 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD_01\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD_01\|Mod1\"" {  } { { "BinToBCD.vhd" "Mod1" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885131293 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558885131293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885131579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885131579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885131579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885131579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885131579 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558885131579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885131708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885131708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885131758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885131758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885131816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885131816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885131931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885131931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885132036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885132036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885132115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD_01\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD:bin2BCD_01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132115 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/BinToBCD.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558885132115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885132205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885132205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885132256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885132256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558885132312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885132312 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:states\|s_preco\[4\] states:states\|s_preco\[1\] " "Duplicate LATCH primitive \"states:states\|s_preco\[4\]\" merged with LATCH primitive \"states:states\|s_preco\[1\]\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132808 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "states:states\|s_preco\[3\] states:states\|s_preco\[2\] " "Duplicate LATCH primitive \"states:states\|s_preco\[3\]\" merged with LATCH primitive \"states:states\|s_preco\[2\]\"" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1558885132808 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1558885132808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[0\] " "Latch states:states\|s_hex01\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[0\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[0\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132809 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[1\] " "Latch states:states\|s_hex01\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[1\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[1\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132809 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[2\] " "Latch states:states\|s_hex01\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[2\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[2\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132809 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[3\] " "Latch states:states\|s_hex01\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[2\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[2\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_troco\[0\] " "Latch states:states\|s_troco\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[0\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[0\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|NS.SB_463 " "Latch states:states\|NS.SB_463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switchesCounter:counter\|s_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal switchesCounter:counter\|s_counter\[0\]" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|NS.F_439 " "Latch states:states\|NS.F_439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switchesCounter:counter\|s_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal switchesCounter:counter\|s_counter\[0\]" {  } { { "switchesCounter.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/switchesCounter.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|NS.S_451 " "Latch states:states\|NS.S_451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:states\|PS.SB" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[6\] " "Latch states:states\|s_hex01\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|PS.S " "Ports D and ENA on the latch are fed by the same signal states:states\|PS.S" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[4\] " "Latch states:states\|s_hex01\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[1\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[1\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132810 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|s_hex01\[5\] " "Latch states:states\|s_hex01\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|s_preco\[5\] " "Ports D and ENA on the latch are fed by the same signal states:states\|s_preco\[5\]" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132811 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "states:states\|NS.I_475 " "Latch states:states\|NS.I_475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA states:states\|PS.SB " "Ports D and ENA on the latch are fed by the same signal states:states\|PS.SB" {  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558885132811 ""}  } { { "states.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/states.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558885132811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558885132871 "|Vending_Machine_Ultimate|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558885132871 "|Vending_Machine_Ultimate|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558885132871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558885133040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558885133710 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"BinToBCD:bin2BCD_01\|lpm_divide:Mod1\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/db/alt_u_div_e4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885133743 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558885133743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558885134094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558885134094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885134238 "|Vending_Machine_Ultimate|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885134238 "|Vending_Machine_Ultimate|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885134238 "|Vending_Machine_Ultimate|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Vending_Machine_Ultimate.vhd" "" { Text "C:/Users/Diogo/projeto-final-lsd/projfinal/Vending_Machine_Ultimate.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558885134238 "|Vending_Machine_Ultimate|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558885134238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558885134239 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558885134239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558885134239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558885134239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558885134265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:38:54 2019 " "Processing ended: Sun May 26 16:38:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558885134265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558885134265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558885134265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558885134265 ""}
