--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml fpga_master.twx fpga_master.ncd -o fpga_master.twr
fpga_master.pcf -ucf fpga_master.ucf

Design file:              fpga_master.ncd
Physical constraint file: fpga_master.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
fdata<0>    |    4.492(R)|      SLOW  |   -2.588(R)|      FAST  |clk_100           |   0.000|
fdata<1>    |    3.942(R)|      SLOW  |   -2.303(R)|      FAST  |clk_100           |   0.000|
fdata<2>    |    4.074(R)|      SLOW  |   -2.409(R)|      FAST  |clk_100           |   0.000|
fdata<3>    |    4.430(R)|      SLOW  |   -2.567(R)|      FAST  |clk_100           |   0.000|
fdata<4>    |    4.036(R)|      SLOW  |   -2.332(R)|      FAST  |clk_100           |   0.000|
fdata<5>    |    4.961(R)|      SLOW  |   -2.940(R)|      FAST  |clk_100           |   0.000|
fdata<6>    |    5.387(R)|      SLOW  |   -3.311(R)|      FAST  |clk_100           |   0.000|
fdata<7>    |    4.323(R)|      SLOW  |   -2.499(R)|      FAST  |clk_100           |   0.000|
fdata<8>    |    4.551(R)|      SLOW  |   -2.771(R)|      FAST  |clk_100           |   0.000|
fdata<9>    |    4.403(R)|      SLOW  |   -2.574(R)|      FAST  |clk_100           |   0.000|
fdata<10>   |    4.648(R)|      SLOW  |   -2.704(R)|      FAST  |clk_100           |   0.000|
fdata<11>   |    4.220(R)|      SLOW  |   -2.514(R)|      FAST  |clk_100           |   0.000|
fdata<12>   |    4.043(R)|      SLOW  |   -2.384(R)|      FAST  |clk_100           |   0.000|
fdata<13>   |    4.839(R)|      SLOW  |   -2.990(R)|      FAST  |clk_100           |   0.000|
fdata<14>   |    4.350(R)|      SLOW  |   -2.613(R)|      FAST  |clk_100           |   0.000|
fdata<15>   |    3.953(R)|      SLOW  |   -2.318(R)|      FAST  |clk_100           |   0.000|
fdata<16>   |    4.019(R)|      SLOW  |   -2.352(R)|      FAST  |clk_100           |   0.000|
fdata<17>   |    3.763(R)|      SLOW  |   -2.134(R)|      FAST  |clk_100           |   0.000|
fdata<18>   |    3.552(R)|      SLOW  |   -2.013(R)|      FAST  |clk_100           |   0.000|
fdata<19>   |    3.915(R)|      SLOW  |   -2.368(R)|      FAST  |clk_100           |   0.000|
fdata<20>   |    3.821(R)|      SLOW  |   -2.282(R)|      FAST  |clk_100           |   0.000|
fdata<21>   |    3.393(R)|      SLOW  |   -1.947(R)|      FAST  |clk_100           |   0.000|
fdata<22>   |    3.526(R)|      SLOW  |   -2.064(R)|      FAST  |clk_100           |   0.000|
fdata<23>   |    4.335(R)|      SLOW  |   -2.637(R)|      FAST  |clk_100           |   0.000|
fdata<24>   |    4.440(R)|      SLOW  |   -2.739(R)|      FAST  |clk_100           |   0.000|
fdata<25>   |    3.636(R)|      SLOW  |   -2.061(R)|      FAST  |clk_100           |   0.000|
fdata<26>   |    3.910(R)|      SLOW  |   -2.226(R)|      FAST  |clk_100           |   0.000|
fdata<27>   |    4.262(R)|      SLOW  |   -2.443(R)|      FAST  |clk_100           |   0.000|
fdata<28>   |    4.493(R)|      SLOW  |   -2.696(R)|      FAST  |clk_100           |   0.000|
fdata<29>   |    5.565(R)|      SLOW  |   -3.437(R)|      FAST  |clk_100           |   0.000|
fdata<30>   |    5.379(R)|      SLOW  |   -3.259(R)|      FAST  |clk_100           |   0.000|
fdata<31>   |    5.090(R)|      SLOW  |   -2.987(R)|      FAST  |clk_100           |   0.000|
flaga       |    3.611(R)|      SLOW  |   -2.455(R)|      FAST  |clk_100           |   0.000|
flagb       |    5.467(R)|      SLOW  |   -1.960(R)|      FAST  |clk_100           |   0.000|
flagc       |    6.163(R)|      SLOW  |   -1.995(R)|      FAST  |clk_100           |   0.000|
flagd       |    5.342(R)|      SLOW  |   -1.959(R)|      FAST  |clk_100           |   0.000|
sync        |    6.719(R)|      SLOW  |   -1.798(R)|      FAST  |clk_100           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         4.207(R)|      SLOW  |         2.207(R)|      FAST  |clk_100           |   0.000|
            |         4.187(F)|      SLOW  |         2.213(F)|      FAST  |clk_100           |   0.000|
faddr<0>    |         5.798(R)|      SLOW  |         3.321(R)|      FAST  |clk_100           |   0.000|
faddr<1>    |         5.950(R)|      SLOW  |         3.399(R)|      FAST  |clk_100           |   0.000|
fdata<0>    |         9.030(R)|      SLOW  |         4.546(R)|      FAST  |clk_100           |   0.000|
fdata<1>    |         9.360(R)|      SLOW  |         5.135(R)|      FAST  |clk_100           |   0.000|
fdata<2>    |         9.360(R)|      SLOW  |         5.156(R)|      FAST  |clk_100           |   0.000|
fdata<3>    |         9.394(R)|      SLOW  |         5.103(R)|      FAST  |clk_100           |   0.000|
fdata<4>    |         9.394(R)|      SLOW  |         5.176(R)|      FAST  |clk_100           |   0.000|
fdata<5>    |         9.642(R)|      SLOW  |         4.910(R)|      FAST  |clk_100           |   0.000|
fdata<6>    |         9.328(R)|      SLOW  |         5.024(R)|      FAST  |clk_100           |   0.000|
fdata<7>    |         8.846(R)|      SLOW  |         4.531(R)|      FAST  |clk_100           |   0.000|
fdata<8>    |         8.676(R)|      SLOW  |         4.531(R)|      FAST  |clk_100           |   0.000|
fdata<9>    |         9.051(R)|      SLOW  |         4.248(R)|      FAST  |clk_100           |   0.000|
fdata<10>   |         8.899(R)|      SLOW  |         4.354(R)|      FAST  |clk_100           |   0.000|
fdata<11>   |         8.885(R)|      SLOW  |         4.231(R)|      FAST  |clk_100           |   0.000|
fdata<12>   |         8.862(R)|      SLOW  |         4.325(R)|      FAST  |clk_100           |   0.000|
fdata<13>   |         9.032(R)|      SLOW  |         4.785(R)|      FAST  |clk_100           |   0.000|
fdata<14>   |         9.033(R)|      SLOW  |         4.785(R)|      FAST  |clk_100           |   0.000|
fdata<15>   |         8.429(R)|      SLOW  |         3.801(R)|      FAST  |clk_100           |   0.000|
fdata<16>   |         8.589(R)|      SLOW  |         3.801(R)|      FAST  |clk_100           |   0.000|
fdata<17>   |         8.306(R)|      SLOW  |         3.335(R)|      FAST  |clk_100           |   0.000|
fdata<18>   |         8.082(R)|      SLOW  |         3.482(R)|      FAST  |clk_100           |   0.000|
fdata<19>   |         7.986(R)|      SLOW  |         3.723(R)|      FAST  |clk_100           |   0.000|
fdata<20>   |         8.160(R)|      SLOW  |         3.723(R)|      FAST  |clk_100           |   0.000|
fdata<21>   |         8.014(R)|      SLOW  |         4.278(R)|      FAST  |clk_100           |   0.000|
fdata<22>   |         8.034(R)|      SLOW  |         4.278(R)|      FAST  |clk_100           |   0.000|
fdata<23>   |         8.396(R)|      SLOW  |         3.712(R)|      FAST  |clk_100           |   0.000|
fdata<24>   |         8.410(R)|      SLOW  |         3.781(R)|      FAST  |clk_100           |   0.000|
fdata<25>   |         8.537(R)|      SLOW  |         4.894(R)|      FAST  |clk_100           |   0.000|
fdata<26>   |         8.537(R)|      SLOW  |         4.894(R)|      FAST  |clk_100           |   0.000|
fdata<27>   |         8.705(R)|      SLOW  |         4.684(R)|      FAST  |clk_100           |   0.000|
fdata<28>   |         8.675(R)|      SLOW  |         4.684(R)|      FAST  |clk_100           |   0.000|
fdata<29>   |         9.673(R)|      SLOW  |         5.414(R)|      FAST  |clk_100           |   0.000|
fdata<30>   |         9.961(R)|      SLOW  |         5.414(R)|      FAST  |clk_100           |   0.000|
fdata<31>   |         9.157(R)|      SLOW  |         5.171(R)|      FAST  |clk_100           |   0.000|
slcs        |         7.342(R)|      SLOW  |         4.378(R)|      FAST  |clk_100           |   0.000|
sloe        |         5.605(R)|      SLOW  |         3.227(R)|      FAST  |clk_100           |   0.000|
slrd        |         6.070(R)|      SLOW  |         3.529(R)|      FAST  |clk_100           |   0.000|
slwr        |         5.791(R)|      SLOW  |         3.333(R)|      FAST  |clk_100           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.348|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 04 12:39:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



