{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758980930784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758980930785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 09:48:50 2025 " "Processing started: Sat Sep 27 09:48:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758980930785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980930785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vt_hacks -c vt_hacks " "Command: quartus_map --read_settings_files=on --write_settings_files=off vt_hacks -c vt_hacks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980930785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758980933164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758980933164 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bridge.qsys " "Elaborating Platform Designer system entity \"bridge.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758980940993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:04 Progress: Loading VT_HACKS_QSYS_2/bridge.qsys " "2025.09.27.09:49:04 Progress: Loading VT_HACKS_QSYS_2/bridge.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980944294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:04 Progress: Reading input file " "2025.09.27.09:49:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980944916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:04 Progress: Adding clk_0 \[clock_source 23.1\] " "2025.09.27.09:49:04 Progress: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980944985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:05 Progress: Parameterizing module clk_0 " "2025.09.27.09:49:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980945490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:05 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.09.27.09:49:05 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980945493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Parameterizing module hps_0 " "2025.09.27.09:49:06 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Adding pio_0 \[altera_avalon_pio 23.1\] " "2025.09.27.09:49:06 Progress: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Parameterizing module pio_0 " "2025.09.27.09:49:06 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Building connections " "2025.09.27.09:49:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Parameterizing connections " "2025.09.27.09:49:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:06 Progress: Validating " "2025.09.27.09:49:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980946910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.27.09:49:15 Progress: Done reading input file " "2025.09.27.09:49:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980955673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Bridge.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Bridge.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bridge.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Bridge.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bridge.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Bridge.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Bridge.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Bridge.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Bridge.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980958147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge: Generating bridge \"bridge\" for QUARTUS_SYNTH " "Bridge: Generating bridge \"bridge\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980960349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980965362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980979712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980981309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980982492 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980982501 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980982502 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980982930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"bridge\" instantiated altera_hps \"hps_0\" " "Hps_0: \"bridge\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980988776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'bridge_pio_0' " "Pio_0: Starting RTL generation for module 'bridge_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980988797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bridge_pio_0 --dir=C:/Users/molly/AppData/Local/Temp/alt0358_644963319393995798.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/molly/AppData/Local/Temp/alt0358_644963319393995798.dir/0002_pio_0_gen//bridge_pio_0_component_configuration.pl --do_build_sim=0\}\] " "Pio_0:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bridge_pio_0 --dir=C:/Users/molly/AppData/Local/Temp/alt0358_644963319393995798.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/molly/AppData/Local/Temp/alt0358_644963319393995798.dir/0002_pio_0_gen//bridge_pio_0_component_configuration.pl --do_build_sim=0\}\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980988797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'bridge_pio_0' " "Pio_0: Done RTL generation for module 'bridge_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980989111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"bridge\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"bridge\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980989125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980990788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"bridge\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"bridge\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980991622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"bridge\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"bridge\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980991631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980991694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\" " "Pio_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/db/ip/bridge/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/db/ip/bridge/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/db/ip/bridge/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/db/ip/bridge/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980992746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758980993533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981016407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981016441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge: Done \"bridge\" with 21 modules, 77 files " "Bridge: Done \"bridge\" with 21 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981016442 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bridge.qsys " "Finished elaborating Platform Designer system entity \"bridge.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981017955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge " "Found entity 1: bridge" {  } { { "bridge/synthesis/bridge.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "bridge/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "bridge/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0 " "Found entity 1: bridge_mm_interconnect_0" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_avalon_st_adapter " "Found entity 1: bridge_mm_interconnect_0_avalon_st_adapter" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_rsp_mux " "Found entity 1: bridge_mm_interconnect_0_rsp_mux" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file bridge/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "bridge/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021452 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "bridge/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_rsp_demux " "Found entity 1: bridge_mm_interconnect_0_rsp_demux" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_cmd_mux " "Found entity 1: bridge_mm_interconnect_0_cmd_mux" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_cmd_demux " "Found entity 1: bridge_mm_interconnect_0_cmd_demux" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021463 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021463 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021463 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021463 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "bridge/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "bridge/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "bridge/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "bridge/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "bridge/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel bridge_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at bridge_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel bridge_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at bridge_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_router_002_default_decode " "Found entity 1: bridge_mm_interconnect_0_router_002_default_decode" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021486 ""} { "Info" "ISGN_ENTITY_NAME" "2 bridge_mm_interconnect_0_router_002 " "Found entity 2: bridge_mm_interconnect_0_router_002" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel bridge_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at bridge_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel bridge_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at bridge_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758981021487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_mm_interconnect_0_router_default_decode " "Found entity 1: bridge_mm_interconnect_0_router_default_decode" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021487 ""} { "Info" "ISGN_ENTITY_NAME" "2 bridge_mm_interconnect_0_router " "Found entity 2: bridge_mm_interconnect_0_router" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "bridge/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "bridge/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "bridge/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_pio_0 " "Found entity 1: bridge_pio_0" {  } { { "bridge/synthesis/submodules/bridge_pio_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_hps_0 " "Found entity 1: bridge_hps_0" {  } { { "bridge/synthesis/submodules/bridge_hps_0.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_hps_0_hps_io " "Found entity 1: bridge_hps_0_hps_io" {  } { { "bridge/synthesis/submodules/bridge_hps_0_hps_io.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "bridge/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "bridge/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_hps_0_hps_io_border " "Found entity 1: bridge_hps_0_hps_io_border" {  } { { "bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bridge_hps_0_fpga_interfaces " "Found entity 1: bridge_hps_0_fpga_interfaces" {  } { { "bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vt_hacks.v 1 1 " "Found 1 design units, including 1 entities, in source file vt_hacks.v" { { "Info" "ISGN_ENTITY_NAME" "1 vt_hacks " "Found entity 1: vt_hacks" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981021599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/bridge.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/bridge.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021683 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_sc_fifo.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021740 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_st_pipeline_base.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021742 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_st_pipeline_stage.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021744 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_default_burst_converter.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021746 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_incr_burst_converter.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021792 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_dll_cyclonev.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021794 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021857 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_hhp_qseq_synth_top.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021859 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_oct_cyclonev.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021860 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_address_alignment.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021861 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_arbitrator.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021862 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_axi_master_ni.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021908 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_13_1.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981021992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981021992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_new.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022055 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_uncompressor.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_slave_agent.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022131 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_slave_translator.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022183 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_reset_controller.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_controller.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022225 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_reset_synchronizer.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022228 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_wrap_burst_converter.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022269 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022308 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_fpga_interfaces.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022349 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_hps_io.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_hps_io.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022351 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_hps_io_border.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022354 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022397 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022400 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022402 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_demux.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022404 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_mux.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_router.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022452 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_router_002.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022454 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_demux.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022457 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_mux.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022459 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_pio_0.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_pio_0.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/bridge_pio_0.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/bridge_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/bridge_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022591 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_io_pads.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022637 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_memphy.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022683 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_ldc.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022685 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_altdqdqs.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_clock_pair_generator.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_generic_ddio.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_iss_probe.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022729 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_phy_csr.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_reset.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022734 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_reset_sync.v C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_pll.sv C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv " "File \"c:/1_senior_fall/vt_hacks/vt_hacks_qsys_2/db/ip/bridge/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1758981022743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bridge/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/bridge/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981022744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "bridge/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vt_hacks " "Elaborating entity \"vt_hacks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758981022837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge bridge:u0 " "Elaborating entity \"bridge\" for hierarchy \"bridge:u0\"" {  } { { "vt_hacks.v" "u0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_hps_0 bridge:u0\|bridge_hps_0:hps_0 " "Elaborating entity \"bridge_hps_0\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\"" {  } { { "bridge/synthesis/bridge.v" "hps_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_hps_0_fpga_interfaces bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"bridge_hps_0_fpga_interfaces\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "bridge/synthesis/submodules/bridge_hps_0.v" "fpga_interfaces" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_hps_0_hps_io bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io " "Elaborating entity \"bridge_hps_0_hps_io\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\"" {  } { { "bridge/synthesis/submodules/bridge_hps_0.v" "hps_io" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_hps_0_hps_io_border bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border " "Elaborating entity \"bridge_hps_0_hps_io_border\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\"" {  } { { "bridge/synthesis/submodules/bridge_hps_0_hps_io.v" "border" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_hps_0_hps_io_border.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981022977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "bridge/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758981023026 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "bridge/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758981023026 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023035 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "bridge/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981023038 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023083 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758981023086 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023087 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758981023092 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758981023092 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758981023185 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758981023185 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023201 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758981023207 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758981023442 ""}  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758981023442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758981023505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981023505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023728 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1758981023730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981023742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023799 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023799 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023799 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023800 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023800 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758981023800 "|vt_hacks|bridge:u0|bridge_hps_0:hps_0|bridge_hps_0_hps_io:hps_io|bridge_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"bridge:u0\|bridge_hps_0:hps_0\|bridge_hps_0_hps_io:hps_io\|bridge_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "bridge/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_pio_0 bridge:u0\|bridge_pio_0:pio_0 " "Elaborating entity \"bridge_pio_0\" for hierarchy \"bridge:u0\|bridge_pio_0:pio_0\"" {  } { { "bridge/synthesis/bridge.v" "pio_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0 bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"bridge_mm_interconnect_0\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\"" {  } { { "bridge/synthesis/bridge.v" "mm_interconnect_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "bridge/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "pio_0_s1_agent_rdata_fifo" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_router bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router:router " "Elaborating entity \"bridge_mm_interconnect_0_router\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router:router\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "router" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_router_default_decode bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router:router\|bridge_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"bridge_mm_interconnect_0_router_default_decode\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router:router\|bridge_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_router_002 bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"bridge_mm_interconnect_0_router_002\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router_002:router_002\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "router_002" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_router_002_default_decode bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router_002:router_002\|bridge_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"bridge_mm_interconnect_0_router_002_default_decode\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_router_002:router_002\|bridge_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_cmd_demux bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"bridge_mm_interconnect_0_cmd_demux\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "cmd_demux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_cmd_mux bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"bridge_mm_interconnect_0_cmd_mux\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "cmd_mux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "bridge/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_rsp_demux bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"bridge_mm_interconnect_0_rsp_demux\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "rsp_demux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_rsp_mux bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"bridge_mm_interconnect_0_rsp_mux\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "rsp_mux" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_avalon_st_adapter bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"bridge_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0 bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"bridge:u0\|bridge_mm_interconnect_0:mm_interconnect_0\|bridge_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|bridge_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/bridge_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller bridge:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"bridge:u0\|altera_reset_controller:rst_controller\"" {  } { { "bridge/synthesis/bridge.v" "rst_controller" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer bridge:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"bridge:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "bridge/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer bridge:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"bridge:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "bridge/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller bridge:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"bridge:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "bridge/synthesis/bridge.v" "rst_controller_001" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/bridge/synthesis/bridge.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981024942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758981027394 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758981027438 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1758981027438 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981027690 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1758981027690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758981027691 "|vt_hacks|HPS_DDR3_DM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758981027691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981027831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758981028140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "bridge_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"bridge_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981028296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/output_files/vt_hacks.map.smsg " "Generated suppressed messages file C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/output_files/vt_hacks.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981028725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758981031033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758981031033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vt_hacks.v" "" { Text "C:/1_SENIOR_FALL/VT_HACKS/VT_HACKS_QSYS_2/vt_hacks.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758981031311 "|vt_hacks|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758981031311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "700 " "Implemented 700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758981031317 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758981031317 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1758981031317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758981031317 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1758981031317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758981031317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758981031399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 09:50:31 2025 " "Processing ended: Sat Sep 27 09:50:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758981031399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758981031399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758981031399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758981031399 ""}
