-timescale=1ns/1ps

//源文件
../design/rtl/Async_FIFO.sv

//Testbench
./tb/Async_FIFO_TB.sv

//Gate Netlist
//../synthesis/mapped/
