// Seed: 345863429
module module_0;
  wire id_1;
  parameter id_2 = 1 == 1;
  assign module_2.id_5 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  assign id_7[1] = id_2 == id_2;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output tri id_6
);
  integer id_8;
  module_0 modCall_1 ();
endmodule
