#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug  3 18:35:22 2024
# Process ID: 1371282
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE
# Command line: vivado
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.log
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 5681.644 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_controller_v1_0.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_controller_v1_0_S00_AXI.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_controller_v1_0_M00_AXI.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
Reading block design file </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:mii_initializer:1.0 - mii_initializer_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:module_ref:RESET_INST:1.0 - RESET_INST_0
Adding component instance block -- xilinx.com:module_ref:gig_ethernet_pcs_pma_0_example_design:1.0 - gig_ethernet_pcs_pma_0
Adding component instance block -- xilinx.com:module_ref:fakernet_top:1.0 - fakernet_top_0
Adding component instance block -- xilinx.com:module_ref:native_to_axi_lite_v1_0:1.0 - native_to_axi_lite_v_0
Adding component instance block -- xilinx.com:module_ref:reg_switch:1.0 - reg_switch_0
Adding component instance block -- xilinx.com:module_ref:LED_REG_READ_SEPARATE_v1_0:1.0 - LED_REG_READ_SEPARAT_0
Adding component instance block -- xilinx.com:module_ref:u_led_inst:1.0 - u_led_inst_0
Adding component instance block -- xilinx.com:module_ref:LED_REG_READ_SEPARATE_v1_0:1.0 - LED_REG_READ_SEPARAT_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_125M
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:module_ref:data_gen_user:1.0 - data_gen_user_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:module_ref:I2C_Controller_v1_0:1.0 - I2C_Controller_v1_0_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_40M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <top_block> from block design file </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd>
set_property location {3 959 851} [get_bd_cells SAMPA_I2C_wrapper]
update_module_reference top_block_I2C_Controller_v1_0_0_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'I2C_Controller_v1_0'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
regenerate_bd_layout
create_bd_cell -type module -reference I2C_Controller_v1_0 I2C_Controller_v1_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
delete_bd_objs [get_bd_cells I2C_Controller_v1_0_0]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:154]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:153]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:153]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'I2C_Controller_v1_0'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:153]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_reg_read'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_I2C_Controller_v1_0_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_I2C_Controller_v1_0_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/m00_axi_init_axi_txn_1]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]'
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
regenerate_bd_layout
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:180]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:180]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:188]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:188]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:186]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:204]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:204]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:246]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:246]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:59]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:25]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:63]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:63]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:63]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:63]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:62]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:25]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:25]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:64]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:44]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:44]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:62]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:96]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:102]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:95]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:103]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-3116] 'regacc_addr_o' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:81]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:82]
CRITICAL WARNING: [HDL 9-3116] 'i2c_addr' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:84]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:90]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:92]
CRITICAL WARNING: [HDL 9-3116] 'i2c_addr' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:94]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:98]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:99]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:100]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:90]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:98]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-3116] 'regacc_addr_o' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:81]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:82]
CRITICAL WARNING: [HDL 9-3116] 'i2c_addr' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:84]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:90]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:91]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:92]
CRITICAL WARNING: [HDL 9-3116] 'i2c_addr' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:94]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:98]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:99]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:100]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_read' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:104]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-3116] 'start_i2c_write_all' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-3116] 'regacc_addr_o' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
CRITICAL WARNING: [HDL 9-3116] 'regacc_addr_o' is not a type [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:65]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
update_module_reference top_block_reg_switch_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_reg_switch_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_i2c_write'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_addr_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_read_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_write_all_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_write_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_reg_switch_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'start_i2c_write' is not found on the upgraded version of the cell '/fakernet/reg_switch_0'. Its connection to the net 'reg_switch_0_start_i2c_write' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_reg_switch_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <reg_switch_0_start_i2c_write> has no source
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_pins_external  [get_bd_pins fakernet/reg_switch_0/start_i2c_read_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_o] [get_bd_pins fakernet/reg_switch_0/start_i2c_write_all_o] [get_bd_pins fakernet/reg_switch_0/i2c_addr_o]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <reg_switch_0_start_i2c_write> has no source
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
regenerate_bd_layout -hierarchy [get_bd_cells fakernet]
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_ports start_i2c_read_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o_0] [get_bd_ports start_i2c_write_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_all_o_0] [get_bd_ports start_i2c_write_all_o_0]
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o_0] [get_bd_ports i2c_addr_o_0]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_addr_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_reg_write'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_reg_write_all'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_I2C_Controller_v1_0_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_I2C_Controller_v1_0_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <reg_switch_0_start_i2c_write> has no source
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_read_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o_0] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_read]
regenerate_bd_layout
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_0]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_start_i2c_write] [get_bd_pins fakernet/start_i2c_write_0]
set_property name start_i2c_read_o [get_bd_pins fakernet/start_i2c_read_o_0]
set_property name start_i2c_write_o [get_bd_pins fakernet/start_i2c_write_o_0]
set_property name start_i2c_write_all_o [get_bd_pins fakernet/start_i2c_write_all_o_0]
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
set_property name i2c_addr_o [get_bd_pins fakernet/i2c_addr_o_0]
regenerate_bd_layout
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_1]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i]'
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_addr_i] [get_bd_pins fakernet/i2c_addr_o]
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
regenerate_bd_layout
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/m00_axi_init_axi_txn]
set_property name start_reg_read [get_bd_pins SAMPA_I2C_wrapper/start_reg_read1]
set_property name start_reg_write [get_bd_pins SAMPA_I2C_wrapper/start_reg_write1]
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:241]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:241]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
update_module_reference top_block_reg_switch_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_reg_switch_0_0 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_reg_read'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_reg_write'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'start_reg_write_all'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_data_rd'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_done'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_read'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_write'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_i2c_write_all'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_I2C_Controller_v1_0_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'start_reg_read' is not found on the upgraded version of the cell '/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'. Its connection to the net 'start_reg_read1_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'start_reg_write' is not found on the upgraded version of the cell '/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'. Its connection to the net 'start_reg_write1_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'start_reg_write_all' is not found on the upgraded version of the cell '/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'. Its connection to the net 'start_reg_write_all_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_I2C_Controller_v1_0_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
delete_bd_objs [get_bd_nets fakernet_start_i2c_read_o_0] [get_bd_nets SAMPA_I2C_wrapper/start_reg_read1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_read]
delete_bd_objs [get_bd_nets fakernet_start_i2c_write_o] [get_bd_nets SAMPA_I2C_wrapper/start_reg_write1_1] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/start_reg_write_all_1] [get_bd_nets fakernet_start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/start_reg_write_all]
connect_bd_net [get_bd_pins fakernet/start_i2c_read_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write]
connect_bd_net [get_bd_pins fakernet/start_i2c_write_all_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write_all]
regenerate_bd_layout
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'if' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:293]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'if' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:293]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'if' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:294]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'if' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:294]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:57]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'if' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:100]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:168]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:169]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:170]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:171]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:173]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:168]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:169]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:170]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:171]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'parameter' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:172]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:173]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:105]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:106]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v:167]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:531]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:533]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:534]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:535]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:535]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:535]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:535]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:539]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:539]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:543]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:543]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:544]
update_module_reference {top_block_I2C_Controller_v1_0_0_1 top_block_I2C_Controller_v1_0_0_2}
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'i2c_o'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i2c_addr_i'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i2c_data_rd'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_busy'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_raddr_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_rdata_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_waddr_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_I2C_Controller_v1_0_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i2c_addr_i' is not found on the upgraded version of the cell '/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'. Its connection to the net 'i2c_addr_i_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_I2C_Controller_v1_0_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
update_module_reference top_block_reg_switch_0_0
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'i2c_i'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_reg_switch_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i2c_addr_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_done'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_raddr_o'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_rdata_i'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i2c_waddr_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_block_reg_switch_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i2c_addr_o' is not found on the upgraded version of the cell '/fakernet/reg_switch_0'. Its connection to the net 'reg_switch_0_i2c_addr_o' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_block_reg_switch_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <reg_switch_0_i2c_addr_o> has no source
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
delete_bd_objs [get_bd_nets fakernet_i2c_addr_o] [get_bd_nets SAMPA_I2C_wrapper/i2c_addr_i_1] [get_bd_pins SAMPA_I2C_wrapper/i2c_addr_i]
delete_bd_objs [get_bd_nets fakernet/reg_switch_0_i2c_addr_o] [get_bd_pins fakernet/i2c_addr_o]
connect_bd_net [get_bd_pins fakernet/reg_switch_0/i2c_waddr_o] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_raddr_i] [get_bd_pins fakernet/reg_switch_0/i2c_raddr_o]
regenerate_bd_layout
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp with file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.dcp
launch_runs synth_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci' is already up-to-date
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/fakernet/gig_ethernet_pcs_pma_0/io_refclk
/fakernet/gig_ethernet_pcs_pma_0/gmii_tx_er
/fakernet/fakernet_top_0/spi_sdi
/fakernet/fakernet_top_0/sw
/fakernet/fakernet_top_0/btn
/fakernet/fakernet_top_0/ja0
/fakernet/fakernet_top_0/ja2
/fakernet/fakernet_top_0/ja3
/fakernet/fakernet_top_0/jd0
/fakernet/fakernet_top_0/jd2
/fakernet/fakernet_top_0/uart_rx
/fakernet/reg_switch_0/i2c_rdata_i
/fakernet/reg_switch_0/i2c_done
/led_module/u_led_inst_0/LED_REG0
/led_module/u_led_inst_0/LED_REG1
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_init_axi_txn
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_init_axi_txn

Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/sim/top_block.v
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hdl/top_block_wrapper.v
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block fakernet/reg_switch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset/xpm_cdc_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg_bram/axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/I2C_Controller_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_40M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Hardware Definition File /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_I2C_Controller_v1_0_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_axi_iic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_reg_switch_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_rst_clk_wiz_0_40M_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_util_ds_buf_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP top_block_xpm_cdc_gen_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_I2C_Controller_v1_0_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_rst_clk_wiz_0_40M_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8f0fa70f60070192 to dir: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.cache/ip/2022.2/8/f/8f0fa70f60070192/top_block_rst_clk_wiz_0_40M_0_stub.v to /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.cache/ip/2022.2/8/f/8f0fa70f60070192/top_block_rst_clk_wiz_0_40M_0.dcp to /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.cache/ip/2022.2/8/f/8f0fa70f60070192/top_block_rst_clk_wiz_0_40M_0_sim_netlist.v to /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.cache/ip/2022.2/8/f/8f0fa70f60070192/top_block_rst_clk_wiz_0_40M_0_stub.vhdl to /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.cache/ip/2022.2/8/f/8f0fa70f60070192/top_block_rst_clk_wiz_0_40M_0_sim_netlist.vhdl to /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_block_rst_clk_wiz_0_40M_3, cache-ID = 8f0fa70f60070192; cache size = 220.075 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_reg_switch_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_axi_iic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_util_ds_buf_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_xpm_cdc_gen_0_0
[Sun Aug  4 20:20:24 2024] Launched top_block_xbar_1_synth_1, top_block_reg_switch_0_0_synth_1, top_block_xpm_cdc_gen_0_0_synth_1, top_block_axi_iic_0_0_synth_1, top_block_I2C_Controller_v1_0_0_1_synth_1, top_block_util_ds_buf_1_0_synth_1, top_block_util_ds_buf_0_0_synth_1...
Run output will be captured here:
top_block_xbar_1_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_xbar_1_synth_1/runme.log
top_block_reg_switch_0_0_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_reg_switch_0_0_synth_1/runme.log
top_block_xpm_cdc_gen_0_0_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_xpm_cdc_gen_0_0_synth_1/runme.log
top_block_axi_iic_0_0_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_axi_iic_0_0_synth_1/runme.log
top_block_I2C_Controller_v1_0_0_1_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/runme.log
top_block_util_ds_buf_1_0_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_ds_buf_1_0_synth_1/runme.log
top_block_util_ds_buf_0_0_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_util_ds_buf_0_0_synth_1/runme.log
[Sun Aug  4 20:20:25 2024] Launched synth_1...
Run output will be captured here: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 18331.797 ; gain = 476.672 ; free physical = 44835 ; free virtual = 61681
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci' is already up-to-date
[Sun Aug  4 20:21:50 2024] Launched impl_1...
Run output will be captured here: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/runme.log
update_module_reference top_block_I2C_Controller_v1_0_0_1
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'i2c_o'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp with file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.dcp
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci' is already up-to-date
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/fakernet/gig_ethernet_pcs_pma_0/io_refclk
/fakernet/gig_ethernet_pcs_pma_0/gmii_tx_er
/fakernet/fakernet_top_0/spi_sdi
/fakernet/fakernet_top_0/sw
/fakernet/fakernet_top_0/btn
/fakernet/fakernet_top_0/ja0
/fakernet/fakernet_top_0/ja2
/fakernet/fakernet_top_0/ja3
/fakernet/fakernet_top_0/jd0
/fakernet/fakernet_top_0/jd2
/fakernet/fakernet_top_0/uart_rx
/fakernet/reg_switch_0/i2c_rdata_i
/fakernet/reg_switch_0/i2c_done
/led_module/u_led_inst_0/LED_REG0
/led_module/u_led_inst_0/LED_REG1
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_init_axi_txn
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_init_axi_txn

Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/sim/top_block.v
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hdl/top_block_wrapper.v
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/I2C_Controller_v1_0_0 .
Exporting to file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Hardware Definition File /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_I2C_Controller_v1_0_0_1
[Sun Aug  4 20:25:24 2024] Launched top_block_I2C_Controller_v1_0_0_1_synth_1, synth_1...
Run output will be captured here:
top_block_I2C_Controller_v1_0_0_1_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/runme.log
synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/runme.log
[Sun Aug  4 20:25:24 2024] Launched impl_1...
Run output will be captured here: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 18849.973 ; gain = 0.000 ; free physical = 44665 ; free virtual = 61614
regenerate_bd_layout
create_bd_port -dir O HBTRG_N
create_bd_port -dir O HBTRG_P
create_bd_port -dir O BX_SYNX_TRG_N
create_bd_port -dir I BX_SYNC_TRG_P
undo
INFO: [Common 17-17] undo 'create_bd_port -dir I BX_SYNC_TRG_P'
create_bd_port -dir O BX_SYNC_TRG_P
create_bd_port -dir O -from 3 -to 0 TRG_N
create_bd_port -dir O -from 3 -to 0 TRG_P
create_bd_port -dir O -from 3 -to 0 HRSTB_N
create_bd_port -dir O -from 3 -to 0 HRSTB_P
create_bd_port -dir O -from 3 -to 0 CLKSOIN_N
create_bd_port -dir O -from 3 -to 0 CLKSOIN_P
regenerate_bd_layout
create_bd_port -dir IO -from 7 -to 0 GPION
create_bd_port -dir IO -from 7 -to 0 GPIOP
save_bd_design
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
update_module_reference top_block_I2C_Controller_v1_0_0_1
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'i2c_o'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm01_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm01_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm01_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd'
INFO: [IP_Flow 19-3420] Updated top_block_I2C_Controller_v1_0_0_1 to use current project options
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp with file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.dcp
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci' is already up-to-date
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
srcPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_I dstPin /SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0/IOBUF_IO_O freq 100000000 phase 0.0 clkdomain 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/fakernet/gig_ethernet_pcs_pma_0/io_refclk
/fakernet/gig_ethernet_pcs_pma_0/gmii_tx_er
/fakernet/fakernet_top_0/spi_sdi
/fakernet/fakernet_top_0/sw
/fakernet/fakernet_top_0/btn
/fakernet/fakernet_top_0/ja0
/fakernet/fakernet_top_0/ja2
/fakernet/fakernet_top_0/ja3
/fakernet/fakernet_top_0/jd0
/fakernet/fakernet_top_0/jd2
/fakernet/fakernet_top_0/uart_rx
/fakernet/reg_switch_0/i2c_rdata_i
/fakernet/reg_switch_0/i2c_done
/led_module/u_led_inst_0/LED_REG0
/led_module/u_led_inst_0/LED_REG1
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_init_axi_txn
/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_init_axi_txn

Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addra'(32) to pin: '/reg_bram/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_bram/blk_mem_gen_0/addrb'(32) to pin: '/reg_bram/axi_bram_ctrl_1/bram_addr_a'(16) - Only lower order bits will be connected.
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/sim/top_block.v
Verilog Output written to : /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hdl/top_block_wrapper.v
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_3e573403.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_a2f47783.ui> 
Wrote  : </home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/ui/bd_4884441c.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SAMPA_I2C_wrapper/I2C_Controller_v1_0_0 .
Exporting to file /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hw_handoff/top_block.hwh
Generated Hardware Definition File /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_I2C_Controller_v1_0_0_1
[Sun Aug  4 20:34:49 2024] Launched top_block_I2C_Controller_v1_0_0_1_synth_1, synth_1...
Run output will be captured here:
top_block_I2C_Controller_v1_0_0_1_synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/runme.log
synth_1: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/runme.log
[Sun Aug  4 20:34:49 2024] Launched impl_1...
Run output will be captured here: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 18923.543 ; gain = 0.000 ; free physical = 44602 ; free virtual = 61552
open_run impl_1
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 18923.543 ; gain = 0.000 ; free physical = 41841 ; free virtual = 59055
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'top_block_i/fakernet/mii_initializer_0/inst/mdioData_reg[23]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'top_block_i/fakernet/mii_initializer_0/inst/mdioData_reg[24]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'top_block_i/fakernet/mii_initializer_0/inst/mdioData_reg[25]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'top_block_i/fakernet/mii_initializer_0/inst/mdioData_reg[26]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'top_block_i/fakernet/mii_initializer_0/inst/mdioData_reg[27]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v:82]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 18949.969 ; gain = 0.000 ; free physical = 43693 ; free virtual = 60907
Restored from archive | CPU: 0.450000 secs | Memory: 11.778175 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 18949.969 ; gain = 0.000 ; free physical = 43693 ; free virtual = 60907
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 19027.461 ; gain = 0.000 ; free physical = 43626 ; free virtual = 60840
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 19380.332 ; gain = 456.789 ; free physical = 43418 ; free virtual = 60634
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
