<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1076' type='bool llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, unsigned int MaskIndex, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth) const'/>
<def f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38046' ll='38111' type='bool llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, unsigned int MaskIndex, TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth) const'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38387' u='c' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38394' u='c' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38400' u='c' c='_ZNK4llvm17X86TargetLowering39SimplifyDemandedVectorEltsForTargetNodeENS_7SDValueERKNS_5APIntERS2_S5_RNS_14TargetLowering17TargetLoweringOptEj'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38044'>// Simplify variable target shuffle masks based on the demanded elements.
// TODO: Handle DemandedBits in mask indices as well?</doc>
