// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module rv_dm_regs_reg_top (
  input clk_i,
  input rst_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output rv_dm_reg_pkg::rv_dm_regs_reg2hw_t reg2hw, // Write

  // Integrity check errors
  output logic intg_err_o,

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import rv_dm_reg_pkg::* ;

  localparam int AW = 7;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [5:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(6)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [31:0] cip_id_qs;
  logic [7:0] revision_reserved_qs;
  logic [7:0] revision_subminor_qs;
  logic [7:0] revision_minor_qs;
  logic [7:0] revision_major_qs;
  logic [31:0] parameter_block_type_qs;
  logic [31:0] parameter_block_length_qs;
  logic [31:0] next_parameter_block_qs;
  logic alert_test_we;
  logic alert_test_wd;

  // Register instances
  // R[cip_id]: V(False)
  // constant-only read
  assign cip_id_qs = 32'h18;


  // R[revision]: V(False)
  //   F[reserved]: 7:0
  // constant-only read
  assign revision_reserved_qs = 8'h0;

  //   F[subminor]: 15:8
  // constant-only read
  assign revision_subminor_qs = 8'h0;

  //   F[minor]: 23:16
  // constant-only read
  assign revision_minor_qs = 8'h0;

  //   F[major]: 31:24
  // constant-only read
  assign revision_major_qs = 8'h2;


  // R[parameter_block_type]: V(False)
  // constant-only read
  assign parameter_block_type_qs = 32'h0;


  // R[parameter_block_length]: V(False)
  // constant-only read
  assign parameter_block_length_qs = 32'hc;


  // R[next_parameter_block]: V(False)
  // constant-only read
  assign next_parameter_block_qs = 32'h0;


  // R[alert_test]: V(True)
  logic alert_test_qe;
  logic [0:0] alert_test_flds_we;
  assign alert_test_qe = &alert_test_flds_we;
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[0]),
    .q      (reg2hw.alert_test.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.qe = alert_test_qe;



  logic [5:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == RV_DM_CIP_ID_OFFSET);
    addr_hit[1] = (reg_addr == RV_DM_REVISION_OFFSET);
    addr_hit[2] = (reg_addr == RV_DM_PARAMETER_BLOCK_TYPE_OFFSET);
    addr_hit[3] = (reg_addr == RV_DM_PARAMETER_BLOCK_LENGTH_OFFSET);
    addr_hit[4] = (reg_addr == RV_DM_NEXT_PARAMETER_BLOCK_OFFSET);
    addr_hit[5] = (reg_addr == RV_DM_ALERT_TEST_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[0] & (|(RV_DM_REGS_PERMIT[0] & ~reg_be))) |
               (addr_hit[1] & (|(RV_DM_REGS_PERMIT[1] & ~reg_be))) |
               (addr_hit[2] & (|(RV_DM_REGS_PERMIT[2] & ~reg_be))) |
               (addr_hit[3] & (|(RV_DM_REGS_PERMIT[3] & ~reg_be))) |
               (addr_hit[4] & (|(RV_DM_REGS_PERMIT[4] & ~reg_be))) |
               (addr_hit[5] & (|(RV_DM_REGS_PERMIT[5] & ~reg_be)))));
  end

  // Generate write-enables
  assign alert_test_we = addr_hit[5] & reg_we & !reg_error;

  assign alert_test_wd = reg_wdata[0];

  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check = '0;
    reg_we_check[0] = 1'b0;
    reg_we_check[1] = 1'b0;
    reg_we_check[2] = 1'b0;
    reg_we_check[3] = 1'b0;
    reg_we_check[4] = 1'b0;
    reg_we_check[5] = alert_test_we;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[31:0] = cip_id_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[7:0] = revision_reserved_qs;
        reg_rdata_next[15:8] = revision_subminor_qs;
        reg_rdata_next[23:16] = revision_minor_qs;
        reg_rdata_next[31:24] = revision_major_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[31:0] = parameter_block_type_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[31:0] = parameter_block_length_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[31:0] = next_parameter_block_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[0] = '0;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  assign reg_busy = shadow_busy;

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
