<div id="pf8b" class="pf w0 h0" data-page-no="8b"><div class="pc pc8b w0 h0"><img class="bi xf y1436 w2 h103" alt="" src="bg8b.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">9.3.<span class="_ _1f"> </span>INTERRUPTS<span class="_ _6"> </span>ON<span class="_ _2"> </span>R<span class="_ _12"></span>V32I</div><div class="t m0 x3f h8 y13e1 ff7 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _2a"> </span>6:<span class="_ _24"> </span><span class="ff3">Adapting<span class="_ _24"> </span>the<span class="_ _18"> </span>CPU<span class="_ _18"> </span>instructions<span class="_ _24"> </span>execution<span class="_ _18"> </span>cycle<span class="_ _24"> </span>to<span class="_ _18"> </span>automatically<span class="_ _24"> </span>inv<span class="_ _27"></span>oke<span class="_ _24"> </span>the</span></div><div class="t m0 x3f h8 y1437 ff3 fs4 fc0 sc0 ls0 ws0">prop<span class="_ _5"></span>er<span class="_ _6"> </span>ISR.</div><div class="t m0 x1b h8 y13e3 ff15 fs7 fc0 sc0 ls0 ws0">1<span class="_ _18"> </span><span class="ff7 fs4">while <span class="ff8">T<span class="_ _9"></span>rue<span class="_ _34"> </span><span class="ff7">do</span></span></span></div><div class="t m0 x40 h9 y13e4 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Check<span class="_ _4"> </span>for<span class="_ _4"> </span>interrupts<span class="_ _4"> </span>*/</div><div class="t m0 x1b h8 y13e5 ff15 fs7 fc0 sc0 ls0 ws0">2<span class="_ _3a"> </span><span class="ff7 fs4">if<span class="_ _34"> </span><span class="ff8">(<span class="ff5">interrupt<span class="_ _b"> </span>pin<span class="_ _3"> </span></span>=<span class="_ _3"> </span>‘1’)<span class="_ _2"> </span></span>and<span class="_ _3"> </span><span class="ff8">(<span class="ff5">interrupts<span class="_ _b"> </span>enabled<span class="_ _3"> </span></span>=<span class="_ _2"> </span>‘1’)<span class="_ _b"> </span></span>then</span></div><div class="t m0 x45 h9 y13e6 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Save<span class="_ _4"> </span>the<span class="_ _4"> </span>previous<span class="_ _4"> </span>PC<span class="_ _4"> </span>*/</div><div class="t m0 x3e h8 y13e7 ff15 fs7 fc0 sc0 ls0 ws0">3<span class="_ _c3"> </span><span class="ff5 fs4">SAVED<span class="_ _3"> </span>PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>PC<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x45 h9 y13e8 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Retrieve<span class="_ _4"> </span>the<span class="_ _4"> </span>ISR<span class="_ _4"> </span>address<span class="_ _4"> </span>from<span class="_ _18"> </span>the<span class="_ _4"> </span>interrupt<span class="_ _4"> </span>vector<span class="_ _4"> </span>table<span class="_ _18"> </span>and<span class="_ _4"> </span>set<span class="_ _4"> </span>PC<span class="_ _4"> </span>*/</div><div class="t m0 x3e h8 y1438 ff15 fs7 fc0 sc0 ls0 ws0">4<span class="_ _c3"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>INT<span class="_ _3"> </span>TABLE<span class="_ _b"> </span>BASE<span class="_ _2"> </span><span class="ff3">+<span class="_ _2"> </span></span>INTERRUPT<span class="_ _3"> </span>ID<span class="_ _2"> </span><span class="ff16">×<span class="_ _2"> </span><span class="ff3">4];</span></span></span></div><div class="t m0 x3e h8 y1439 ff15 fs7 fc0 sc0 ls0 ws0">5<span class="_ _c3"> </span><span class="ff5 fs4">interrupts<span class="_ _3"> </span>enabled<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">‘0’<span class="_ _2"> </span>;</span></span></span></div><div class="t m0 x1b h8 y13eb ff15 fs7 fc0 sc0 ls0 ws0">6<span class="_ _3a"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x40 h9 y13ec ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Fetch<span class="_ _4"> </span>instruction<span class="_ _4"> </span>and<span class="_ _4"> </span>update<span class="_ _4"> </span>PC<span class="_ _18"> </span>*/</div><div class="t m0 x1b h8 y13ed ff15 fs7 fc0 sc0 ls0 ws0">7<span class="_ _3a"> </span><span class="ff5 fs4">IR<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>PC<span class="ff3">]<span class="_ _6"> </span>;</span></span></div><div class="t m0 x1b h8 y143a ff15 fs7 fc0 sc0 ls0 ws0">8<span class="_ _3a"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>PC<span class="ff3">+4;</span></span></div><div class="t m0 x1b h8 y143b ff15 fs7 fc0 sc0 ls0 ws0">9<span class="_ _3a"> </span><span class="ff3 fs4">ExecuteInstruction(<span class="ff5">IR</span>);</span></div><div class="t m0 xf h8 y143c ff15 fs7 fc0 sc0 ls0 ws0">10<span class="_ _18"> </span><span class="ff7 fs4">end</span></div><div class="t m0 xc h8 y13f1 ff3 fs4 fc0 sc0 ls0 ws0">On<span class="_ _2"> </span>p<span class="_ _5"></span>o<span class="_ _1"></span>w<span class="_ _1"></span>er-up,<span class="_ _2"> </span>b<span class="_ _5"></span>efore<span class="_ _6"> </span>enabling<span class="_ _2"> </span>interrupts,<span class="_ _6"> </span>the<span class="_ _2"> </span>b<span class="_ _5"></span>o<span class="_ _5"></span>ot<span class="_ _2"> </span>softw<span class="_ _27"></span>are<span class="_ _2"> </span>must<span class="_ _6"> </span>write<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _6"> </span>vector<span class="_ _6"> </span>table<span class="_ _2"> </span>on</div><div class="t m0 xf h8 y13f2 ff3 fs4 fc0 sc0 ls0 ws0">main<span class="_ _2"> </span>memory<span class="_ _2"> </span>and<span class="_ _6"> </span>set<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">INT<span class="_ _b"> </span>TABLE<span class="_ _3"> </span>BASE<span class="_ _2"> </span></span>register<span class="_ _2"> </span>with<span class="_ _2"> </span>its<span class="_ _2"> </span>base<span class="_ _2"> </span>address.</div><div class="t m0 xc h8 y13f3 ff3 fs4 fc0 sc0 ls0 ws0">This<span class="_ _3"> </span>approach’s<span class="_ _2"> </span>main<span class="_ _3"> </span>adv<span class="_ _27"></span>antage<span class="_ _3"> </span>is<span class="_ _3"> </span>the<span class="_ _3"> </span>p<span class="_ _5"></span>erformance<span class="_ _3"> </span>since<span class="_ _b"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>directly<span class="_ _3"> </span>inv<span class="_ _27"></span>okes<span class="_ _3"> </span>the<span class="_ _3"> </span>prop<span class="_ _5"></span>er<span class="_ _3"> </span>ISR</div><div class="t m0 xf h8 y13f4 ff3 fs4 fc0 sc0 ls0 ws0">up<span class="_ _5"></span>on<span class="_ _6"> </span>an<span class="_ _2"> </span>interrupt.<span class="_ _34"> </span>How<span class="_ _27"></span>ever,<span class="_ _6"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>hardware<span class="_ _6"> </span>design<span class="_ _2"> </span>usually<span class="_ _2"> </span>b<span class="_ _5"></span>ecomes<span class="_ _2"> </span>more<span class="_ _2"> </span>complicated.</div><div class="t m0 xc h8 y13f5 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _2"> </span>some<span class="_ _2"> </span>designs,<span class="_ _2"> </span>instead<span class="_ _3"> </span>of<span class="_ _2"> </span>storing<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR<span class="_ _2"> </span>address,<span class="_ _3"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _6"> </span>vector<span class="_ _6"> </span>table<span class="_ _2"> </span>stores<span class="_ _3"> </span>an<span class="_ _2"> </span>instruction,</div><div class="t m0 xf h8 y13f6 ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _2"> </span>is<span class="_ _2"> </span>executed<span class="_ _2"> </span>by<span class="_ _6"> </span>the<span class="_ _3"> </span>CPU<span class="_ _2"> </span>up<span class="_ _5"></span>on<span class="_ _2"> </span>an<span class="_ _2"> </span>interrupt.<span class="_ _7"> </span>In<span class="_ _2"> </span>this<span class="_ _2"> </span>case,<span class="_ _2"> </span>each<span class="_ _2"> </span>en<span class="_ _1"></span>try<span class="_ _2"> </span>in<span class="_ _2"> </span>the<span class="_ _2"> </span>table<span class="_ _2"> </span>stores<span class="_ _3"> </span>a<span class="_ _2"> </span>jump<span class="_ _2"> </span>to</div><div class="t m0 xf h8 y143d ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _b"> </span>resp<span class="_ _5"></span>ective<span class="_ _3"> </span>ISR<span class="_ _b"> </span>routine.<span class="_ _d"> </span>This<span class="_ _b"> </span>approach,<span class="_ _b"> </span>discussed<span class="_ _b"> </span>in<span class="_ _b"> </span>the<span class="_ _b"> </span>next<span class="_ _b"> </span>section,<span class="_ _34"> </span>is<span class="_ _b"> </span>employ<span class="_ _27"></span>ed<span class="_ _34"> </span>by<span class="_ _3"> </span>the<span class="_ _b"> </span>RISC-V</div><div class="t m0 xf h8 y143e ff3 fs4 fc0 sc0 ls0 ws0">ISA.</div><div class="t m0 xf he y143f ff6 fs3 fc0 sc0 ls0 ws0">9.3<span class="_ _37"> </span>In<span class="_ _27"></span>terrupts<span class="_ _4"> </span>on<span class="_ _4"> </span>R<span class="_ _aa"></span>V32I</div><div class="t m0 xf h8 y1440 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _6"> </span>this<span class="_ _6"> </span>section,<span class="_ _6"> </span>we will<span class="_ _6"> </span>discuss<span class="_ _6"> </span>external<span class="_ _6"> </span>interrupts in<span class="_ _6"> </span>the<span class="_ _6"> </span>context<span class="_ _38"> </span>of<span class="_ _2"> </span>RISC-V<span class="_ _6"> </span>CPUs.<span class="_ _34"> </span>As<span class="_ _6"> </span>we will<span class="_ _2"> </span>discuss<span class="_ _6"> </span>in</div><div class="t m0 xf h8 y1441 ff3 fs4 fc0 sc0 ls0 ws0">Section<span class="_ _2"> </span>10.1,<span class="_ _6"> </span>the<span class="_ _2"> </span>RISC-V<span class="_ _2"> </span>ISAdeﬁnes<span class="_ _2"> </span>three<span class="_ _2"> </span>privilege<span class="_ _2"> </span>levels:<span class="_ _34"> </span>User/Application,<span class="_ _2"> </span>Sup<span class="_ _5"></span>ervisor,<span class="_ _2"> </span>and<span class="_ _2"> </span>Machine.</div><div class="t m0 xf h8 y1442 ff3 fs4 fc0 sc0 ls0 ws0">Also,<span class="_ _2"> </span>it<span class="_ _2"> </span>sp<span class="_ _5"></span>eciﬁes<span class="_ _6"> </span>that<span class="_ _3"> </span>microprocessor<span class="_ _3"> </span>ma<span class="_ _27"></span>y<span class="_ _2"> </span>implement<span class="_ _6"> </span>only<span class="_ _2"> </span>a<span class="_ _2"> </span>subset<span class="_ _2"> </span>of<span class="_ _2"> </span>these<span class="_ _2"> </span>privilege<span class="_ _2"> </span>levels.<span class="_ _34"> </span>T<span class="_ _9"></span>o<span class="_ _2"> </span>simplify</div><div class="t m0 xf h8 y1443 ff3 fs4 fc0 sc0 ls0 ws0">the discussion, in<span class="_ _6"> </span>this chapter w<span class="_ _27"></span>e will<span class="_ _6"> </span>fo<span class="_ _5"></span>cus on systems that<span class="_ _6"> </span>implemen<span class="_ _1"></span>t only the Machine privilege levels,</div><div class="t m0 xf h8 y1444 ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _3"> </span>is<span class="_ _3"> </span>usually<span class="_ _b"> </span>the<span class="_ _3"> </span>case<span class="_ _b"> </span>of<span class="_ _3"> </span>embedded<span class="_ _3"> </span>systems.<span class="_ _2a"> </span>Chapter<span class="_ _b"> </span>10<span class="_ _3"> </span>will<span class="_ _b"> </span>discuss<span class="_ _3"> </span>other<span class="_ _3"> </span>privilege<span class="_ _b"> </span>lev<span class="_ _1"></span>els<span class="_ _3"> </span>and<span class="_ _3"> </span>how</div><div class="t m0 xf h8 y1445 ff3 fs4 fc0 sc0 ls0 ws0">they<span class="_ _2"> </span>aﬀect<span class="_ _2"> </span>the<span class="_ _6"> </span>RISC-V<span class="_ _2"> </span>interrupt<span class="_ _6"> </span>handling<span class="_ _2"> </span>mechanism.</div><div class="t m0 xf hb y1446 ff6 fs6 fc0 sc0 ls0 ws0">9.3.1<span class="_ _11"> </span>Con<span class="_ _27"></span>trol<span class="_ _7"> </span>and<span class="_ _24"> </span>status<span class="_ _7"> </span>registers</div><div class="t m0 xf h8 y1447 ff7 fs4 fc0 sc0 ls0 ws0">The<span class="_ _b"> </span>RISC-V<span class="_ _b"> </span>Con<span class="_ _27"></span>trol<span class="_ _b"> </span>and<span class="_ _b"> </span>Status<span class="_ _b"> </span>Registers,<span class="_ _b"> </span>or<span class="_ _b"> </span>CSRs,<span class="_ _b"> </span>are<span class="_ _b"> </span>sp<span class="_ _22"></span>ecial<span class="_ _3"> </span>registers<span class="_ _b"> </span>that<span class="_ _b"> </span>exp<span class="_ _5"></span>ose<span class="_ _b"> </span>the</div><div class="t m0 xf h8 y1448 ff7 fs4 fc0 sc0 ls0 ws0">CPU<span class="_ _7"> </span>status<span class="_ _24"> </span>to<span class="_ _24"> </span>the<span class="_ _24"> </span>soft<span class="_ _27"></span>ware<span class="_ _7"> </span>and<span class="_ _24"> </span>allo<span class="_ _27"></span>w<span class="_ _24"> </span>it<span class="_ _24"> </span>to<span class="_ _24"> </span>conﬁgure<span class="_ _7"> </span>the<span class="_ _24"> </span>CPU<span class="_ _24"> </span>b<span class="_ _5"></span>eha<span class="_ _1"></span>vior.<span class="_ _d"> </span><span class="ff3">F<span class="_ _9"></span>or<span class="_ _b"> </span>example,<span class="_ _7"> </span>on</span></div><div class="t m0 xf h8 y1449 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>R<span class="_ _12"></span>V32I<span class="_ _3"> </span>ISA,<span class="_ _2"> </span>the<span class="_ _3"> </span><span class="ff5">mstatus<span class="_ _2"> </span></span>CSR<span class="_ _3"> </span>is<span class="_ _2"> </span>a<span class="_ _3"> </span>32-bit<span class="_ _3"> </span>register<span class="_ _2"> </span>that<span class="_ _3"> </span>con<span class="_ _1"></span>tains<span class="_ _2"> </span>several<span class="_ _2"> </span>bits<span class="_ _2"> </span>that<span class="_ _3"> </span>exp<span class="_ _5"></span>ose<span class="_ _2"> </span>the<span class="_ _3"> </span>current</div><div class="t m0 xf h8 y144a ff3 fs4 fc0 sc0 ls0 ws0">status<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _6"> </span>CPU<span class="_ _2"> </span>or<span class="_ _2"> </span>control<span class="_ _6"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>b<span class="_ _5"></span>ehavior.</div><div class="t m0 xc h8 y144b ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>RISC-V<span class="_ _2"> </span>ISA<span class="_ _3"> </span>contains<span class="_ _6"> </span>a<span class="_ _3"> </span>set<span class="_ _2"> </span>of<span class="_ _2"> </span>sp<span class="_ _5"></span>ecial<span class="_ _3"> </span>instructions<span class="_ _2"> </span>to<span class="_ _2"> </span>enable<span class="_ _3"> </span>softw<span class="_ _27"></span>are<span class="_ _2"> </span>to<span class="_ _3"> </span>insp<span class="_ _5"></span>ect<span class="_ _2"> </span>and<span class="_ _2"> </span>mo<span class="_ _5"></span>dify<span class="_ _3"> </span>the</div><div class="t m0 xf h8 y144c ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _b"> </span>of<span class="_ _3"> </span>CSRs<span class="_ _b"> </span>[4].<span class="_ _17"> </span>The<span class="_ _b"> </span><span class="ff5">csrrw<span class="_ _18"> </span>rd,<span class="_ _4"> </span>csr,<span class="_ _4"> </span>rs1<span class="_ _b"> </span></span>instruction<span class="_ _b"> </span>atomically<span class="_ _3"> </span>swaps<span class="_ _3"> </span>v<span class="_ _27"></span>alues<span class="_ _b"> </span>in<span class="_ _b"> </span>the<span class="_ _b"> </span>CSRs<span class="_ _b"> </span>and</div><div class="t m0 xf h8 y144d ff3 fs4 fc0 sc0 ls0 ws0">general-purp<span class="_ _5"></span>ose<span class="_ _3"> </span>registers<span class="_ _b"> </span>(<span class="ff8">e.g.</span>,<span class="_ _b"> </span><span class="ff5">x1</span>-<span class="ff5">x31</span>).<span class="_ _2a"> </span>F<span class="_ _9"></span>or<span class="_ _b"> </span>example,<span class="_ _b"> </span><span class="ff5">csrrw<span class="_ _4"> </span>a0,<span class="_ _18"> </span>mscratch,<span class="_ _4"> </span>a0<span class="_ _b"> </span></span>atomically<span class="_ _3"> </span>swaps<span class="_ _3"> </span>the</div><div class="t m0 xf h8 y144e ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>ten<span class="_ _1"></span>ts of<span class="_ _6"> </span>register<span class="_ _6"> </span><span class="ff5">a0<span class="_ _6"> </span></span>and<span class="_ _6"> </span>the<span class="_ _38"> </span><span class="ff5">mscratch<span class="_ _6"> </span></span>CSR.<span class="_ _6"> </span>The<span class="_ _6"> </span><span class="ff5">csrr<span class="_ _4"> </span>rd,<span class="_ _18"> </span>csr<span class="_ _6"> </span></span>instruction<span class="_ _6"> </span>copies<span class="_ _6"> </span>the<span class="_ _38"> </span>conten<span class="_ _27"></span>ts<span class="_ _6"> </span>of<span class="_ _6"> </span>the</div><div class="t m0 xf h8 y144f ff5 fs4 fc0 sc0 ls0 ws0">csr<span class="_ _2"> </span><span class="ff3">CSR<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>general-purp<span class="_ _5"></span>ose<span class="_ _2"> </span>register.<span class="_ _7"> </span>F<span class="_ _9"></span>or<span class="_ _2"> </span>example,<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">csrr<span class="_ _4"> </span>a0,<span class="_ _18"> </span>mstatus<span class="_ _2"> </span></span>copies<span class="_ _2"> </span>the<span class="_ _3"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts</span></div><div class="t m0 xf h8 y1450 ff3 fs4 fc0 sc0 ls0 ws0">of<span class="_ _a"> </span>the <span class="ff5">mstatus<span class="_ _a"> </span></span>CSR in<span class="_ _27"></span>to <span class="ff5">a0</span>.<span class="_ _b"> </span>The<span class="_ _a"> </span><span class="ff5">csrw<span class="_ _4"> </span>csr,<span class="_ _4"> </span>rd<span class="_ _a"> </span></span>instruction copies<span class="_ _a"> </span>the con<span class="_ _27"></span>tents<span class="_ _35"> </span>of the<span class="_ _a"> </span><span class="ff5">rd<span class="_ _8b"> </span></span>general-purp<span class="_ _5"></span>ose</div><div class="t m0 xf h8 y1451 ff3 fs4 fc0 sc0 ls0 ws0">register<span class="_ _6"> </span>into<span class="_ _6"> </span>the<span class="_ _2"> </span><span class="ff5">csr<span class="_ _2"> </span></span>CSR.<span class="_ _6"> </span>F<span class="_ _9"></span>or<span class="_ _2"> </span>example,<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">csrw<span class="_ _4"> </span>mtvec,<span class="_ _4"> </span>a1<span class="_ _6"> </span></span>copies<span class="_ _2"> </span>the<span class="_ _2"> </span>conten<span class="_ _27"></span>ts<span class="_ _2"> </span>of<span class="_ _6"> </span>register<span class="_ _2"> </span><span class="ff5">a1<span class="_ _2"> </span></span>into<span class="_ _6"> </span>the</div><div class="t m0 xf h8 y1452 ff5 fs4 fc0 sc0 ls0 ws0">mtvec<span class="_ _2"> </span><span class="ff3">CSR.</span></div><div class="t m0 xc h8 y1453 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _34"> </span>R<span class="_ _12"></span>V32I<span class="_ _34"> </span>Control<span class="_ _b"> </span>and<span class="_ _34"> </span>Status<span class="_ _7"> </span>Registers<span class="_ _34"> </span>are<span class="_ _34"> </span>32-bit<span class="_ _34"> </span>long<span class="_ _7"> </span>and<span class="_ _34"> </span>some<span class="_ _34"> </span>of<span class="_ _34"> </span>them<span class="_ _34"> </span>may<span class="_ _34"> </span>con<span class="_ _1"></span>tain<span class="_ _34"> </span>subﬁelds</div><div class="t m0 xf h8 y1454 ff3 fs4 fc0 sc0 ls0 ws0">with<span class="_ _3"> </span>diﬀerent<span class="_ _3"> </span>purp<span class="_ _5"></span>oses.<span class="_ _2a"> </span>F<span class="_ _9"></span>or<span class="_ _b"> </span>example,<span class="_ _b"> </span>the<span class="_ _3"> </span><span class="ff5">mstatus<span class="_ _b"> </span></span>CSR,<span class="_ _b"> </span>illustrated<span class="_ _3"> </span>in<span class="_ _b"> </span>Figure<span class="_ _3"> </span>9.5,<span class="_ _b"> </span>contains<span class="_ _3"> </span>more<span class="_ _3"> </span>than</div><div class="t m0 xf h8 y1455 ff3 fs4 fc0 sc0 ls0 ws0">17<span class="_ _2"> </span>subﬁelds<span class="_ _2"> </span>(<span class="ff8">e.g.</span>,<span class="_ _6"> </span>MIE,<span class="_ _2"> </span>MPIE,<span class="_ _2"> </span><span class="ff8">etc</span>.),<span class="_ _2"> </span>each<span class="_ _6"> </span>one<span class="_ _2"> </span>with<span class="_ _2"> </span>a<span class="_ _2"> </span>sp<span class="_ _5"></span>eciﬁc<span class="_ _2"> </span>purp<span class="_ _5"></span>ose.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 x9c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">126</div><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.291000px;bottom:491.755000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:505.813000px;bottom:491.755000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:216.375000px;bottom:479.800000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:257.175000px;bottom:467.845000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,436.999,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.756000px;bottom:443.934000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:433.916000px;width:18.597000px;height:8.801000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:400.859000px;bottom:377.212000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf92" data-dest-detail='[146,"XYZ",72,422.18,null]'><div class="d m1" style="border-style:none;position:absolute;left:105.870000px;bottom:364.704000px;width:19.704000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:184.593000px;bottom:364.704000px;width:18.597000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,241.814,null]'><div class="d m1" style="border-style:none;position:absolute;left:259.389000px;bottom:364.704000px;width:65.446000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,241.814,null]'><div class="d m1" style="border-style:none;position:absolute;left:402.566000px;bottom:353.302000px;width:65.454000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,241.814,null]'><div class="d m1" style="border-style:none;position:absolute;left:456.534000px;bottom:341.347000px;width:64.970000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf92" data-dest-detail='[146,"XYZ",72,733.028,null]'><div class="d m1" style="border-style:none;position:absolute;left:324.338000px;bottom:329.392000px;width:11.955000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,383.284,null]'><div class="d m1" style="border-style:none;position:absolute;left:138.475000px;bottom:271.159000px;width:148.116000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:306.079000px;bottom:271.159000px;width:25.225000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:259.203000px;width:26.913000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:367.938000px;bottom:259.203000px;width:26.913000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:119.057000px;bottom:247.248000px;width:18.597000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:199.313000px;bottom:247.248000px;width:22.057000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:254.775000px;bottom:247.248000px;width:14.169000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:399.994000px;bottom:247.248000px;width:18.098000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:128.953000px;bottom:237.230000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:216.597000px;bottom:237.230000px;width:23.440000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:144.429000px;bottom:223.338000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.809000px;bottom:210.829000px;width:22.056000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf98" data-dest-detail='[152,"XYZ",72,508.587,null]'><div class="d m1" style="border-style:none;position:absolute;left:153.444000px;bottom:213.320000px;width:6.974000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:478.361000px;bottom:210.829000px;width:22.056000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:250.527000px;bottom:187.472000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:90.024000px;bottom:175.517000px;width:22.057000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:136.915000px;bottom:163.562000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:162.719000px;bottom:151.607000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:100.476000px;bottom:141.589000px;width:22.057000px;height:8.800000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,383.284,null]'><div class="d m1" style="border-style:none;position:absolute;left:138.820000px;bottom:127.697000px;width:130.992000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:299.289000px;bottom:115.741000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8c" data-dest-detail='[140,"XYZ",72,739.005,null]'><div class="d m1" style="border-style:none;position:absolute;left:418.027000px;bottom:115.741000px;width:14.723000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
