#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d9f2307db0 .scope module, "stimulus" "stimulus" 2 3;
 .timescale 0 0;
v000001d9f23613d0_0 .var "clock", 0 0;
v000001d9f2364710_0 .var "reset", 0 0;
v000001d9f2363090_0 .net "zero", 0 0, v000001d9f2360890_0;  1 drivers
S_000001d9f22f9850 .scope module, "test_processor" "PROCESSOR" 2 10, 3 5 0, S_000001d9f2307db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zero";
v000001d9f2360430_0 .net "alu_control", 3 0, v000001d9f23604d0_0;  1 drivers
v000001d9f2361010_0 .net "clock", 0 0, v000001d9f23613d0_0;  1 drivers
v000001d9f2360110_0 .net "instruction_code", 31 0, L_000001d9f23647b0;  1 drivers
v000001d9f2360570_0 .net "regwrite", 0 0, v000001d9f2360750_0;  1 drivers
v000001d9f23610b0_0 .net "reset", 0 0, v000001d9f2364710_0;  1 drivers
v000001d9f23606b0_0 .net "zero", 0 0, v000001d9f2360890_0;  alias, 1 drivers
L_000001d9f2363810 .part L_000001d9f23647b0, 25, 7;
L_000001d9f2363b30 .part L_000001d9f23647b0, 12, 3;
L_000001d9f23645d0 .part L_000001d9f23647b0, 0, 7;
L_000001d9f2363d10 .part L_000001d9f23647b0, 15, 5;
L_000001d9f23648f0 .part L_000001d9f23647b0, 20, 5;
L_000001d9f23634f0 .part L_000001d9f23647b0, 7, 5;
S_000001d9f22f99e0 .scope module, "IFU_module" "IFU" 3 15, 4 8 0, S_000001d9f22f9850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction_Code";
v000001d9f2360930_0 .net "Instruction_Code", 31 0, L_000001d9f23647b0;  alias, 1 drivers
v000001d9f23609d0_0 .var "PC", 31 0;
v000001d9f23615b0_0 .net "clock", 0 0, v000001d9f23613d0_0;  alias, 1 drivers
v000001d9f2360d90_0 .net "reset", 0 0, v000001d9f2364710_0;  alias, 1 drivers
E_000001d9f23052f0 .event posedge, v000001d9f22fd950_0, v000001d9f23615b0_0;
S_000001d9f23ae020 .scope module, "instr_mem" "INST_MEM" 4 15, 5 6 0, S_000001d9f22f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction_Code";
v000001d9f22fe030_0 .net "Instruction_Code", 31 0, L_000001d9f23647b0;  alias, 1 drivers
v000001d9f22fd9f0 .array "Memory", 0 31, 7 0;
v000001d9f22fd310_0 .net "PC", 31 0, v000001d9f23609d0_0;  1 drivers
v000001d9f22fd450_0 .net *"_ivl_0", 7 0, L_000001d9f2364030;  1 drivers
v000001d9f22fd4f0_0 .net *"_ivl_10", 31 0, L_000001d9f2363ef0;  1 drivers
v000001d9f22fe0d0_0 .net *"_ivl_12", 7 0, L_000001d9f2364170;  1 drivers
L_000001d9f3b60118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d9f22fda90_0 .net/2u *"_ivl_14", 31 0, L_000001d9f3b60118;  1 drivers
v000001d9f22fd770_0 .net *"_ivl_16", 31 0, L_000001d9f23642b0;  1 drivers
v000001d9f22fe170_0 .net *"_ivl_18", 7 0, L_000001d9f2363450;  1 drivers
L_000001d9f3b60088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001d9f22fd590_0 .net/2u *"_ivl_2", 31 0, L_000001d9f3b60088;  1 drivers
v000001d9f22fe210_0 .net *"_ivl_4", 31 0, L_000001d9f2364210;  1 drivers
v000001d9f22fd6d0_0 .net *"_ivl_6", 7 0, L_000001d9f23633b0;  1 drivers
L_000001d9f3b600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001d9f22fd8b0_0 .net/2u *"_ivl_8", 31 0, L_000001d9f3b600d0;  1 drivers
v000001d9f22fd950_0 .net "reset", 0 0, v000001d9f2364710_0;  alias, 1 drivers
E_000001d9f2304770 .event anyedge, v000001d9f22fd950_0;
L_000001d9f2364030 .array/port v000001d9f22fd9f0, L_000001d9f2364210;
L_000001d9f2364210 .arith/sum 32, v000001d9f23609d0_0, L_000001d9f3b60088;
L_000001d9f23633b0 .array/port v000001d9f22fd9f0, L_000001d9f2363ef0;
L_000001d9f2363ef0 .arith/sum 32, v000001d9f23609d0_0, L_000001d9f3b600d0;
L_000001d9f2364170 .array/port v000001d9f22fd9f0, L_000001d9f23642b0;
L_000001d9f23642b0 .arith/sum 32, v000001d9f23609d0_0, L_000001d9f3b60118;
L_000001d9f2363450 .array/port v000001d9f22fd9f0, v000001d9f23609d0_0;
L_000001d9f23647b0 .concat [ 8 8 8 8], L_000001d9f2363450, L_000001d9f2364170, L_000001d9f23633b0, L_000001d9f2364030;
S_000001d9f23ae1b0 .scope module, "control_module" "CONTROL" 3 17, 6 1 0, S_000001d9f22f9850;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite_control";
v000001d9f23604d0_0 .var "alu_control", 3 0;
v000001d9f2361b50_0 .net "funct3", 2 0, L_000001d9f2363b30;  1 drivers
v000001d9f2360f70_0 .net "funct7", 6 0, L_000001d9f2363810;  1 drivers
v000001d9f2360390_0 .net "opcode", 6 0, L_000001d9f23645d0;  1 drivers
v000001d9f2360750_0 .var "regwrite_control", 0 0;
E_000001d9f23048f0 .event anyedge, v000001d9f2360390_0, v000001d9f2360f70_0, v000001d9f2361b50_0;
S_000001d9f22ea930 .scope module, "datapath_module" "DATAPATH" 3 19, 7 4 0, S_000001d9f22f9850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 1 "zero_flag";
v000001d9f2361150_0 .net "alu_control", 3 0, v000001d9f23604d0_0;  alias, 1 drivers
v000001d9f2361470_0 .net "clock", 0 0, v000001d9f23613d0_0;  alias, 1 drivers
v000001d9f2361790_0 .net "read_data1", 31 0, L_000001d9f22ed970;  1 drivers
v000001d9f2360bb0_0 .net "read_data2", 31 0, L_000001d9f22ed270;  1 drivers
v000001d9f2360c50_0 .net "read_reg_num1", 4 0, L_000001d9f2363d10;  1 drivers
v000001d9f2360e30_0 .net "read_reg_num2", 4 0, L_000001d9f23648f0;  1 drivers
v000001d9f23607f0_0 .net "regwrite", 0 0, v000001d9f2360750_0;  alias, 1 drivers
v000001d9f2361330_0 .net "reset", 0 0, v000001d9f2364710_0;  alias, 1 drivers
v000001d9f2360ed0_0 .net "write_data", 31 0, v000001d9f2360250_0;  1 drivers
v000001d9f2361e70_0 .net "write_reg", 4 0, L_000001d9f23634f0;  1 drivers
v000001d9f2361f10_0 .net "zero_flag", 0 0, v000001d9f2360890_0;  alias, 1 drivers
S_000001d9f22eaac0 .scope module, "alu_module" "ALU" 7 34, 8 21 0, S_000001d9f22ea930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v000001d9f2361650_0 .net "alu_control", 3 0, v000001d9f23604d0_0;  alias, 1 drivers
v000001d9f2360250_0 .var "alu_result", 31 0;
v000001d9f23618d0_0 .net "in1", 31 0, L_000001d9f22ed970;  alias, 1 drivers
v000001d9f2361510_0 .net "in2", 31 0, L_000001d9f22ed270;  alias, 1 drivers
v000001d9f2360890_0 .var "zero_flag", 0 0;
E_000001d9f2304ab0 .event anyedge, v000001d9f23604d0_0, v000001d9f23618d0_0, v000001d9f2361510_0, v000001d9f2360250_0;
S_000001d9f22f4d10 .scope module, "reg_file_module" "REG_FILE" 7 21, 9 16 0, S_000001d9f22ea930;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_000001d9f22ed970 .functor BUFZ 32, L_000001d9f23639f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d9f22ed270 .functor BUFZ 32, L_000001d9f2364cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d9f2361d30_0 .net *"_ivl_0", 31 0, L_000001d9f23639f0;  1 drivers
v000001d9f2361970_0 .net *"_ivl_10", 6 0, L_000001d9f2364850;  1 drivers
L_000001d9f3b601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d9f2361a10_0 .net *"_ivl_13", 1 0, L_000001d9f3b601a8;  1 drivers
v000001d9f2360a70_0 .net *"_ivl_2", 6 0, L_000001d9f2363a90;  1 drivers
L_000001d9f3b60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d9f23616f0_0 .net *"_ivl_5", 1 0, L_000001d9f3b60160;  1 drivers
v000001d9f2360070_0 .net *"_ivl_8", 31 0, L_000001d9f2364cb0;  1 drivers
v000001d9f2360b10_0 .net "clock", 0 0, v000001d9f23613d0_0;  alias, 1 drivers
v000001d9f2361830_0 .var/i "i", 31 0;
v000001d9f23611f0_0 .net "read_data1", 31 0, L_000001d9f22ed970;  alias, 1 drivers
v000001d9f2361bf0_0 .net "read_data2", 31 0, L_000001d9f22ed270;  alias, 1 drivers
v000001d9f2361ab0_0 .net "read_reg_num1", 4 0, L_000001d9f2363d10;  alias, 1 drivers
v000001d9f23602f0_0 .net "read_reg_num2", 4 0, L_000001d9f23648f0;  alias, 1 drivers
v000001d9f2361dd0 .array "reg_memory", 0 31, 31 0;
v000001d9f2361c90_0 .net "regwrite", 0 0, v000001d9f2360750_0;  alias, 1 drivers
v000001d9f2361290_0 .net "reset", 0 0, v000001d9f2364710_0;  alias, 1 drivers
v000001d9f2360cf0_0 .net "write_data", 31 0, v000001d9f2360250_0;  alias, 1 drivers
v000001d9f2360610_0 .net "write_reg", 4 0, L_000001d9f23634f0;  alias, 1 drivers
E_000001d9f2304b70 .event posedge, v000001d9f23615b0_0;
E_000001d9f2304bf0 .event posedge, v000001d9f22fd950_0;
L_000001d9f23639f0 .array/port v000001d9f2361dd0, L_000001d9f2363a90;
L_000001d9f2363a90 .concat [ 5 2 0 0], L_000001d9f2363d10, L_000001d9f3b60160;
L_000001d9f2364cb0 .array/port v000001d9f2361dd0, L_000001d9f2364850;
L_000001d9f2364850 .concat [ 5 2 0 0], L_000001d9f23648f0, L_000001d9f3b601a8;
    .scope S_000001d9f23ae020;
T_0 ;
    %wait E_000001d9f2304770;
    %load/vec4 v000001d9f22fd950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 189, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 95, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 247, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f22fd9f0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d9f22f99e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9f23609d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001d9f22f99e0;
T_2 ;
    %wait E_000001d9f23052f0;
    %load/vec4 v000001d9f2360d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d9f23609d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d9f23609d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d9f23609d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d9f23ae1b0;
T_3 ;
    %wait E_000001d9f23048f0;
    %load/vec4 v000001d9f2360390_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9f2360750_0, 0, 1;
    %load/vec4 v000001d9f2361b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001d9f2360f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001d9f2360f70_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
T_3.12 ;
T_3.11 ;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d9f23604d0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d9f22f4d10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9f2361830_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001d9f22f4d10;
T_5 ;
    %wait E_000001d9f2304bf0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 35, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 36, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 37, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 38, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 39, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %pushi/vec4 49, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d9f2361dd0, 4, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d9f22f4d10;
T_6 ;
    %wait E_000001d9f2304b70;
    %load/vec4 v000001d9f2361c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d9f2360cf0_0;
    %load/vec4 v000001d9f2360610_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001d9f2361dd0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d9f22eaac0;
T_7 ;
    %wait E_000001d9f2304ab0;
    %load/vec4 v000001d9f2361650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %and;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %or;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %add;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %sub;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %cmp/u;
    %jmp/0xz  T_7.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9f2360250_0, 0, 32;
T_7.11 ;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000001d9f23618d0_0;
    %ix/getv 4, v000001d9f2361510_0;
    %shiftl 4;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001d9f23618d0_0;
    %ix/getv 4, v000001d9f2361510_0;
    %shiftr 4;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %mul;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001d9f23618d0_0;
    %load/vec4 v000001d9f2361510_0;
    %xor;
    %store/vec4 v000001d9f2360250_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v000001d9f2360250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9f2360890_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9f2360890_0, 0, 1;
T_7.13 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d9f2307db0;
T_8 ;
    %vpi_call 2 13 "$dumpfile", "output_wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d9f2307db0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001d9f2307db0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9f2364710_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9f2364710_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001d9f2307db0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9f23613d0_0, 0, 1;
T_10.0 ;
    %delay 20, 0;
    %load/vec4 v000001d9f23613d0_0;
    %inv;
    %store/vec4 v000001d9f23613d0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001d9f2307db0;
T_11 ;
    %delay 300, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Processor_tb.v";
    "./PROCESSOR.v";
    "./IFU.v";
    "./INST_MEM.v";
    "./CONTROL.v";
    "./DATAPATH.v";
    "./ALU.v";
    "./REG_FILE.v";
