<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register DMAREQSEL</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register DMAREQSEL<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the DMAREQSEL register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga60cb6cc1d081c5d108441df2094996af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga60cb6cc1d081c5d108441df2094996af">DMAREQSEL_DMASEL00</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga60cb6cc1d081c5d108441df2094996af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 0:  <a href="#ga60cb6cc1d081c5d108441df2094996af">More...</a><br/></td></tr>
<tr class="separator:ga60cb6cc1d081c5d108441df2094996af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb185a589ebe027d7b5b28811fe6dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadcb185a589ebe027d7b5b28811fe6dfc">DMAREQSEL_DMASEL00_UNUSED</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gadcb185a589ebe027d7b5b28811fe6dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91fef43c15c544d979377c921b6c7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaa91fef43c15c544d979377c921b6c7e3">DMAREQSEL_DMASEL00_TIMER0_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:gaa91fef43c15c544d979377c921b6c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac208de7d80b0415656bd007d4e2d2c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac208de7d80b0415656bd007d4e2d2c6a">DMAREQSEL_DMASEL01</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gac208de7d80b0415656bd007d4e2d2c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 1:  <a href="#gac208de7d80b0415656bd007d4e2d2c6a">More...</a><br/></td></tr>
<tr class="separator:gac208de7d80b0415656bd007d4e2d2c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119b03b1c99642464c615fa3881277b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga119b03b1c99642464c615fa3881277b8">DMAREQSEL_DMASEL01_SD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga119b03b1c99642464c615fa3881277b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadceaf19b90c1f2d2aa31c12d182b576c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadceaf19b90c1f2d2aa31c12d182b576c">DMAREQSEL_DMASEL01_TIMER0_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="separator:gadceaf19b90c1f2d2aa31c12d182b576c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6180a6f80ec59435e818d4c65afdb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab6180a6f80ec59435e818d4c65afdb4a">DMAREQSEL_DMASEL02</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab6180a6f80ec59435e818d4c65afdb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL02 Selects the DMA request for GPDMA input 2:  <a href="#gab6180a6f80ec59435e818d4c65afdb4a">More...</a><br/></td></tr>
<tr class="separator:gab6180a6f80ec59435e818d4c65afdb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac9cb9ac46287b91dcb61d49e215cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga5ac9cb9ac46287b91dcb61d49e215cae">DMAREQSEL_DMASEL02_SSP0_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga5ac9cb9ac46287b91dcb61d49e215cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d8eacf8fb481e066a544b77bf54a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga17d8eacf8fb481e066a544b77bf54a9a">DMAREQSEL_DMASEL02_TIMER1_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:ga17d8eacf8fb481e066a544b77bf54a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452ebfb818f4926ae38f9e5addd3070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga2452ebfb818f4926ae38f9e5addd3070">DMAREQSEL_DMASEL03</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga2452ebfb818f4926ae38f9e5addd3070"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL03 Selects the DMA request for GPDMA input 3:  <a href="#ga2452ebfb818f4926ae38f9e5addd3070">More...</a><br/></td></tr>
<tr class="separator:ga2452ebfb818f4926ae38f9e5addd3070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982ba73be3fedeaf0eb6ccb136428f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga982ba73be3fedeaf0eb6ccb136428f92">DMAREQSEL_DMASEL03_SSP0_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga982ba73be3fedeaf0eb6ccb136428f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2ba895c0d8642029ad48376c670a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gabc2ba895c0d8642029ad48376c670a7e">DMAREQSEL_DMASEL03_TIMER1_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="separator:gabc2ba895c0d8642029ad48376c670a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2944f6166a2809f5391dabd521018b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gae2944f6166a2809f5391dabd521018b9">DMAREQSEL_DMASEL04</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gae2944f6166a2809f5391dabd521018b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL04 Selects the DMA request for GPDMA input 4:  <a href="#gae2944f6166a2809f5391dabd521018b9">More...</a><br/></td></tr>
<tr class="separator:gae2944f6166a2809f5391dabd521018b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cc80fd572f5b7f01b5e291d8bc155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga684cc80fd572f5b7f01b5e291d8bc155">DMAREQSEL_DMASEL04_SSP1_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga684cc80fd572f5b7f01b5e291d8bc155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5216f2b86f3da57df14ca25dec6281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga2d5216f2b86f3da57df14ca25dec6281">DMAREQSEL_DMASEL04_TIMER2_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="separator:ga2d5216f2b86f3da57df14ca25dec6281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaf2a080e215d2812d8163edc29ebf3b1a">DMAREQSEL_DMASEL05</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMASEL05 Selects the DMA request for GPDMA input 5:  <a href="#gaf2a080e215d2812d8163edc29ebf3b1a">More...</a><br/></td></tr>
<tr class="separator:gaf2a080e215d2812d8163edc29ebf3b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8936cea850297ad80c73017e790285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gae8936cea850297ad80c73017e790285d">DMAREQSEL_DMASEL05_SSP1_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gae8936cea850297ad80c73017e790285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeea542fbecb03513d2140205f52aeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gafeea542fbecb03513d2140205f52aeac">DMAREQSEL_DMASEL05_TIMER2_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="separator:gafeea542fbecb03513d2140205f52aeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab226db5b1647891d55fdefc75b371d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab226db5b1647891d55fdefc75b371d83">DMAREQSEL_DMASEL06</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gab226db5b1647891d55fdefc75b371d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 6:  <a href="#gab226db5b1647891d55fdefc75b371d83">More...</a><br/></td></tr>
<tr class="separator:gab226db5b1647891d55fdefc75b371d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a68e2a0f2be3fd046ee81be0c648fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga0a68e2a0f2be3fd046ee81be0c648fbb">DMAREQSEL_DMASEL06_SSP2_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga0a68e2a0f2be3fd046ee81be0c648fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64074f20cf43f1b7cb3d98747f27f682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga64074f20cf43f1b7cb3d98747f27f682">DMAREQSEL_DMASEL06_I2C_CH0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="separator:ga64074f20cf43f1b7cb3d98747f27f682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfeb6e861a2757b9ba5219243969ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gacfeb6e861a2757b9ba5219243969ee60">DMAREQSEL_DMASEL07</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gacfeb6e861a2757b9ba5219243969ee60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 7:  <a href="#gacfeb6e861a2757b9ba5219243969ee60">More...</a><br/></td></tr>
<tr class="separator:gacfeb6e861a2757b9ba5219243969ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ac9d12e44c67008731a84f5a1dfa98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gab1ac9d12e44c67008731a84f5a1dfa98">DMAREQSEL_DMASEL07_SSP2_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gab1ac9d12e44c67008731a84f5a1dfa98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5791c2dd2aee99c3be728e1c3ca1f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac5791c2dd2aee99c3be728e1c3ca1f84">DMAREQSEL_DMASEL07_I2C_CH1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="separator:gac5791c2dd2aee99c3be728e1c3ca1f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga9bbd1510606933cc3dac6bbe5f73d098">DMAREQSEL_DMASEL10</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 10:  <a href="#ga9bbd1510606933cc3dac6bbe5f73d098">More...</a><br/></td></tr>
<tr class="separator:ga9bbd1510606933cc3dac6bbe5f73d098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9ecdb77f1d71ece447ef7c8c87624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga66a9ecdb77f1d71ece447ef7c8c87624">DMAREQSEL_DMASEL10_UART0_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga66a9ecdb77f1d71ece447ef7c8c87624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dfc1fa42dc7cc9420327ede91fa9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga88dfc1fa42dc7cc9420327ede91fa9d5">DMAREQSEL_DMASEL10_UART3_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="separator:ga88dfc1fa42dc7cc9420327ede91fa9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1396c9d49bbc5630d1a579378df89fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga1396c9d49bbc5630d1a579378df89fc5">DMAREQSEL_DMASEL11</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:ga1396c9d49bbc5630d1a579378df89fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 11:  <a href="#ga1396c9d49bbc5630d1a579378df89fc5">More...</a><br/></td></tr>
<tr class="separator:ga1396c9d49bbc5630d1a579378df89fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac322c10e61c635dc834eaac8623360f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gac322c10e61c635dc834eaac8623360f8">DMAREQSEL_DMASEL11_UART0_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gac322c10e61c635dc834eaac8623360f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeaf12b3d648d5020f75d7875c9e657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaadeaf12b3d648d5020f75d7875c9e657">DMAREQSEL_DMASEL11_UART3_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="separator:gaadeaf12b3d648d5020f75d7875c9e657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga10c98c76d9f97a1ebd493990ab8d1fed">DMAREQSEL_DMASEL12</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 12:  <a href="#ga10c98c76d9f97a1ebd493990ab8d1fed">More...</a><br/></td></tr>
<tr class="separator:ga10c98c76d9f97a1ebd493990ab8d1fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c423ba9f5e15ae3a156eade350911db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga8c423ba9f5e15ae3a156eade350911db">DMAREQSEL_DMASEL12_UART1_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga8c423ba9f5e15ae3a156eade350911db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf96a5852f63ff2a7fed3165c7b728d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaaf96a5852f63ff2a7fed3165c7b728d9">DMAREQSEL_DMASEL12_UART4_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="separator:gaaf96a5852f63ff2a7fed3165c7b728d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaa3dea01b565ca9dedd50f4ce94fc3b76">DMAREQSEL_DMASEL13</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 13:  <a href="#gaa3dea01b565ca9dedd50f4ce94fc3b76">More...</a><br/></td></tr>
<tr class="separator:gaa3dea01b565ca9dedd50f4ce94fc3b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1d4882b73632840c0ec4e98339fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga8ad1d4882b73632840c0ec4e98339fdf">DMAREQSEL_DMASEL13_UART1_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga8ad1d4882b73632840c0ec4e98339fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eae06e4bae9868f7528ebd8ab7dbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga00eae06e4bae9868f7528ebd8ab7dbcc">DMAREQSEL_DMASEL13_UART4_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="separator:ga00eae06e4bae9868f7528ebd8ab7dbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d0a811138ab6e4f2698f446b47e33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga30d0a811138ab6e4f2698f446b47e33f">DMAREQSEL_DMASEL14</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga30d0a811138ab6e4f2698f446b47e33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 14:  <a href="#ga30d0a811138ab6e4f2698f446b47e33f">More...</a><br/></td></tr>
<tr class="separator:ga30d0a811138ab6e4f2698f446b47e33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22539784e61b30e92d3e4f26dda70a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga22539784e61b30e92d3e4f26dda70a4f">DMAREQSEL_DMASEL14_UART2_TX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:ga22539784e61b30e92d3e4f26dda70a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeafd40eb881c90f9e2af5ed40a484e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gadeafd40eb881c90f9e2af5ed40a484e2">DMAREQSEL_DMASEL14_TIMER3_M0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="separator:gadeafd40eb881c90f9e2af5ed40a484e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#ga4150b50e2b4ad8dfabe8d7c791dc822c">DMAREQSEL_DMASEL15</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the DMA request for GPDMA input 15:  <a href="#ga4150b50e2b4ad8dfabe8d7c791dc822c">More...</a><br/></td></tr>
<tr class="separator:ga4150b50e2b4ad8dfabe8d7c791dc822c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fb70f985756d2906711b4dc85ec0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gad0fb70f985756d2906711b4dc85ec0dd">DMAREQSEL_DMASEL15_UART2_RX</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="separator:gad0fb70f985756d2906711b4dc85ec0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee76b7a82a38455419dd3ed57b0c1b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___d_m_a_r_e_q_s_e_l.html#gaee76b7a82a38455419dd3ed57b0c1b89">DMAREQSEL_DMASEL15_TIMER3_M1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="separator:gaee76b7a82a38455419dd3ed57b0c1b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the DMAREQSEL register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga60cb6cc1d081c5d108441df2094996af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL00&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 0: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01220">1220</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa91fef43c15c544d979377c921b6c7e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL00_TIMER0_M0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01222">1222</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadcb185a589ebe027d7b5b28811fe6dfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL00_UNUSED&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01221">1221</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac208de7d80b0415656bd007d4e2d2c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL01&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 1: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01225">1225</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga119b03b1c99642464c615fa3881277b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL01_SD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01226">1226</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadceaf19b90c1f2d2aa31c12d182b576c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL01_TIMER0_M1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01227">1227</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6180a6f80ec59435e818d4c65afdb4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL02&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMASEL02 Selects the DMA request for GPDMA input 2: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01230">1230</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ac9cb9ac46287b91dcb61d49e215cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL02_SSP0_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01231">1231</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17d8eacf8fb481e066a544b77bf54a9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL02_TIMER1_M0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01232">1232</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2452ebfb818f4926ae38f9e5addd3070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL03&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMASEL03 Selects the DMA request for GPDMA input 3: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01235">1235</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga982ba73be3fedeaf0eb6ccb136428f92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL03_SSP0_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01236">1236</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc2ba895c0d8642029ad48376c670a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL03_TIMER1_M1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01237">1237</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2944f6166a2809f5391dabd521018b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL04&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMASEL04 Selects the DMA request for GPDMA input 4: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01240">1240</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga684cc80fd572f5b7f01b5e291d8bc155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL04_SSP1_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01241">1241</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d5216f2b86f3da57df14ca25dec6281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL04_TIMER2_M0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01242">1242</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2a080e215d2812d8163edc29ebf3b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL05&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMASEL05 Selects the DMA request for GPDMA input 5: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01245">1245</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8936cea850297ad80c73017e790285d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL05_SSP1_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01246">1246</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafeea542fbecb03513d2140205f52aeac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL05_TIMER2_M1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01247">1247</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab226db5b1647891d55fdefc75b371d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL06&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 6: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01250">1250</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64074f20cf43f1b7cb3d98747f27f682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL06_I2C_CH0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01252">1252</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a68e2a0f2be3fd046ee81be0c648fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL06_SSP2_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01251">1251</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacfeb6e861a2757b9ba5219243969ee60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL07&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 7: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01255">1255</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5791c2dd2aee99c3be728e1c3ca1f84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL07_I2C_CH1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01257">1257</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1ac9d12e44c67008731a84f5a1dfa98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL07_SSP2_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01256">1256</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bbd1510606933cc3dac6bbe5f73d098"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL10&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 10: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01260">1260</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a9ecdb77f1d71ece447ef7c8c87624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL10_UART0_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01261">1261</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88dfc1fa42dc7cc9420327ede91fa9d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL10_UART3_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01262">1262</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1396c9d49bbc5630d1a579378df89fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL11&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 11: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01265">1265</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac322c10e61c635dc834eaac8623360f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL11_UART0_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01266">1266</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadeaf12b3d648d5020f75d7875c9e657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL11_UART3_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01267">1267</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10c98c76d9f97a1ebd493990ab8d1fed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL12&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 12: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01270">1270</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c423ba9f5e15ae3a156eade350911db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL12_UART1_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01271">1271</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf96a5852f63ff2a7fed3165c7b728d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL12_UART4_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01272">1272</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3dea01b565ca9dedd50f4ce94fc3b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL13&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 13: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01275">1275</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ad1d4882b73632840c0ec4e98339fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL13_UART1_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01276">1276</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00eae06e4bae9868f7528ebd8ab7dbcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL13_UART4_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01277">1277</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30d0a811138ab6e4f2698f446b47e33f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL14&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 14: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01280">1280</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadeafd40eb881c90f9e2af5ed40a484e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL14_TIMER3_M0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01282">1282</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22539784e61b30e92d3e4f26dda70a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL14_UART2_TX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01281">1281</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4150b50e2b4ad8dfabe8d7c791dc822c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL15&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the DMA request for GPDMA input 15: </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01285">1285</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee76b7a82a38455419dd3ed57b0c1b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL15_TIMER3_M1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01287">1287</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad0fb70f985756d2906711b4dc85ec0dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQSEL_DMASEL15_UART2_RX&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01286">1286</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
