
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul11u_pwr_0_930_mre_00_0000.v) [C](mul11u_pwr_0_930_mre_00_0000.c) |
| mul11u_pwr_0_690_mre_00_7712 | 778.46827 | 4455 | 99.6997594833 | 0.7711579881 |  [Verilog](mul11u_pwr_0_690_mre_00_7712.v) [C](mul11u_pwr_0_690_mre_00_7712.c) |
| mul11u_pwr_0_637_mre_01_3375 | 1629.40986 | 8342 | 99.7320652008 | 1.3374605277 |  [Verilog](mul11u_pwr_0_637_mre_01_3375.v) [C](mul11u_pwr_0_637_mre_01_3375.c) |
| mul11u_pwr_0_500_mre_03_2590 | 3698.14744 | 20849 | 99.8838663101 | 3.2590278775 |  [Verilog](mul11u_pwr_0_500_mre_03_2590.v) [C](mul11u_pwr_0_500_mre_03_2590.c) |
| mul11u_pwr_0_384_mre_07_5573 | 7821.28098 | 41464 | 99.8823881149 | 7.5573011066 |  [Verilog](mul11u_pwr_0_384_mre_07_5573.v) [C](mul11u_pwr_0_384_mre_07_5573.c) |
| mul11u_pwr_0_300_mre_08_0971 | 14306.13117 | 83411 | 99.8944282532 | 8.0970764444 |  [Verilog](mul11u_pwr_0_300_mre_08_0971.v) [C](mul11u_pwr_0_300_mre_08_0971.c) |
| mul11u_pwr_0_187_mre_28_4968 | 91250.76477 | 419041 | 99.9004602432 | 28.4967507974 |  [Verilog](mul11u_pwr_0_187_mre_28_4968.v) [C](mul11u_pwr_0_187_mre_28_4968.c) |
| mul11u_pwr_0_084_mre_62_9040 | 140134.75906 | 588559 | 99.9018669128 | 62.9040345803 |  [Verilog](mul11u_pwr_0_084_mre_62_9040.v) [C](mul11u_pwr_0_084_mre_62_9040.c) |

Parameters
--------------
![Parameters figure](fig.png)
         