// Seed: 2371440298
module module_0 ();
  wire id_1;
  id_2 :
  assert property (@(posedge id_1) id_2)
  else $display({id_2{id_2}});
endmodule
module module_1 ();
  initial begin
    if (id_1) begin
      deassign id_1;
    end else begin
      $display(1'd0);
    end
  end
  module_0();
endmodule
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire sample,
    input wire id_8,
    output supply0 module_2,
    output wor id_10,
    output tri1 id_11
);
  wire id_13 = id_13;
  wire id_14;
  module_0();
endmodule
