wire [31:0] res;
    reg [31:0] a_signed, b_signed;
    reg [4:0] shift_amount;
    reg [31:0] shift_amount_signed;
    reg [31:0] temp;
    reg [31:0] temp2;
    reg [31:0] temp3;
    reg [31:0] temp4;
    reg [31:0] temp5;
    reg [31:0] temp6;
    reg [31:0] temp7;
    reg [31:0] temp8;
    reg [31:0] temp9;
    reg [31:0] temp10;
    reg [31:0] temp11;
    reg [31:0] temp12;
    reg [31:0] temp13;
    reg [31:0] temp14;
    reg [31:0] temp15;
    reg [31:0] temp16;
    reg [31:0] temp17;
    reg [31:0] temp18;
    reg [31:0] temp19;
    reg [31:0] temp20;
    reg [31:0] temp21;
    reg [31:0] temp22;
    reg [31:0] temp23;
    reg [31:0] temp24;
    reg [31:0] temp25;
    reg [31:0] temp26;
    reg [31:0] temp27;
    reg [31:0] temp28;
    reg [31:0] temp29;
    reg [31:0] temp30;
    reg [31:0] temp31;
    reg [31:0] temp32;
    reg [31:0] temp33;
    reg [31:0] temp34;
    reg [31:0] temp35;
    reg [31:0] temp36;
    reg [31:0] temp37;
    reg [31:0] temp38;
    reg [31:0] temp39;
    reg [31:0] temp40;
    reg [31:0] temp41;
    reg [31:0] temp42;
    reg [31:0] temp43;
    reg [31:0] temp44;
    reg [31:0] temp45;
    reg [31:0] temp46;
    reg [31:0] temp47;
    reg [31:0] temp48;
    reg [31:0] temp49;
    reg [31:0] temp50;
    reg [31:0] temp51;
    reg [31:0] temp52;
    reg [31:0] temp53;
    reg [31:0] temp54;
    reg [31:0] temp55;
    reg [31:0] temp56;
    reg [31:0] temp57;
    reg [31:0] temp58;
    reg [31:0] temp59;
    reg [31:0] temp60;
    reg [31:0] temp61;
    reg [31:0] temp62;
    reg [31:0] temp63;
    reg [31:0] temp64;
    reg [31:0] temp65;
    reg [31:0] temp66;
    reg [31:0] temp67;
    reg [31:0] temp68;
    reg [31:0] temp69;
    reg [31:0] temp70;
    reg [31:0] temp71;
    reg [31:0] temp72;
    reg [31:0] temp73;
    reg [31:0] temp74;
    reg [31:0] temp75;