
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 13:53:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 94, ed: 306, lv: 5, pw: 181.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	91
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] EFX_IBUF        : 	4
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 13:55:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 94, ed: 306, lv: 5, pw: 181.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	91
[EFX-0000 INFO] EFX_FF          : 	87
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 14:03:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'FirstRegister' is already declared (VERI-1116) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:69)
[EFX-0012 VERI-INFO] previous declaration of 'FirstRegister' is from here (VERI-1967) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:51)
[EFX-0010 VERI-ERROR] 'FirstRegister' is already declared (VERI-1116) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:79)
[EFX-0012 VERI-INFO] previous declaration of 'FirstRegister' is from here (VERI-1967) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:61)
[EFX-0010 VERI-ERROR] 'FirstRegister' is already declared (VERI-1116) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:89)
[EFX-0012 VERI-INFO] previous declaration of 'FirstRegister' is from here (VERI-1967) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:71)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:90)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 14:03:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 76 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 331, ed: 1187, lv: 5, pw: 647.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	321
[EFX-0000 INFO] EFX_FF          : 	282
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 14:07:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 76 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Inverted Clock Network 'main/n31' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 41 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 2s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 289, ed: 986, lv: 5, pw: 565.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Inverted Clock Network 'main/n31' with 128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 120 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	281
[EFX-0000 INFO] EFX_FF          : 	262
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 16:16:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0010 VERI-ERROR] cannot find port '_HOLD' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:56)
[EFX-0012 VERI-INFO] 'PWMRegister' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0010 VERI-ERROR] cannot find port '_HOLD' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:66)
[EFX-0012 VERI-INFO] 'PWMRegister' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0010 VERI-ERROR] cannot find port '_HOLD' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:76)
[EFX-0012 VERI-INFO] 'PWMRegister' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0010 VERI-ERROR] cannot find port '_HOLD' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:86)
[EFX-0012 VERI-INFO] 'PWMRegister' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 16:17:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0200 WARNING] Removing redundant signal : ReadBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:7)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 76 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 443, ed: 1464, lv: 6, pw: 886.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	443
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:00:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 383, ed: 1282, lv: 6, pw: 811.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	383
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:00:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:17)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:17)
[EFX-0010 VERI-ERROR] module 'N_Bit_Register' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:28)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:00:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:17)
[EFX-0010 VERI-ERROR] assignment under multiple clock edges is not supported for synthesis (VERI-1466) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:19)
[EFX-0012 VERI-INFO] module 'N_Bit_Register' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] module 'AddressableRegister' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] module 'PWMRegister' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] module 'Main' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:01:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 442, ed: 1477, lv: 6, pw: 899.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	441
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:01:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 383, ed: 1282, lv: 6, pw: 811.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	383
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:04:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=area
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 5, nd: 371, ed: 1288, lv: 6, pw: 808.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	371
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:05:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=area
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 5, nd: 655, ed: 2149, lv: 7, pw: 1206.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	655
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:05:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=area2
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 6, nd: 371, ed: 1288, lv: 6, pw: 808.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	371
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:06:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1338, lv: 6, pw: 827.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	392
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:16:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:43)
[EFX-0012 VERI-INFO] module 'SCLK_Counter' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0012 VERI-INFO] module 'SPI_Slave' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] module 'Main' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:16:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:43)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1169, lv: 6, pw: 764.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	336
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:31:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'BitWidth' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] module 'PWMRegister' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:31:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 336, ed: 1169, lv: 6, pw: 764.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	336
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:45:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0010 VERI-ERROR] cannot find port 'NewAddress' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:50)
[EFX-0012 VERI-INFO] 'AddressPointer' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] port 'FirstAddress' remains unconnected for this instance (VERI-1927) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:45:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:34)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network main/SecondRegister/RegisterCLK
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 140 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 13 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 346, ed: 1229, lv: 6, pw: 797.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 140 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 13 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	344
[EFX-0000 INFO] EFX_FF          : 	346
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 18:53:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network main/SecondRegister/RegisterCLK
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 379, ed: 1313, lv: 6, pw: 824.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	379
[EFX-0000 INFO] EFX_FF          : 	347
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 19:43:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] cannot index into non-array type wire for 'TransferComplete' (VERI-1011) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:98)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 19:43:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:23)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'SecondRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'ThirdRegister' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'FourthRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network main/SecondRegister/RegisterCLK
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 15 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 383, ed: 1312, lv: 6, pw: 832.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	380
[EFX-0000 INFO] EFX_FF          : 	348
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 23:57:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:23)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 15 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 537, ed: 1675, lv: 6, pw: 986.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	537
[EFX-0000 INFO] EFX_FF          : 	348
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2025 00:31:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 15 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 547, ed: 1742, lv: 6, pw: 1008.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	547
[EFX-0000 INFO] EFX_FF          : 	348
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2025 00:40:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 15 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 540, ed: 1686, lv: 6, pw: 994.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	540
[EFX-0000 INFO] EFX_FF          : 	348
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2025 00:44:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave(TXEnable=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0011 VERI-WARNING] invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:45)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:28)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:32)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=6)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=7)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=8)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=9)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=10)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=11)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=12)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=13)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=14)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=15)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=16)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=17)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister(StartAddress=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=18)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=19)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=20)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=21)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=22)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=23)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' is not connected on this instance (VDB-1013) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : TXDataLine[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:4)
[EFX-0200 WARNING] Removing redundant signal : MISO. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:7)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0200 WARNING] Removing redundant signal : SecondRXDataLine[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:12)
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'SwitchValueLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerCountLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerUpper' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TimerPrescalerLower' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:15)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave(TXEnable=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=17)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=19)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=20)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=21)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=22)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=23)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister(StartAddress=18)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 15 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 542, ed: 1687, lv: 6, pw: 994.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'main/SecondRegister/RegisterCLK' with 192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 132 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'main/AddressWrite' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	127
[EFX-0000 INFO] EFX_LUT4        : 	539
[EFX-0000 INFO] EFX_FF          : 	348
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)
