<<<<<<< HEAD
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27002@LS1.appsci.queensu.ca " "Can't contact license server \"27002@LS1.appsci.queensu.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1708724163926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708724163930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724163931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:36:00 2024 " "Processing started: Fri Feb 23 16:36:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724163931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708724163931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708724163931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708724164652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708724164652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(39) " "Verilog HDL information at datapath_tb.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708724182445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoToOneMultiplexer " "Found entity 1: thirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1708724182462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oldrcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file oldrcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder " "Found entity 1: RCAdder" {  } { { "OldRCAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/OldRCAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file my_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEG " "Found entity 1: My_NEG" {  } { { "My_NEG.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_NEG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_MUL " "Found entity 1: My_MUL" {  } { { "My_MUL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_MUL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724182553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708724182553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"MDRout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182558 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724182558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_tb " "Elaborating entity \"datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708724182643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_tb.v(23) " "Verilog HDL Case Statement information at datapath_tb.v(23): all case item expressions in this case statement are onehot" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"Zin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182649 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AND datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"AND\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mdatain datapath_tb.v(39) " "Verilog HDL Always Construct warning at datapath_tb.v(39): inferring latch(es) for variable \"Mdatain\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[0\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[0\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[1\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[1\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[2\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[2\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[3\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[3\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[4\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[4\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[5\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[5\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[6\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[6\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[7\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[7\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[8\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[8\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[9\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[9\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182651 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[10\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[10\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[11\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[11\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[12\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[12\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[13\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[13\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[14\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[14\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[15\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[15\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[16\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[16\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[17\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[17\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[18\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[18\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[19\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[19\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[20\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[20\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[21\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[21\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[22\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[22\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[23\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[23\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[24\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[24\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[25\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[25\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[26\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[26\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[27\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[27\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[28\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[28\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[29\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[29\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[30\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[30\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mdatain\[31\] datapath_tb.v(39) " "Inferred latch for \"Mdatain\[31\]\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182652 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in datapath_tb.v(39) " "Inferred latch for \"R3in\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in datapath_tb.v(39) " "Inferred latch for \"R2in\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in datapath_tb.v(39) " "Inferred latch for \"R1in\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AND datapath_tb.v(39) " "Inferred latch for \"AND\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read datapath_tb.v(39) " "Inferred latch for \"Read\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC datapath_tb.v(39) " "Inferred latch for \"IncPC\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin datapath_tb.v(39) " "Inferred latch for \"Yin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin datapath_tb.v(39) " "Inferred latch for \"IRin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin datapath_tb.v(39) " "Inferred latch for \"MDRin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin datapath_tb.v(39) " "Inferred latch for \"PCin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zin datapath_tb.v(39) " "Inferred latch for \"Zin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin datapath_tb.v(39) " "Inferred latch for \"MARin\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out datapath_tb.v(39) " "Inferred latch for \"R3out\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out datapath_tb.v(39) " "Inferred latch for \"R2out\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout datapath_tb.v(39) " "Inferred latch for \"MDRout\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout datapath_tb.v(39) " "Inferred latch for \"Zlowout\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout datapath_tb.v(39) " "Inferred latch for \"PCout\" at datapath_tb.v(39)" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182653 "|datapath_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DUT " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DUT\"" {  } { { "datapath_tb.v" "DUT" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/datapath_tb.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182655 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ZRegout Datapath.v(11) " "Output port \"ZRegout\" at Datapath.v(11) has no driver" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708724182659 "|datapath_tb|Datapath:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Datapath:DUT\|Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Datapath:DUT\|Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg Datapath:DUT\|PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"Datapath:DUT\|PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg Datapath:DUT\|MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"Datapath:DUT\|MDR_reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Datapath:DUT\|Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Datapath:DUT\|Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182704 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182706 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708724182706 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182707 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182708 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182709 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182710 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708724182711 "|datapath_tb|Datapath:DUT|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder32 Datapath:DUT\|RCAdder32:add " "Elaborating entity \"RCAdder32\" for hierarchy \"Datapath:DUT\|RCAdder32:add\"" {  } { { "Datapath.v" "add" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Datapath:DUT\|RCAdder32:add\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\"" {  } { { "RCAdder32.v" "FA0" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_XOR Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1 " "Elaborating entity \"My_XOR\" for hierarchy \"Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1\"" {  } { { "FullAdder.v" "xor1" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_AND Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_AND:and1 " "Elaborating entity \"My_AND\" for hierarchy \"Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_AND:and1\"" {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_OR Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_OR:or1 " "Elaborating entity \"My_OR\" for hierarchy \"Datapath:DUT\|RCAdder32:add\|FullAdder:FA0\|My_OR:or1\"" {  } { { "FullAdder.v" "or1" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:DUT\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"Datapath:DUT\|alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182791 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(47) " "Verilog HDL warning at alu.v(47): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 47 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1708724182795 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(49) " "Verilog HDL warning at alu.v(49): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 49 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1708724182795 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(8) " "Output port \"carry\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708724182795 "|datapath_tb|Datapath:DUT|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion Datapath:DUT\|alu:alu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"Datapath:DUT\|alu:alu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182796 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708724182799 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708724182799 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708724182800 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708724182800 "|datapath_tb|Datapath:DUT|alu:alu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right Datapath:DUT\|alu:alu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"Datapath:DUT\|alu:alu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708724182803 "|datapath_tb|Datapath:DUT|alu:alu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left Datapath:DUT\|alu:alu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"Datapath:DUT\|alu:alu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708724182807 "|datapath_tb|Datapath:DUT|alu:alu|rotate_left:rol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus Datapath:DUT\|bus:bus " "Elaborating entity \"bus\" for hierarchy \"Datapath:DUT\|bus:bus\"" {  } { { "Datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708724182809 "|datapath_tb|Datapath:DUT|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder Datapath:DUT\|bus:bus\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"Datapath:DUT\|bus:bus\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708724182820 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux ThirtyTwoToOneMultiplexer " "Node instance \"mux\" instantiates undefined entity \"ThirtyTwoToOneMultiplexer\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "bus.v" "mux" { Text "C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1708724182853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708724182902 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  78 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724182914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 23 16:36:22 2024 " "Processing ended: Fri Feb 23 16:36:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724182914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724182914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724182914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708724182914 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708724186111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724186114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:36:26 2024 " "Processing started: Fri Feb 23 16:36:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724186114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724186114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724186114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708724186360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708724186360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/RCAdder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(39) " "Verilog HDL information at datapath_tb.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/datapath_tb.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1708724191573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneMultiplexer " "Found entity 1: ThirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191583 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708724191586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oldrcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file oldrcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder " "Found entity 1: RCAdder" {  } { { "OldRCAdder.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/OldRCAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file my_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEG " "Found entity 1: My_NEG" {  } { { "My_NEG.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_NEG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_MUL " "Found entity 1: My_MUL" {  } { { "My_MUL.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_MUL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708724191654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"MDRout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708724191678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ZRegout Datapath.v(11) " "Output port \"ZRegout\" at Datapath.v(11) has no driver" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708724191679 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"MDR_reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191709 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191710 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191711 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724191712 "|Datapath|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder RCAdder:add " "Elaborating entity \"RCAdder\" for hierarchy \"RCAdder:add\"" {  } { { "Datapath.v" "add" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191717 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(47) " "Verilog HDL warning at alu.v(47): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 47 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708724191718 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(49) " "Verilog HDL warning at alu.v(49): converting signed shift amount to unsigned" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 49 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708724191718 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(8) " "Output port \"carry\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708724191718 "|Datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:alu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:alu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191719 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1708724191721 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1708724191721 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708724191722 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708724191722 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708724191724 "|Datapath|alu:alu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708724191726 "|Datapath|alu:alu|rotate_left:rol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "Datapath.v" "bus" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708724191729 "|Datapath|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder bus:bus\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"bus:bus\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneMultiplexer bus:bus\|ThirtyTwoToOneMultiplexer:mux " "Elaborating entity \"ThirtyTwoToOneMultiplexer\" for hierarchy \"bus:bus\|ThirtyTwoToOneMultiplexer:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/bus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourToOneMux bus:bus\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0 " "Elaborating entity \"fourToOneMux\" for hierarchy \"bus:bus\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0\"" {  } { { "thirtyTwoToOneMultiplexer.v" "mux0" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/thirtyTwoToOneMultiplexer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724191733 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191799 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191799 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191801 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191801 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191802 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191802 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191803 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191803 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191805 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191805 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191806 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191806 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191807 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191807 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191808 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191808 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191808 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191809 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191809 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191810 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191810 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191811 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191811 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191811 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191812 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191812 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191813 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191813 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "Datapath.v" "clock" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[31\] " "Net \"MDRin\[31\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[31\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[30\] " "Net \"MDRin\[30\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[30\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[29\] " "Net \"MDRin\[29\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[29\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[28\] " "Net \"MDRin\[28\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[28\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[27\] " "Net \"MDRin\[27\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[27\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[26\] " "Net \"MDRin\[26\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[26\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[25\] " "Net \"MDRin\[25\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[25\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[24\] " "Net \"MDRin\[24\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[24\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[23\] " "Net \"MDRin\[23\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[23\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[22\] " "Net \"MDRin\[22\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[22\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[21\] " "Net \"MDRin\[21\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[21\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[20\] " "Net \"MDRin\[20\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[20\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[19\] " "Net \"MDRin\[19\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[19\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[18\] " "Net \"MDRin\[18\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[18\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[17\] " "Net \"MDRin\[17\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[17\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[16\] " "Net \"MDRin\[16\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[16\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[15\] " "Net \"MDRin\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[15\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[14\] " "Net \"MDRin\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[14\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[13\] " "Net \"MDRin\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[13\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[12\] " "Net \"MDRin\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[12\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[11\] " "Net \"MDRin\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[11\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[10\] " "Net \"MDRin\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[10\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[9\] " "Net \"MDRin\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[9\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[8\] " "Net \"MDRin\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[8\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[7\] " "Net \"MDRin\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[7\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[6\] " "Net \"MDRin\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[6\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[5\] " "Net \"MDRin\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[5\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[4\] " "Net \"MDRin\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[4\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[3\] " "Net \"MDRin\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[3\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[2\] " "Net \"MDRin\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[2\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[1\] " "Net \"MDRin\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[1\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MDRin\[0\] " "Net \"MDRin\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "MDRin\[0\]" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708724191814 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708724191814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708724192215 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[0\] GND " "Pin \"ZRegout\[0\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[1\] GND " "Pin \"ZRegout\[1\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[2\] GND " "Pin \"ZRegout\[2\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[3\] GND " "Pin \"ZRegout\[3\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[4\] GND " "Pin \"ZRegout\[4\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[5\] GND " "Pin \"ZRegout\[5\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[6\] GND " "Pin \"ZRegout\[6\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[7\] GND " "Pin \"ZRegout\[7\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[8\] GND " "Pin \"ZRegout\[8\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[9\] GND " "Pin \"ZRegout\[9\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[10\] GND " "Pin \"ZRegout\[10\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[11\] GND " "Pin \"ZRegout\[11\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[12\] GND " "Pin \"ZRegout\[12\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[13\] GND " "Pin \"ZRegout\[13\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[14\] GND " "Pin \"ZRegout\[14\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[15\] GND " "Pin \"ZRegout\[15\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[16\] GND " "Pin \"ZRegout\[16\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[17\] GND " "Pin \"ZRegout\[17\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[18\] GND " "Pin \"ZRegout\[18\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[19\] GND " "Pin \"ZRegout\[19\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[20\] GND " "Pin \"ZRegout\[20\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[21\] GND " "Pin \"ZRegout\[21\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[22\] GND " "Pin \"ZRegout\[22\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[23\] GND " "Pin \"ZRegout\[23\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[24\] GND " "Pin \"ZRegout\[24\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[25\] GND " "Pin \"ZRegout\[25\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[26\] GND " "Pin \"ZRegout\[26\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[27\] GND " "Pin \"ZRegout\[27\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[28\] GND " "Pin \"ZRegout\[28\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[29\] GND " "Pin \"ZRegout\[29\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[30\] GND " "Pin \"ZRegout\[30\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZRegout\[31\] GND " "Pin \"ZRegout\[31\]\" is stuck at GND" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708724192231 "|Datapath|ZRegout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708724192231 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708724192270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/Users/camer/School/Winter24/ELEC374/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724192336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708724192528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708724192528 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "81 " "Design contains 81 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighout " "No output dependent on input pin \"Zhighout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|Zhighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zlowout " "No output dependent on input pin \"zlowout\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|zlowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[0\] " "No output dependent on input pin \"ALUselect\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|ALUselect[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[1\] " "No output dependent on input pin \"ALUselect\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|ALUselect[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[2\] " "No output dependent on input pin \"ALUselect\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|ALUselect[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUselect\[3\] " "No output dependent on input pin \"ALUselect\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|ALUselect[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[0\] " "No output dependent on input pin \"MDatain\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[1\] " "No output dependent on input pin \"MDatain\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[2\] " "No output dependent on input pin \"MDatain\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[3\] " "No output dependent on input pin \"MDatain\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[4\] " "No output dependent on input pin \"MDatain\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[5\] " "No output dependent on input pin \"MDatain\[5\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[6\] " "No output dependent on input pin \"MDatain\[6\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[7\] " "No output dependent on input pin \"MDatain\[7\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[8\] " "No output dependent on input pin \"MDatain\[8\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[9\] " "No output dependent on input pin \"MDatain\[9\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[10\] " "No output dependent on input pin \"MDatain\[10\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[11\] " "No output dependent on input pin \"MDatain\[11\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[12\] " "No output dependent on input pin \"MDatain\[12\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[13\] " "No output dependent on input pin \"MDatain\[13\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[14\] " "No output dependent on input pin \"MDatain\[14\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[15\] " "No output dependent on input pin \"MDatain\[15\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[16\] " "No output dependent on input pin \"MDatain\[16\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[17\] " "No output dependent on input pin \"MDatain\[17\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[18\] " "No output dependent on input pin \"MDatain\[18\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[19\] " "No output dependent on input pin \"MDatain\[19\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[20\] " "No output dependent on input pin \"MDatain\[20\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[21\] " "No output dependent on input pin \"MDatain\[21\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[22\] " "No output dependent on input pin \"MDatain\[22\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[23\] " "No output dependent on input pin \"MDatain\[23\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[24\] " "No output dependent on input pin \"MDatain\[24\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[25\] " "No output dependent on input pin \"MDatain\[25\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[26\] " "No output dependent on input pin \"MDatain\[26\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[27\] " "No output dependent on input pin \"MDatain\[27\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[28\] " "No output dependent on input pin \"MDatain\[28\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[29\] " "No output dependent on input pin \"MDatain\[29\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[30\] " "No output dependent on input pin \"MDatain\[30\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDatain\[31\] " "No output dependent on input pin \"MDatain\[31\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708724192679 "|Datapath|MDatain[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708724192679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708724192682 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708724192682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708724192682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 836 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 836 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724192708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:36:32 2024 " "Processing ended: Fri Feb 23 16:36:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724192708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724192708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724192708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708724192708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708724194177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724194180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:36:33 2024 " "Processing started: Fri Feb 23 16:36:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724194180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708724194180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708724194180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708724195038 ""}
{ "Info" "0" "" "Project  = CPU-G2" {  } {  } 0 0 "Project  = CPU-G2" 0 0 "Fitter" 0 0 1708724195039 ""}
{ "Info" "0" "" "Revision = CPU-G2" {  } {  } 0 0 "Revision = CPU-G2" 0 0 "Fitter" 0 0 1708724195040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708724195141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708724195141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU-G2 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CPU-G2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708724195151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708724195187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708724195187 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708724195510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708724195623 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708724195886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "No exact pin location assignment(s) for 113 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708724196036 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1708724200525 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724200726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708724200768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708724200768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708724200769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708724200769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708724200771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708724200771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708724200771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708724200771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708724200771 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724200796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU-G2.sdc " "Synopsys Design Constraints File file not found: 'CPU-G2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708724204309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708724204310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1708724204310 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1708724204310 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708724204311 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708724204311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708724204311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708724204322 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1708724204377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724206321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708724207733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708724207986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724207986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708724208545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708724210976 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708724210976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708724211083 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1708724211083 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708724211083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724211086 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708724213297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708724213323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708724213628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708724213628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708724214035 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708724215855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camer/School/Winter24/ELEC374/CPU-G2/output_files/CPU-G2.fit.smsg " "Generated suppressed messages file C:/Users/camer/School/Winter24/ELEC374/CPU-G2/output_files/CPU-G2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708724216063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7412 " "Peak virtual memory: 7412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724216436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:36:56 2024 " "Processing ended: Fri Feb 23 16:36:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724216436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724216436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724216436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708724216436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708724217573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724217578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:36:57 2024 " "Processing started: Fri Feb 23 16:36:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724217578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708724217578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708724217578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708724218008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708724223711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724224104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:37:04 2024 " "Processing ended: Fri Feb 23 16:37:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724224104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724224104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724224104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708724224104 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708724224713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708724225158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724225161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:37:04 2024 " "Processing started: Fri Feb 23 16:37:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724225161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708724225161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU-G2 -c CPU-G2 " "Command: quartus_sta CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708724225162 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708724225232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708724225592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708724225592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724225621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724225621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU-G2.sdc " "Synopsys Design Constraints File file not found: 'CPU-G2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708724225983 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724225984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708724225984 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708724225984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708724225984 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708724225984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708724225985 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1708724225992 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708724225995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724225996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708724226011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708724226037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708724226659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724226706 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708724226706 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708724226706 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708724226706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724226716 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708724226718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708724226866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708724227198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724227226 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708724227226 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708724227226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708724227226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227234 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708724227236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708724227318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1708724227318 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1708724227319 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1708724227319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708724227327 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708724228237 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708724228237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724228274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:37:08 2024 " "Processing ended: Fri Feb 23 16:37:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724228274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724228274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724228274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708724228274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708724229232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708724229235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 16:37:09 2024 " "Processing started: Fri Feb 23 16:37:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708724229235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708724229235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708724229235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708724229761 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1708724229781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU-G2.vo C:/Users/camer/School/Winter24/ELEC374/CPU-G2/simulation/modelsim/ simulation " "Generated file CPU-G2.vo in folder \"C:/Users/camer/School/Winter24/ELEC374/CPU-G2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708724229873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708724229904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 16:37:09 2024 " "Processing ended: Fri Feb 23 16:37:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708724229904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708724229904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708724229904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708724229904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 851 s " "Quartus Prime Full Compilation was successful. 0 errors, 851 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708724230523 ""}
>>>>>>> 3931b5da923fc0c648d09cac8f4e778f5cb871a9
