Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0.ip --block-symbol-file --output-directory=/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0 --family=Agilex --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0.ip --synthesis=VERILOG --output-directory=/home/wisig/Videos/quartus/G3/ip/qsys_top/qsys_top_axil_interconnect_0 --family=Agilex --part=AGFB027R24C2E2VR2
Info: qsys_top_axil_interconnect_0: "Transforming system: qsys_top_axil_interconnect_0"
Info: qsys_top_axil_interconnect_0: "Naming system components in system: qsys_top_axil_interconnect_0"
Info: qsys_top_axil_interconnect_0: "Processing generation queue"
Info: qsys_top_axil_interconnect_0: "Generating: qsys_top_axil_interconnect_0"
Info: qsys_top_axil_interconnect_0: "Generating: axil_interconnect"
Info: qsys_top_axil_interconnect_0: Done "qsys_top_axil_interconnect_0" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
