$comment
	File created using the following command:
		vcd file lab07.msim.vcd -direction
$end
$date
	Sun May 10 18:58:25 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module for_sh_vlg_vec_tst $end
$var reg 1 ! MAX10_CLK1_50 $end
$var wire 1 " ledr_8 $end
$var wire 1 # ledr_9 $end
$var wire 1 $ result [7] $end
$var wire 1 % result [6] $end
$var wire 1 & result [5] $end
$var wire 1 ' result [4] $end
$var wire 1 ( result [3] $end
$var wire 1 ) result [2] $end
$var wire 1 * result [1] $end
$var wire 1 + result [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 3 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 4 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 5 ledr_8~output_o $end
$var wire 1 6 ledr_9~output_o $end
$var wire 1 7 result[7]~output_o $end
$var wire 1 8 result[6]~output_o $end
$var wire 1 9 result[5]~output_o $end
$var wire 1 : result[4]~output_o $end
$var wire 1 ; result[3]~output_o $end
$var wire 1 < result[2]~output_o $end
$var wire 1 = result[1]~output_o $end
$var wire 1 > result[0]~output_o $end
$var wire 1 ? MAX10_CLK1_50~input_o $end
$var wire 1 @ MAX10_CLK1_50~inputclkctrl_outclk $end
$var wire 1 A inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 B inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 C inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 D inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 E inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 F inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 G inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 H inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 I inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 J inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 K inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 L inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 M inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 N inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 O inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 P inst4|LPM_COMPARE_component|auto_generated|op_1~0_combout $end
$var wire 1 Q inst4|LPM_COMPARE_component|auto_generated|op_1~1_combout $end
$var wire 1 R ~GND~combout $end
$var wire 1 S inst|inst1|parallel_add_component|auto_generated|dffe30 $end
$var wire 1 T inst|inst1|parallel_add_component|auto_generated|dffe31~q $end
$var wire 1 U inst|inst1|parallel_add_component|auto_generated|dffe32 $end
$var wire 1 V inst|inst1|parallel_add_component|auto_generated|dffe26 $end
$var wire 1 W inst|inst1|parallel_add_component|auto_generated|dffe28 $end
$var wire 1 X inst|inst1|parallel_add_component|auto_generated|dffe24 $end
$var wire 1 Y inst|inst1|parallel_add_component|auto_generated|dffe20 $end
$var wire 1 Z inst|inst1|parallel_add_component|auto_generated|dffe18 $end
$var wire 1 [ inst|inst1|parallel_add_component|auto_generated|dffe16 $end
$var wire 1 \ inst|inst1|parallel_add_component|auto_generated|dffe12 $end
$var wire 1 ] inst|inst1|parallel_add_component|auto_generated|dffe10 $end
$var wire 1 ^ inst|inst1|parallel_add_component|auto_generated|dffe8 $end
$var wire 1 _ inst|inst1|parallel_add_component|auto_generated|dffe6 $end
$var wire 1 ` inst|inst1|parallel_add_component|auto_generated|dffe2 $end
$var wire 1 a inst|inst1|parallel_add_component|auto_generated|dffe4 $end
$var wire 1 b inst|inst1|parallel_add_component|auto_generated|op_6~0_combout $end
$var wire 1 c inst|inst9[0]~8_combout $end
$var wire 1 d inst|inst1|parallel_add_component|auto_generated|dffe3~q $end
$var wire 1 e inst|inst1|parallel_add_component|auto_generated|op_6~1 $end
$var wire 1 f inst|inst1|parallel_add_component|auto_generated|op_6~2_combout $end
$var wire 1 g inst|inst9[0]~9 $end
$var wire 1 h inst|inst9[1]~10_combout $end
$var wire 1 i inst|inst1|parallel_add_component|auto_generated|dffe7~q $end
$var wire 1 j inst|inst1|parallel_add_component|auto_generated|op_6~3 $end
$var wire 1 k inst|inst1|parallel_add_component|auto_generated|op_6~4_combout $end
$var wire 1 l inst|inst9[1]~11 $end
$var wire 1 m inst|inst9[2]~12_combout $end
$var wire 1 n inst|inst1|parallel_add_component|auto_generated|dffe11~q $end
$var wire 1 o inst|inst1|parallel_add_component|auto_generated|op_6~5 $end
$var wire 1 p inst|inst1|parallel_add_component|auto_generated|op_6~6_combout $end
$var wire 1 q inst|inst1|parallel_add_component|auto_generated|dffe14 $end
$var wire 1 r inst|inst9[2]~13 $end
$var wire 1 s inst|inst9[3]~14_combout $end
$var wire 1 t inst|inst1|parallel_add_component|auto_generated|dffe15~q $end
$var wire 1 u inst|inst1|parallel_add_component|auto_generated|op_6~7 $end
$var wire 1 v inst|inst1|parallel_add_component|auto_generated|op_6~8_combout $end
$var wire 1 w inst|inst9[3]~15 $end
$var wire 1 x inst|inst9[4]~16_combout $end
$var wire 1 y inst|inst1|parallel_add_component|auto_generated|dffe19~q $end
$var wire 1 z inst|inst1|parallel_add_component|auto_generated|op_6~9 $end
$var wire 1 { inst|inst1|parallel_add_component|auto_generated|op_6~10_combout $end
$var wire 1 | inst|inst1|parallel_add_component|auto_generated|dffe22 $end
$var wire 1 } inst|inst9[4]~17 $end
$var wire 1 ~ inst|inst9[5]~18_combout $end
$var wire 1 !! inst|inst1|parallel_add_component|auto_generated|dffe23~q $end
$var wire 1 "! inst|inst1|parallel_add_component|auto_generated|op_6~11 $end
$var wire 1 #! inst|inst1|parallel_add_component|auto_generated|op_6~12_combout $end
$var wire 1 $! inst|inst9[5]~19 $end
$var wire 1 %! inst|inst9[6]~20_combout $end
$var wire 1 &! inst|inst1|parallel_add_component|auto_generated|dffe27~q $end
$var wire 1 '! inst|inst1|parallel_add_component|auto_generated|op_6~13 $end
$var wire 1 (! inst|inst1|parallel_add_component|auto_generated|op_6~14_combout $end
$var wire 1 )! inst|inst9[6]~21 $end
$var wire 1 *! inst|inst9[7]~22_combout $end
$var wire 1 +! inst|inst9 [7] $end
$var wire 1 ,! inst|inst9 [6] $end
$var wire 1 -! inst|inst9 [5] $end
$var wire 1 .! inst|inst9 [4] $end
$var wire 1 /! inst|inst9 [3] $end
$var wire 1 0! inst|inst9 [2] $end
$var wire 1 1! inst|inst9 [1] $end
$var wire 1 2! inst|inst9 [0] $end
$var wire 1 3! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 4! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 5! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 6! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 7! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 8! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 9! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 :! inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 ;! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 <! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 =! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 >! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ?! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 @! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 A! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 B! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 C! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 D! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 E! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 F! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 G! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 H! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 I! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 J! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 K! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 L! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 M! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 N! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 O! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 P! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 Q! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 R! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 S! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 T! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 U! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 V! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 W! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 X! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 Y! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 Z! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 [! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 \! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 ]! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 ^! inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
z2
z3
z4
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
0C
1D
0E
0F
0G
1H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
1l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0:!
09!
08!
07!
06!
05!
04!
03!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
$end
#40000
1!
1?
1@
15
1"
1:!
1B
0A
1C
#80000
0!
0?
0@
05
0"
#120000
1!
1?
1@
15
1"
19!
0:!
1^!
1L!
1a
1`
0D
0B
1b
0C
1A
1c
1D
1g
1E
1C
0c
0E
1h
#160000
0!
0?
0@
05
0"
#200000
1!
1?
1@
15
1"
1:!
11!
1=
1B
1*
0A
0D
0C
1E
#240000
0!
0?
0@
05
0"
#280000
1!
1?
1@
15
1"
1i
18!
09!
0:!
1f
1F
1D
0B
0E
1C
1A
0l
0F
0h
1G
1E
0C
1m
0G
#320000
0!
0?
0@
05
0"
#360000
1!
1?
1@
15
1"
1:!
10!
01!
0=
1<
1B
1)
0*
0A
1C
#400000
0!
0?
0@
05
0"
#440000
1!
1?
1@
15
1"
1n
0i
19!
0:!
1k
0f
0D
0B
0C
1A
1r
1l
1F
1D
0m
1h
0E
1C
0r
0F
1s
1m
1G
1E
0s
0G
#480000
0!
0?
0@
05
0"
#520000
1!
1?
1@
15
1"
1:!
11!
1=
1B
1*
0A
0D
0C
1F
0E
1G
#560000
0!
0?
0@
05
0"
#600000
1!
1?
1@
15
1"
1i
17!
08!
09!
0:!
1f
0H
0F
1D
0B
1Q
0G
1E
1C
1A
16
0l
1H
1#
0h
1I
1G
0E
0C
1r
0m
0I
1s
07!
01!
00!
0<
0=
0*
0)
0Q
0G
06
0#
#640000
0!
0?
0@
05
0"
#680000
1!
1?
1@
15
1"
0n
0i
1:!
1/!
1;
0k
0f
1B
1(
0A
0r
1l
1m
1h
1C
0s
0m
#720000
0!
0?
0@
05
0"
#760000
1!
1?
1@
15
1"
1t
19!
0:!
0/!
11!
1=
0;
1p
0D
0B
0(
1*
0C
1A
1D
1s
1E
1C
0E
#800000
0!
0?
0@
05
0"
#840000
1!
1?
1@
15
1"
0t
1i
1:!
1/!
1;
0p
1f
1B
1(
0A
0l
0D
0s
0h
0C
1m
1E
#880000
0!
0?
0@
05
0"
#920000
1!
1?
1@
15
1"
1t
18!
09!
0:!
0/!
10!
01!
0=
1<
0;
1p
1F
1D
0B
0(
1)
0*
0E
1C
1A
0F
1s
1G
1E
0C
0G
#960000
0!
0?
0@
05
0"
#1000000
