// Seed: 34293449
`define pp_5 0
module module_0 (
    output uwire id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  assign id_2[1'h0] = 1 & id_4 + 1'd0;
  wor id_5;
  assign id_0[1] = id_5[1];
endmodule
