Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Mon Nov 20 19:48:35 2023
| Host              : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file butterfly_timing_summary_routed.rpt -pb butterfly_timing_summary_routed.pb -rpx butterfly_timing_summary_routed.rpx -warn_on_violation
| Design            : butterfly
| Device            : xcau25p-sfvb784
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                  437        0.067        0.000                      0                  437        0.893        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.168}        2.336           428.082         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.021        0.000                      0                  437        0.067        0.000                      0                  437        0.893        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.837ns (36.899%)  route 1.431ns (63.101%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 4.544 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.841ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.856 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[7]
                         net (fo=2, routed)           0.183     5.040    ibarrett/d[15][10]
    SLICE_X49Y114        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.077 r  ibarrett/iMULT31_i_16/O
                         net (fo=1, routed)           0.152     5.229    ibarrett/B[15]_alias
    SLICE_X48Y114        FDRE                                         r  ibarrett/iMULT31_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.546     4.544    ibarrett/CLK
    SLICE_X48Y114        FDRE                                         r  ibarrett/iMULT31_i_16_psdsp/C
                         clock pessimism              0.716     5.260    
                         clock uncertainty           -0.035     5.225    
    SLICE_X48Y114        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.250    ibarrett/iMULT31_i_16_psdsp
  -------------------------------------------------------------------
                         required time                          5.250    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_21_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.850ns (37.939%)  route 1.390ns (62.061%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 4.547 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.841ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.807 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[2]
                         net (fo=2, routed)           0.142     4.950    ibarrett/d[15][5]
    SLICE_X49Y113        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.049 r  ibarrett/iMULT31_i_21/O
                         net (fo=1, routed)           0.152     5.201    ibarrett/B[10]_alias
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_21_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.550     4.547    ibarrett/CLK
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_21_psdsp/C
                         clock pessimism              0.716     5.263    
                         clock uncertainty           -0.035     5.228    
    SLICE_X48Y113        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.253    ibarrett/iMULT31_i_21_psdsp
  -------------------------------------------------------------------
                         required time                          5.253    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_18_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.838ns (38.469%)  route 1.340ns (61.531%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.549 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.856 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[5]
                         net (fo=2, routed)           0.191     5.048    ibarrett/d[15][8]
    SLICE_X49Y114        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     5.086 r  ibarrett/iMULT31_i_18/O
                         net (fo=1, routed)           0.053     5.139    ibarrett/B[13]_alias
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     4.549    ibarrett/CLK
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/C
                         clock pessimism              0.668     5.217    
                         clock uncertainty           -0.035     5.182    
    SLICE_X49Y114        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.207    ibarrett/iMULT31_i_18_psdsp
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -5.139    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_22_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.797ns (35.829%)  route 1.427ns (64.171%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.549 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.816 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[1]
                         net (fo=2, routed)           0.180     4.997    ibarrett/d[15][4]
    SLICE_X49Y113        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     5.034 r  ibarrett/iMULT31_i_22/O
                         net (fo=1, routed)           0.151     5.185    ibarrett/B[9]_alias
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_22_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     4.549    ibarrett/CLK
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_22_psdsp/C
                         clock pessimism              0.716     5.265    
                         clock uncertainty           -0.035     5.230    
    SLICE_X48Y113        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.255    ibarrett/iMULT31_i_22_psdsp
  -------------------------------------------------------------------
                         required time                          5.255    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_17_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.824ns (38.188%)  route 1.334ns (61.812%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 4.548 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.841ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.843 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[6]
                         net (fo=2, routed)           0.182     5.025    ibarrett/d[15][9]
    SLICE_X49Y114        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.062 r  ibarrett/iMULT31_i_17/O
                         net (fo=1, routed)           0.056     5.118    ibarrett/B[14]_alias
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_17_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.551     4.548    ibarrett/CLK
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_17_psdsp/C
                         clock pessimism              0.668     5.216    
                         clock uncertainty           -0.035     5.181    
    SLICE_X49Y114        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     5.206    ibarrett/iMULT31_i_17_psdsp
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_19_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.823ns (38.904%)  route 1.292ns (61.096%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 4.547 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.841ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.826 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[4]
                         net (fo=2, routed)           0.140     4.967    ibarrett/d[15][7]
    SLICE_X49Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.020 r  ibarrett/iMULT31_i_19/O
                         net (fo=1, routed)           0.056     5.076    ibarrett/B[12]_alias
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.550     4.547    ibarrett/CLK
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/C
                         clock pessimism              0.668     5.215    
                         clock uncertainty           -0.035     5.180    
    SLICE_X49Y112        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.205    ibarrett/iMULT31_i_19_psdsp
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_23_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.791ns (36.532%)  route 1.374ns (63.468%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.549 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.796 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[0]
                         net (fo=2, routed)           0.126     4.922    ibarrett/d[15][3]
    SLICE_X49Y111        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.973 r  ibarrett/iMULT31_i_23/O
                         net (fo=1, routed)           0.152     5.125    ibarrett/B[8]_alias
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT31_i_23_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     4.549    ibarrett/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT31_i_23_psdsp/C
                         clock pessimism              0.716     5.265    
                         clock uncertainty           -0.035     5.230    
    SLICE_X48Y111        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.255    ibarrett/iMULT31_i_23_psdsp
  -------------------------------------------------------------------
                         required time                          5.255    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT31_i_20_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.803ns (38.212%)  route 1.298ns (61.788%))
  Logic Levels:           10  (CARRY8=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 4.548 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.841ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.714 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.740    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.822 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[3]
                         net (fo=2, routed)           0.136     4.959    ibarrett/d[15][6]
    SLICE_X49Y112        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     4.996 r  ibarrett/iMULT31_i_20/O
                         net (fo=1, routed)           0.066     5.062    ibarrett/B[11]_alias
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_20_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.551     4.548    ibarrett/CLK
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_20_psdsp/C
                         clock pessimism              0.668     5.216    
                         clock uncertainty           -0.035     5.181    
    SLICE_X49Y112        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.206    ibarrett/iMULT31_i_20_psdsp
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            iBKmodSUB/iMULT31_i_27_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.757ns (35.537%)  route 1.373ns (64.463%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.549 - 2.336 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.928ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.758     2.965    ibarrett/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/r_w_carry_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.044 r  ibarrett/r_w_carry_i_4_psdsp/Q
                         net (fo=4, routed)           0.304     3.348    ibarrett/P[4]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.439 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.465    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.532 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.767    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.818 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.914    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.949 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.038    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.127 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.269    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.319 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.461    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.499 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.512    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     4.718 r  iBKmodSUB/SUB_TEMP_2_carry/O[4]
                         net (fo=2, routed)           0.175     4.893    iBKmodSUB/sub[4]
    SLICE_X49Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.944 r  iBKmodSUB/iMULT31_i_27/O
                         net (fo=1, routed)           0.151     5.095    iBKmodSUB/B[4]_alias
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     4.549    iBKmodSUB/CLK
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/C
                         clock pessimism              0.716     5.265    
                         clock uncertainty           -0.035     5.230    
    SLICE_X48Y112        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.255    iBKmodSUB/iMULT31_i_27_psdsp
  -------------------------------------------------------------------
                         required time                          5.255    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 ibarrett/r_w_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            iBKmodSUB/iMULT31_i_29_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.336ns  (clk rise@2.336ns - clk rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.725ns (34.718%)  route 1.363ns (65.282%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4.552 - 2.336 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.841ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/r_w_carry_i_3_psdsp/Q
                         net (fo=4, routed)           0.327     3.367    ibarrett/P[5]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.450 r  ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.476    ibarrett/r_w_carry_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.543 r  ibarrett/r_w_carry__0/O[2]
                         net (fo=4, routed)           0.235     3.778    ibarrett/ba[10]
    SLICE_X48Y108        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.829 f  ibarrett/SUB_TEMP_2_carry__0_i_27/O
                         net (fo=5, routed)           0.096     3.925    ibarrett/SUB_TEMP_2_carry__0_i_27_n_0
    SLICE_X48Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.960 r  ibarrett/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=2, routed)           0.089     4.049    ibarrett/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.138 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     4.279    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.329 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     4.471    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.509 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.522    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     4.656 r  iBKmodSUB/SUB_TEMP_2_carry/O[2]
                         net (fo=2, routed)           0.140     4.796    iBKmodSUB/SUB_TEMP_2_carry__0_i_14[1]
    SLICE_X49Y112        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.895 r  iBKmodSUB/iMULT31_i_29/O
                         net (fo=1, routed)           0.153     5.048    iBKmodSUB/B[2]_alias
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_29_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.336     2.336 r  
    D16                                               0.000     2.336 r  clk (IN)
                         net (fo=0)                   0.000     2.336    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     2.805 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.805    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.805 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.974    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.998 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.554     4.552    iBKmodSUB/CLK
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_29_psdsp/C
                         clock pessimism              0.668     5.220    
                         clock uncertainty           -0.035     5.184    
    SLICE_X49Y111        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.209    iBKmodSUB/iMULT31_i_29_psdsp
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[0])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[10])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[11])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[12])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<12>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[13])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[14])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[15])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[16])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<16>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[17])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.978ns (routing 0.510ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.573ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.978     1.396    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_ALU                                      r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[18])
                                                      0.133     1.529 r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.529    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<18>
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.123     1.852    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X7Y42        DSP_OUTPUT                                   r  ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.446     1.407    
    DSP48E2_X7Y42        DSP_OUTPUT (Hold_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.055     1.462    ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.168 }
Period(ns):         2.336
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         2.336       1.046      BUFGCE_HDIO_X1Y7  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.336       1.686      DSP48E2_X7Y42     ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.336       1.686      DSP48E2_X7Y44     ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.336       1.686      DSP48E2_X7Y46     ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X48Y111     iBKmodSUB/iMULT31_i_24_psdsp/C
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X49Y113     iBKmodSUB/iMULT31_i_25_psdsp/C
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X49Y113     iBKmodSUB/iMULT31_i_26_psdsp/C
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X48Y112     iBKmodSUB/iMULT31_i_27_psdsp/C
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X49Y111     iBKmodSUB/iMULT31_i_28_psdsp/C
Min Period        n/a     FDRE/C          n/a            0.550         2.336       1.786      SLICE_X49Y111     iBKmodSUB/iMULT31_i_29_psdsp/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y111     iBKmodSUB/iMULT31_i_24_psdsp/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y111     iBKmodSUB/iMULT31_i_24_psdsp/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_25_psdsp/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_25_psdsp/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_26_psdsp/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_26_psdsp/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y112     iBKmodSUB/iMULT31_i_27_psdsp/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y112     iBKmodSUB/iMULT31_i_27_psdsp/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y111     iBKmodSUB/iMULT31_i_28_psdsp/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y111     iBKmodSUB/iMULT31_i_28_psdsp/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y111     iBKmodSUB/iMULT31_i_24_psdsp/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y111     iBKmodSUB/iMULT31_i_24_psdsp/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_25_psdsp/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_25_psdsp/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_26_psdsp/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y113     iBKmodSUB/iMULT31_i_26_psdsp/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y112     iBKmodSUB/iMULT31_i_27_psdsp/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X48Y112     iBKmodSUB/iMULT31_i_27_psdsp/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y111     iBKmodSUB/iMULT31_i_28_psdsp/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.168       0.893      SLICE_X49Y111     iBKmodSUB/iMULT31_i_28_psdsp/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 2.664ns (31.332%)  route 5.838ns (68.668%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.422     5.576    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X52Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.701 r  ibarrett/c_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.953     7.654    c_OBUF[6]
    T27                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.847     8.502 r  c_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.502    c[6]
    T27                                                               r  c[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 2.665ns (31.471%)  route 5.803ns (68.529%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.371     5.525    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X52Y109        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.648 r  ibarrett/c_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.969     7.617    c_OBUF[5]
    R26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.850     8.468 r  c_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.468    c[5]
    R26                                                               r  c[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 2.668ns (31.758%)  route 5.733ns (68.242%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.330     5.485    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.610 r  ibarrett/c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.940     7.550    c_OBUF[4]
    R25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.852     8.401 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.401    c[4]
    R25                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 2.685ns (32.108%)  route 5.678ns (67.892%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.408     5.562    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.708 r  ibarrett/c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.515    c_OBUF[1]
    R24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.848     8.363 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.363    c[1]
    R24                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 2.668ns (31.944%)  route 5.685ns (68.056%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.367     5.521    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X51Y109        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     5.645 r  ibarrett/c_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.500    c_OBUF[7]
    U28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.853     8.353 r  c_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.353    c[7]
    U28                                                               r  c[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 2.663ns (31.978%)  route 5.665ns (68.022%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.276     5.431    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.554 r  ibarrett/c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.926     7.480    c_OBUF[3]
    T28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.849     8.329 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.329    c[3]
    T28                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 2.678ns (32.350%)  route 5.600ns (67.650%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.216     5.370    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X49Y106        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     5.505 r  ibarrett/c_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.922     7.427    c_OBUF[12]
    T22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.852     8.279 r  c_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.279    c[12]
    T22                                                               r  c[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 2.591ns (31.473%)  route 5.641ns (68.527%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.435     5.589    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X46Y112        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.640 r  ibarrett/c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.743     7.383    c_OBUF[0]
    R23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.848     8.232 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.232    c[0]
    R23                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 2.592ns (31.513%)  route 5.634ns (68.487%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         1.904     2.881    ibarrett/mode_IBUF[0]
    SLICE_X48Y109        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     3.028 r  ibarrett/c_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.250     3.278    ibarrett/c_OBUF[3]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     3.313 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     3.706    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     3.856 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.142    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.288 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     4.652    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     4.777 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.043    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.154 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.363     5.517    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X47Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.568 r  ibarrett/c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     7.376    c_OBUF[2]
    R28                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.850     8.226 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.226    c[2]
    R28                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            d[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.063ns (49.543%)  route 4.138ns (50.457%))
  Logic Levels:           12  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.307 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[3]
                         net (fo=2, routed)           0.298     4.605    ibarrett/d[15][6]
    SLICE_X48Y113        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.754 r  ibarrett/d_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.141     5.895    d_OBUF[11]
    C10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.305     8.200 r  d_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.200    d[11]
    C10                                                               r  d[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 0.727ns (36.825%)  route 1.246ns (63.175%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    b_IBUF[0]_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.434     0.779    ibarrett/b_IBUF[0]
    SLICE_X46Y112        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.820 r  ibarrett/c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.812     1.632    c_OBUF[0]
    R23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.341     1.973 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.973    c[0]
    R23                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 0.742ns (35.976%)  route 1.320ns (64.024%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC9                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[3]_inst/I
    AC9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  b_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    b_IBUF[3]_inst/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  b_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.398     0.750    ibarrett/b_IBUF[3]
    SLICE_X50Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     0.785 r  ibarrett/c_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.024     0.809    ibarrett/c_OBUF[3]_inst_i_3_n_0
    SLICE_X50Y109        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.823 r  ibarrett/c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.898     1.721    c_OBUF[3]
    T28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.341     2.062 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.062    c[3]
    T28                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 0.787ns (37.842%)  route 1.293ns (62.158%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    b_IBUF[0]_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.431     0.775    ibarrett/b_IBUF[0]
    SLICE_X47Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059     0.834 r  ibarrett/c_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.023     0.857    ibarrett/c_OBUF[2]_inst_i_2_n_0
    SLICE_X47Y112        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.898 r  ibarrett/c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.839     1.737    c_OBUF[2]
    R28                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.342     2.080 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.080    c[2]
    R28                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 0.790ns (37.961%)  route 1.290ns (62.039%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC9                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[3]_inst/I
    AC9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  b_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    b_IBUF[3]_inst/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  b_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.384     0.736    ibarrett/b_IBUF[3]
    SLICE_X50Y109        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.795 r  ibarrett/c_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.022     0.817    ibarrett/c_OBUF[4]_inst_i_3_n_0
    SLICE_X50Y109        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     0.852 r  ibarrett/c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.884     1.736    c_OBUF[4]
    R25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.344     2.080 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.080    c[4]
    R25                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            c[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 0.735ns (35.189%)  route 1.354ns (64.811%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[7]_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.343     0.343 r  b_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.343    b_IBUF[7]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.343 r  b_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.422     0.765    ibarrett/b_IBUF[7]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.035     0.800 r  ibarrett/c_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.113     0.913    ibarrett/c_OBUF[9]_inst_i_2_n_0
    SLICE_X48Y106        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     0.927 r  ibarrett/c_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.819     1.746    c_OBUF[8]
    T25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.343     2.089 r  c_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.089    c[8]
    T25                                                               r  c[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            c[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 0.746ns (35.600%)  route 1.349ns (64.400%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC10                                              0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[5]_inst/I
    AC10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 r  b_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    b_IBUF[5]_inst/OUT
    AC10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 r  b_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.425     0.774    ibarrett/b_IBUF[5]
    SLICE_X52Y109        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.809 r  ibarrett/c_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.021     0.830    ibarrett/c_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y109        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     0.852 r  ibarrett/c_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.903     1.755    c_OBUF[6]
    T27                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.340     2.094 r  c_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.094    c[6]
    T27                                                               r  c[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            c[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 0.762ns (35.941%)  route 1.358ns (64.059%))
  Logic Levels:           6  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[7]_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.343     0.343 r  b_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.343    b_IBUF[7]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.343 r  b_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.422     0.765    ibarrett/b_IBUF[7]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.035     0.800 f  ibarrett/c_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.069     0.869    ibarrett/c_OBUF[9]_inst_i_2_n_0
    SLICE_X50Y106        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     0.891 r  ibarrett/c_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.022     0.913    ibarrett/c_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y106        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     0.927 r  ibarrett/c_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.845     1.772    c_OBUF[10]
    U27                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.348     2.120 r  c_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.120    c[10]
    U27                                                               r  c[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            c[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 0.737ns (34.711%)  route 1.386ns (65.289%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC10                                              0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[5]_inst/I
    AC10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 r  b_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    b_IBUF[5]_inst/OUT
    AC10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 r  b_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.447     0.796    ibarrett/b_IBUF[5]
    SLICE_X52Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     0.819 r  ibarrett/c_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.024     0.843    ibarrett/c_OBUF[5]_inst_i_3_n_0
    SLICE_X52Y109        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.865 r  ibarrett/c_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.915     1.780    c_OBUF[5]
    R26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.343     2.122 r  c_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.122    c[5]
    R26                                                               r  c[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            c[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 0.745ns (35.075%)  route 1.380ns (64.925%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[7]_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.343     0.343 r  b_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.343    b_IBUF[7]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.343 r  b_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.422     0.765    ibarrett/b_IBUF[7]
    SLICE_X50Y108        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.035     0.800 r  ibarrett/c_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.134     0.934    ibarrett/c_OBUF[9]_inst_i_2_n_0
    SLICE_X48Y106        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.956 r  ibarrett/c_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.780    c_OBUF[9]
    U25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.345     2.125 r  c_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.125    c[9]
    U25                                                               r  c[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 0.776ns (36.501%)  route 1.350ns (63.499%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 f  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    b_IBUF[0]_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 f  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.463     0.808    ibarrett/b_IBUF[0]
    SLICE_X46Y110        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.849 r  ibarrett/c_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.048     0.897    ibarrett/c_OBUF[1]_inst_i_2_n_0
    SLICE_X46Y110        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     0.947 r  ibarrett/c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.839     1.786    c_OBUF[1]
    R24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.340     2.126 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.126    c[1]
    R24                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 1.991ns (31.804%)  route 4.270ns (68.196%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.422     6.296    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X52Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     6.421 r  ibarrett/c_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.953     8.374    c_OBUF[6]
    T27                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.847     9.221 r  c_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.221    c[6]
    T27                                                               r  c[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 1.992ns (31.995%)  route 4.235ns (68.005%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.371     6.245    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X52Y109        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     6.368 r  ibarrett/c_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.969     8.337    c_OBUF[5]
    R26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.850     9.187 r  c_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.187    c[5]
    R26                                                               r  c[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.161ns  (logic 1.996ns (32.392%)  route 4.165ns (67.608%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.330     6.204    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     6.329 r  ibarrett/c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.940     8.269    c_OBUF[4]
    R25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.852     9.121 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.121    c[4]
    R25                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 2.013ns (32.875%)  route 4.110ns (67.125%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.408     6.282    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X46Y110        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     6.428 r  ibarrett/c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.235    c_OBUF[1]
    R24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.848     9.083 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.083    c[1]
    R24                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 1.996ns (32.651%)  route 4.117ns (67.349%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.367     6.241    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X51Y109        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     6.365 r  ibarrett/c_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.855     8.220    c_OBUF[7]
    U28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.853     9.073 r  c_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.073    c[7]
    U28                                                               r  c[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 1.991ns (32.701%)  route 4.097ns (67.299%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.276     6.150    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X50Y109        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     6.273 r  ibarrett/c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.926     8.199    c_OBUF[3]
    T28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.849     9.048 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.048    c[3]
    T28                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 2.006ns (33.217%)  route 4.032ns (66.783%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.216     6.090    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X49Y106        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     6.225 r  ibarrett/c_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.147    c_OBUF[12]
    T22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.852     8.998 r  c_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.998    c[12]
    T22                                                               r  c[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 1.918ns (32.019%)  route 4.073ns (67.981%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.435     6.309    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X46Y112        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     6.360 r  ibarrett/c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.743     8.103    c_OBUF[0]
    R23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.848     8.951 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.951    c[0]
    R23                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 1.920ns (32.075%)  route 4.065ns (67.925%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.363     6.237    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X47Y112        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.288 r  ibarrett/c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.096    c_OBUF[2]
    R28                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.850     8.945 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.945    c[2]
    R28                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 1.963ns (32.952%)  route 3.994ns (67.048%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.928ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.753     2.960    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y110        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.039 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.088     3.127    ibarrett/t4[1]
    SLICE_X48Y111        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.225 r  ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     3.234    ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.348 f  ibarrett/r_w_carry/O[2]
                         net (fo=6, routed)           0.385     3.733    ibarrett/ba[2]
    SLICE_X47Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.783 r  ibarrett/c_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.103     3.887    ibarrett/c_OBUF[3]_inst_i_5_n_0
    SLICE_X46Y110        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.033 r  ibarrett/c_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.393     4.425    ibarrett/c_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.575 r  ibarrett/c_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.286     4.861    ibarrett/c_OBUF[5]_inst_i_2_n_0
    SLICE_X51Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.007 f  ibarrett/c_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           0.364     5.371    ibarrett/c_OBUF[9]_inst_i_3_n_0
    SLICE_X49Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     5.496 r  ibarrett/c_OBUF[12]_inst_i_2/O
                         net (fo=5, routed)           0.267     5.763    ibarrett/c_OBUF[12]_inst_i_2_n_0
    SLICE_X49Y106        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.874 r  ibarrett/c_OBUF[13]_inst_i_4/O
                         net (fo=14, routed)          0.308     6.182    ibarrett/c_OBUF[13]_inst_i_4_n_0
    SLICE_X49Y107        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     6.270 r  ibarrett/c_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.792     8.062    c_OBUF[11]
    V27                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.856     8.918 r  c_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.918    c[11]
    V27                                                               r  c[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.448ns  (logic 0.435ns (30.016%)  route 1.014ns (69.984%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.425 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.024     1.449    ibarrett/t4[0]
    SLICE_X48Y111        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.471 r  ibarrett/r_w_carry_i_8/O
                         net (fo=1, routed)           0.008     1.479    ibarrett/r_w_carry_i_8_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.497 r  ibarrett/r_w_carry/O[0]
                         net (fo=10, routed)          0.170     1.667    ibarrett/O[0]
    SLICE_X46Y112        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.682 r  ibarrett/c_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.812     2.494    c_OBUF[0]
    R23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.341     2.834 r  c_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.834    c[0]
    R23                                                               r  c[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 0.485ns (31.903%)  route 1.036ns (68.097%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.425 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.024     1.449    ibarrett/t4[0]
    SLICE_X48Y111        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.471 r  ibarrett/r_w_carry_i_8/O
                         net (fo=1, routed)           0.008     1.479    ibarrett/r_w_carry_i_8_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.027     1.506 r  ibarrett/r_w_carry/O[1]
                         net (fo=4, routed)           0.092     1.598    ibarrett/ba[1]
    SLICE_X47Y111        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     1.633 r  ibarrett/c_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.073     1.706    ibarrett/iBKmodSUB/r1c2[1]
    SLICE_X46Y110        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.728 r  ibarrett/c_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.567    c_OBUF[1]
    R24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.340     2.907 r  c_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.907    c[1]
    R24                                                               r  c[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 0.486ns (31.366%)  route 1.064ns (68.634%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.425 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.024     1.449    ibarrett/t4[0]
    SLICE_X48Y111        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.471 r  ibarrett/r_w_carry_i_8/O
                         net (fo=1, routed)           0.008     1.479    ibarrett/r_w_carry_i_8_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.497 r  ibarrett/r_w_carry/O[0]
                         net (fo=10, routed)          0.123     1.620    ibarrett/O[0]
    SLICE_X47Y111        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.670 r  ibarrett/c_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.070     1.740    ibarrett/c_OBUF[2]_inst_i_3_n_0
    SLICE_X47Y112        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.755 r  ibarrett/c_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.594    c_OBUF[2]
    R28                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.342     2.936 r  c_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.936    c[2]
    R28                                                               r  c[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 0.458ns (29.371%)  route 1.101ns (70.629%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.510ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.972     1.389    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.428 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.023     1.451    ibarrett/t4[3]
    SLICE_X48Y111        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.473 r  ibarrett/r_w_carry_i_5/O
                         net (fo=1, routed)           0.007     1.480    ibarrett/r_w_carry_i_5_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.497 r  ibarrett/r_w_carry/O[3]
                         net (fo=10, routed)          0.166     1.664    ibarrett/O[1]
    SLICE_X50Y109        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.678 r  ibarrett/c_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.021     1.699    ibarrett/c_OBUF[4]_inst_i_2_n_0
    SLICE_X50Y109        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.721 r  ibarrett/c_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.884     2.605    c_OBUF[4]
    R25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.344     2.949 r  c_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.949    c[4]
    R25                                                               r  c[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.484ns (30.635%)  route 1.097ns (69.365%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.510ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.972     1.389    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.428 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.023     1.451    ibarrett/t4[3]
    SLICE_X48Y111        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.473 r  ibarrett/r_w_carry_i_5/O
                         net (fo=1, routed)           0.007     1.480    ibarrett/r_w_carry_i_5_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.497 r  ibarrett/r_w_carry/O[3]
                         net (fo=10, routed)          0.145     1.642    ibarrett/O[1]
    SLICE_X50Y109        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.693 r  ibarrett/c_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.024     1.717    ibarrett/c_OBUF[3]_inst_i_3_n_0
    SLICE_X50Y109        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.731 r  ibarrett/c_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.629    c_OBUF[3]
    T28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.341     2.970 r  c_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.970    c[3]
    T28                                                               r  c[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.454ns (28.702%)  route 1.127ns (71.298%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.510ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.972     1.389    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.428 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.024     1.452    ibarrett/t4[5]
    SLICE_X48Y111        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.474 r  ibarrett/r_w_carry_i_3/O
                         net (fo=1, routed)           0.009     1.483    ibarrett/r_w_carry_i_3_n_0
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     1.500 r  ibarrett/r_w_carry/O[5]
                         net (fo=8, routed)           0.170     1.670    ibarrett/O[3]
    SLICE_X52Y109        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.684 r  ibarrett/c_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.021     1.705    ibarrett/c_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y109        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.727 r  ibarrett/c_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.903     2.630    c_OBUF[6]
    T27                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.340     2.970 r  c_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.970    c[6]
    T27                                                               r  c[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/r_w_carry_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 0.468ns (29.408%)  route 1.124ns (70.592%))
  Logic Levels:           4  (CARRY8=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.426 r  ibarrett/r_w_carry_i_2_psdsp/Q
                         net (fo=4, routed)           0.061     1.487    ibarrett/P[6]
    SLICE_X48Y111        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     1.521 r  ibarrett/r_w_carry/O[7]
                         net (fo=10, routed)          0.097     1.618    ibarrett/O[4]
    SLICE_X48Y108        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.632 r  ibarrett/c_OBUF[7]_inst_i_4/O
                         net (fo=4, routed)           0.112     1.744    ibarrett/c_OBUF[7]_inst_i_4_n_0
    SLICE_X51Y109        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     1.779 r  ibarrett/c_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.633    c_OBUF[7]
    U28                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.345     2.978 r  c_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.978    c[7]
    U28                                                               r  c[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/r_w_carry__0_i_7_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 0.522ns (32.590%)  route 1.081ns (67.410%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/r_w_carry__0_i_7_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.425 r  ibarrett/r_w_carry__0_i_7_psdsp/Q
                         net (fo=4, routed)           0.031     1.456    ibarrett/P[9]
    SLICE_X48Y112        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.479 r  ibarrett/r_w_carry__0_i_7/O
                         net (fo=1, routed)           0.007     1.486    ibarrett/r_w_carry__0_i_7_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.503 f  ibarrett/r_w_carry__0/O[1]
                         net (fo=6, routed)           0.073     1.576    ibarrett/ba[9]
    SLICE_X48Y110        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.598 r  ibarrett/SUB_TEMP_2_carry__0_i_26/O
                         net (fo=6, routed)           0.116     1.714    ibarrett/SUB_TEMP_2_carry__0_i_26_n_0
    SLICE_X49Y107        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.059     1.773 r  ibarrett/c_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.022     1.795    ibarrett/c_OBUF[11]_inst_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.809 r  ibarrett/c_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.641    c_OBUF[11]
    V27                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.348     2.989 r  c_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.989    c[11]
    V27                                                               r  c[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 0.529ns (32.658%)  route 1.090ns (67.342%))
  Logic Levels:           6  (CARRY8=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.510ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.972     1.389    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.428 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.049     1.477    ibarrett/t4[14]
    SLICE_X48Y112        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.499 r  ibarrett/r_w_carry__0_i_2/O
                         net (fo=1, routed)           0.007     1.506    ibarrett/r_w_carry__0_i_2_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.026     1.532 r  ibarrett/r_w_carry__0/O[7]
                         net (fo=2, routed)           0.064     1.597    ibarrett/ba[15]
    SLICE_X48Y113        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.632 r  ibarrett/SUB_TEMP_2_carry__0_i_20/O
                         net (fo=2, routed)           0.112     1.743    ibarrett/iBKmodSUB/r1c16[1]
    SLICE_X48Y107        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.757 f  ibarrett/c_OBUF[15]_inst_i_3/O
                         net (fo=5, routed)           0.032     1.790    ibarrett/c_OBUF[15]_inst_i_3_n_0
    SLICE_X48Y106        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.840 r  ibarrett/c_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.826     2.666    c_OBUF[13]
    T23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.343     3.008 r  c_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.008    c[13]
    T23                                                               r  c[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Destination:            c[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 0.482ns (29.704%)  route 1.141ns (70.296%))
  Logic Levels:           5  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.510ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          0.969     1.386    ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y112        FDRE                                         r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.425 r  ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.023     1.448    ibarrett/t4[10]
    SLICE_X48Y112        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.483 r  ibarrett/r_w_carry__0_i_6/O
                         net (fo=1, routed)           0.008     1.491    ibarrett/r_w_carry__0_i_6_n_0
    SLICE_X48Y112        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     1.517 r  ibarrett/r_w_carry__0/O[3]
                         net (fo=9, routed)           0.160     1.677    ibarrett/ba[11]
    SLICE_X49Y107        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     1.691 r  ibarrett/c_OBUF[12]_inst_i_3/O
                         net (fo=5, routed)           0.081     1.772    ibarrett/c_OBUF[12]_inst_i_3_n_0
    SLICE_X49Y106        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.024     1.796 r  ibarrett/c_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.665    c_OBUF[12]
    T22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.344     3.009 r  c_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.009    c[12]
    T22                                                               r  c[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_16_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.713ns  (logic 1.679ns (35.637%)  route 3.033ns (64.363%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.546ns (routing 0.841ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.341 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[7]
                         net (fo=2, routed)           0.183     4.524    ibarrett/d[15][10]
    SLICE_X49Y114        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.561 r  ibarrett/iMULT31_i_16/O
                         net (fo=1, routed)           0.152     4.713    ibarrett/B[15]_alias
    SLICE_X48Y114        FDRE                                         r  ibarrett/iMULT31_i_16_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.546     2.208    ibarrett/CLK
    SLICE_X48Y114        FDRE                                         r  ibarrett/iMULT31_i_16_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_21_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.692ns (36.127%)  route 2.992ns (63.873%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.841ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.292 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[2]
                         net (fo=2, routed)           0.142     4.434    ibarrett/d[15][5]
    SLICE_X49Y113        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.533 r  ibarrett/iMULT31_i_21/O
                         net (fo=1, routed)           0.152     4.685    ibarrett/B[10]_alias
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_21_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.550     2.211    ibarrett/CLK
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_21_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_22_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 1.639ns (35.115%)  route 3.029ns (64.885%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.301 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[1]
                         net (fo=2, routed)           0.180     4.481    ibarrett/d[15][4]
    SLICE_X49Y113        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.518 r  ibarrett/iMULT31_i_22/O
                         net (fo=1, routed)           0.151     4.669    ibarrett/B[9]_alias
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_22_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     2.213    ibarrett/CLK
    SLICE_X48Y113        FDRE                                         r  ibarrett/iMULT31_i_22_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_18_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.680ns (36.352%)  route 2.942ns (63.648%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.341 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[5]
                         net (fo=2, routed)           0.191     4.532    ibarrett/d[15][8]
    SLICE_X49Y114        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     4.570 r  ibarrett/iMULT31_i_18/O
                         net (fo=1, routed)           0.053     4.623    ibarrett/B[13]_alias
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     2.213    ibarrett/CLK
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_23_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 1.633ns (35.436%)  route 2.976ns (64.564%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.281 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[0]
                         net (fo=2, routed)           0.126     4.407    ibarrett/d[15][3]
    SLICE_X49Y111        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.458 r  ibarrett/iMULT31_i_23/O
                         net (fo=1, routed)           0.152     4.610    ibarrett/B[8]_alias
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT31_i_23_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     2.213    ibarrett/CLK
    SLICE_X48Y111        FDRE                                         r  ibarrett/iMULT31_i_23_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_17_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 1.666ns (36.211%)  route 2.936ns (63.789%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.841ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.328 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[6]
                         net (fo=2, routed)           0.182     4.509    ibarrett/d[15][9]
    SLICE_X49Y114        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     4.546 r  ibarrett/iMULT31_i_17/O
                         net (fo=1, routed)           0.056     4.602    ibarrett/B[14]_alias
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_17_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.551     2.212    ibarrett/CLK
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_17_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_27_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.591ns (34.674%)  route 2.998ns (65.326%))
  Logic Levels:           10  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.552ns (routing 0.841ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     4.213 r  iBKmodSUB/SUB_TEMP_2_carry/O[4]
                         net (fo=2, routed)           0.175     4.388    iBKmodSUB/sub[4]
    SLICE_X49Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.439 r  iBKmodSUB/iMULT31_i_27/O
                         net (fo=1, routed)           0.151     4.590    iBKmodSUB/B[4]_alias
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.552     2.213    iBKmodSUB/CLK
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_24_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.612ns (35.247%)  route 2.962ns (64.753%))
  Logic Levels:           10  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.841ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.248 r  iBKmodSUB/SUB_TEMP_2_carry/O[7]
                         net (fo=2, routed)           0.137     4.385    iBKmodSUB/sub[7]
    SLICE_X49Y111        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.422 r  iBKmodSUB/iMULT31_i_24/O
                         net (fo=1, routed)           0.153     4.575    iBKmodSUB/B[7]_alias
    SLICE_X48Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_24_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.550     2.211    iBKmodSUB/CLK
    SLICE_X48Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_24_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_19_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.560ns  (logic 1.665ns (36.525%)  route 2.894ns (63.475%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.841ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.311 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[4]
                         net (fo=2, routed)           0.140     4.451    ibarrett/d[15][7]
    SLICE_X49Y112        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.504 r  ibarrett/iMULT31_i_19/O
                         net (fo=1, routed)           0.056     4.560    ibarrett/B[12]_alias
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.550     2.211    ibarrett/CLK
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            ibarrett/iMULT31_i_20_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.645ns (36.197%)  route 2.900ns (63.803%))
  Logic Levels:           11  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.841ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    F17                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.977     0.977 r  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.977    mode_IBUF[0]_inst/OUT
    F17                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.977 r  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=101, routed)         2.100     3.078    ibarrett/mode_IBUF[0]
    SLICE_X48Y110        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.226 f  ibarrett/c_OBUF[9]_inst_i_6/O
                         net (fo=5, routed)           0.148     3.374    ibarrett/c_OBUF[9]_inst_i_6_n_0
    SLICE_X48Y108        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.410 f  ibarrett/SUB_TEMP_2_carry__0_i_36/O
                         net (fo=1, routed)           0.083     3.493    ibarrett/SUB_TEMP_2_carry__0_i_36_n_0
    SLICE_X48Y109        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.528 f  ibarrett/SUB_TEMP_2_carry__0_i_28/O
                         net (fo=3, routed)           0.044     3.572    ibarrett/SUB_TEMP_2_carry__0_i_28_n_0
    SLICE_X48Y109        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.622 r  ibarrett/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=4, routed)           0.142     3.764    ibarrett/iBKmodSUB/r6c13
    SLICE_X48Y110        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.814 r  ibarrett/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=11, routed)          0.142     3.956    ibarrett/SUB_TEMP[4]
    SLICE_X49Y109        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     3.994 r  ibarrett/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.007    iBKmodSUB/S[0]
    SLICE_X49Y109        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.199 r  iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.225    iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X49Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.307 r  iBKmodSUB/SUB_TEMP_2_carry__0/O[3]
                         net (fo=2, routed)           0.136     4.443    ibarrett/d[15][6]
    SLICE_X49Y112        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     4.480 r  ibarrett/iMULT31_i_20/O
                         net (fo=1, routed)           0.066     4.546    ibarrett/B[11]_alias
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_20_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.551     2.212    ibarrett/CLK
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_20_psdsp/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_29_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.370ns (44.686%)  route 0.458ns (55.314%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.573ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[2]_inst/I
    AB10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.348     0.348 r  b_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    b_IBUF[2]_inst/OUT
    AB10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.348 r  b_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.403     0.750    iBKmodSUB/b_IBUF[2]
    SLICE_X49Y112        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.772 r  iBKmodSUB/iMULT31_i_29/O
                         net (fo=1, routed)           0.055     0.827    iBKmodSUB/B[2]_alias
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_29_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.104     1.834    iBKmodSUB/CLK
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_29_psdsp/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_30_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.397ns (46.635%)  route 0.454ns (53.365%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.573ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    AB9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.348     0.348 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    b_IBUF[1]_inst/OUT
    AB9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.348 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.397     0.745    iBKmodSUB/b_IBUF[1]
    SLICE_X49Y112        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     0.794 r  iBKmodSUB/iMULT31_i_30/O
                         net (fo=1, routed)           0.057     0.851    iBKmodSUB/B[1]_alias
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_30_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.099     1.828    iBKmodSUB/CLK
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_30_psdsp/C

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_28_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.387ns (44.862%)  route 0.475ns (55.138%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.573ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC9                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[3]_inst/I
    AC9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  b_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    b_IBUF[3]_inst/OUT
    AC9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  b_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.422     0.774    iBKmodSUB/b_IBUF[3]
    SLICE_X49Y111        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.809 r  iBKmodSUB/iMULT31_i_28/O
                         net (fo=1, routed)           0.053     0.862    iBKmodSUB/B[3]_alias
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_28_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.106     1.836    iBKmodSUB/CLK
    SLICE_X49Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_28_psdsp/C

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            ibarrett/iMULT31_i_18_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.371ns (42.376%)  route 0.504ns (57.624%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.573ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE11                                              0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[13]_inst/I
    AE11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.348     0.348 r  b_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    b_IBUF[13]_inst/OUT
    AE11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.348 r  b_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.486     0.833    ibarrett/b_IBUF[13]
    SLICE_X49Y114        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.856 r  ibarrett/iMULT31_i_18/O
                         net (fo=1, routed)           0.018     0.874    ibarrett/B[13]_alias
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.103     1.832    ibarrett/CLK
    SLICE_X49Y114        FDRE                                         r  ibarrett/iMULT31_i_18_psdsp/C

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_27_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.394ns (44.439%)  route 0.493ns (55.561%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.573ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC11                                              0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[4]_inst/I
    AC11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.344     0.344 r  b_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344    b_IBUF[4]_inst/OUT
    AC11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.344 r  b_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.434     0.778    iBKmodSUB/b_IBUF[4]
    SLICE_X49Y112        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.828 r  iBKmodSUB/iMULT31_i_27/O
                         net (fo=1, routed)           0.059     0.887    iBKmodSUB/B[4]_alias
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.103     1.832    iBKmodSUB/CLK
    SLICE_X48Y112        FDRE                                         r  iBKmodSUB/iMULT31_i_27_psdsp/C

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_24_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.378ns (42.556%)  route 0.510ns (57.444%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.573ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC12                                              0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[7]_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.343     0.343 r  b_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.343    b_IBUF[7]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.343 r  b_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.453     0.796    iBKmodSUB/b_IBUF[7]
    SLICE_X49Y111        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     0.831 r  iBKmodSUB/iMULT31_i_24/O
                         net (fo=1, routed)           0.057     0.888    iBKmodSUB/B[7]_alias
    SLICE_X48Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_24_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.099     1.828    iBKmodSUB/CLK
    SLICE_X48Y111        FDRE                                         r  iBKmodSUB/iMULT31_i_24_psdsp/C

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_26_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.390ns (43.119%)  route 0.514ns (56.881%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.573ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC10                                              0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[5]_inst/I
    AC10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.349     0.349 r  b_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    b_IBUF[5]_inst/OUT
    AC10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.349 r  b_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=9, routed)           0.496     0.845    iBKmodSUB/b_IBUF[5]
    SLICE_X49Y113        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.041     0.886 r  iBKmodSUB/iMULT31_i_26/O
                         net (fo=1, routed)           0.018     0.904    iBKmodSUB/B[5]_alias
    SLICE_X49Y113        FDRE                                         r  iBKmodSUB/iMULT31_i_26_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.107     1.837    iBKmodSUB/CLK
    SLICE_X49Y113        FDRE                                         r  iBKmodSUB/iMULT31_i_26_psdsp/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_31_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.404ns (44.547%)  route 0.503ns (55.453%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.573ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    b_IBUF[0]_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.404     0.748    iBKmodSUB/b_IBUF[0]
    SLICE_X49Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.059     0.807 r  iBKmodSUB/iMULT31_i_31/O
                         net (fo=1, routed)           0.099     0.906    iBKmodSUB/B[0]_alias
    SLICE_X49Y114        FDRE                                         r  iBKmodSUB/iMULT31_i_31_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.103     1.832    iBKmodSUB/CLK
    SLICE_X49Y114        FDRE                                         r  iBKmodSUB/iMULT31_i_31_psdsp/C

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            ibarrett/iMULT31_i_19_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.388ns (42.380%)  route 0.527ns (57.620%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.573ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[12]_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.347     0.347 r  b_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.347    b_IBUF[12]_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.347 r  b_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.507     0.854    ibarrett/b_IBUF[12]
    SLICE_X49Y112        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.895 r  ibarrett/iMULT31_i_19/O
                         net (fo=1, routed)           0.020     0.915    ibarrett/B[12]_alias
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.100     1.829    ibarrett/CLK
    SLICE_X49Y112        FDRE                                         r  ibarrett/iMULT31_i_19_psdsp/C

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            iBKmodSUB/iMULT31_i_25_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.168ns period=2.336ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.399ns (43.461%)  route 0.519ns (56.539%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.105ns (routing 0.573ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[6]_inst/I
    AB12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  b_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    b_IBUF[6]_inst/OUT
    AB12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  b_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.500     0.839    iBKmodSUB/b_IBUF[6]
    SLICE_X49Y113        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.059     0.898 r  iBKmodSUB/iMULT31_i_25/O
                         net (fo=1, routed)           0.019     0.917    iBKmodSUB/B[6]_alias
    SLICE_X49Y113        FDRE                                         r  iBKmodSUB/iMULT31_i_25_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=95, routed)          1.105     1.835    iBKmodSUB/CLK
    SLICE_X49Y113        FDRE                                         r  iBKmodSUB/iMULT31_i_25_psdsp/C





