Efinity Synthesis report for project ws2812_phy
Version: 2023.2.307
Generated at: Jun 14, 2024 12:43:34
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : ws2812_phy

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 94
Total number of FFs with enable signals: 1534
CE signal <uartrx/n514>, number of controlling flip flops: 1
CE signal <ceg_net60>, number of controlling flip flops: 11
CE signal <ceg_net352>, number of controlling flip flops: 1
CE signal <ceg_net230>, number of controlling flip flops: 3
CE signal <uartrx/n497>, number of controlling flip flops: 1
CE signal <uartrx/n499>, number of controlling flip flops: 1
CE signal <uartrx/n501>, number of controlling flip flops: 1
CE signal <uartrx/n503>, number of controlling flip flops: 1
CE signal <uartrx/n505>, number of controlling flip flops: 1
CE signal <uartrx/n507>, number of controlling flip flops: 1
CE signal <uartrx/n509>, number of controlling flip flops: 1
CE signal <ws_wr_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <wsctrl/n1252>, number of controlling flip flops: 3
CE signal <ceg_net392>, number of controlling flip flops: 3
CE signal <ceg_net85>, number of controlling flip flops: 4
CE signal <ceg_net389>, number of controlling flip flops: 8
CE signal <ceg_net317>, number of controlling flip flops: 8
CE signal <ceg_net246>, number of controlling flip flops: 1
CE signal <ceg_net341>, number of controlling flip flops: 8
CE signal <ceg_net350>, number of controlling flip flops: 8
CE signal <~wsinterface/select_52/Select_0/n4>, number of controlling flip flops: 3
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n18671>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1175>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n2034>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2943>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n2958>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3156>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3784>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4617>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5450>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6423>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6438>, number of controlling flip flops: 20
CE signal <edb_top_inst/la0/n6636>, number of controlling flip flops: 20
CE signal <edb_top_inst/la0/n7416>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7431>, number of controlling flip flops: 20
CE signal <edb_top_inst/la0/n7629>, number of controlling flip flops: 20
CE signal <edb_top_inst/la0/n8269>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9102>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10103>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10118>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n10316>, number of controlling flip flops: 24
CE signal <edb_top_inst/la0/n11044>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n11059>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/n11257>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/n11889>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n12722>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/la0/n18225>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n18289>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n18353>, number of controlling flip flops: 64
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n431>, number of controlling flip flops: 12
CE signal <edb_top_inst/la0/la_biu_inst/n1566>, number of controlling flip flops: 65
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/n2344>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/ceg_net355>, number of controlling flip flops: 22
CE signal <edb_top_inst/ceg_net456>, number of controlling flip flops: 3
CE signal <edb_top_inst/la1/n1103>, number of controlling flip flops: 21
CE signal <edb_top_inst/la1/n6195>, number of controlling flip flops: 64
CE signal <edb_top_inst/la1/n1962>, number of controlling flip flops: 22
CE signal <edb_top_inst/la1/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la1/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net477>, number of controlling flip flops: 6
CE signal <edb_top_inst/la1/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net465>, number of controlling flip flops: 64
CE signal <edb_top_inst/la1/n2815>, number of controlling flip flops: 3
CE signal <edb_top_inst/la1/n3704>, number of controlling flip flops: 3
CE signal <edb_top_inst/la1/n3719>, number of controlling flip flops: 8
CE signal <edb_top_inst/la1/n3917>, number of controlling flip flops: 8
CE signal <edb_top_inst/la1/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/la1/n5887>, number of controlling flip flops: 64
CE signal <edb_top_inst/la1/n5951>, number of controlling flip flops: 64
CE signal <edb_top_inst/la1/n6015>, number of controlling flip flops: 64
CE signal <edb_top_inst/ceg_net672>, number of controlling flip flops: 32
CE signal <edb_top_inst/la1/la_biu_inst/n349>, number of controlling flip flops: 11
CE signal <edb_top_inst/la1/la_biu_inst/n1241>, number of controlling flip flops: 11
CE signal <edb_top_inst/ceg_net796>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net799>, number of controlling flip flops: 1
CE signal <edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la1/la_biu_inst/n1983>, number of controlling flip flops: 10
CE signal <edb_top_inst/la1/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <edb_top_inst/ceg_net806>, number of controlling flip flops: 22
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 15
Total number of FFs with set/reset signals: 1550
SR signal <uartrx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx/n493>, number of controlling flip flops: 1
SR signal <ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 1277
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 77
SR signal <edb_top_inst/la0/n18900>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n1001>, number of controlling flip flops: 31
SR signal <edb_top_inst/la1/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la1/la_resetn>, number of controlling flip flops: 23
SR signal <edb_top_inst/la1/n6432>, number of controlling flip flops: 1
SR signal <edb_top_inst/la1/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la1/la_biu_inst/fifo_with_read_inst/n673>, number of controlling flip flops: 31
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: wsctrl/post_wait_state[3](=0)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
ws2812_phy:ws2812_phy                                            2288(0)      208(0)     2610(0)     46(0)      0(0)
 +uartrx:test_uart_rx                                             28(28)        0(0)      61(61)      0(0)      0(0)
 +ws_wr_fifo:phy_fifo                                             104(0)       30(0)       50(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_9387c6d4d1f0474eab9d36a0a0...      104(4)       30(0)       50(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0...     100(60)      30(30)      50(14)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_9387c6d4d1...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_9387c6d4d...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_9387c6d4d1...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387c6...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387c...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_938...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_93...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_9387c6d4d1f...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_9387c6d4d1...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_9387c6d4d1f...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387c6...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387c...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9387...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_938...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_93...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +wsctrl:ws2812_ctrl                                              43(43)        0(0)      50(50)      0(0)      0(0)
 +wsinterface:ws2812_interface                                    73(73)        0(0)    212(212)    24(24)      0(0)
 +edb_top_inst:edb_top                                        2040(2040)    178(178)  2237(2237)    21(21)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
            clk           1011             92              0
 jtag_inst1_TCK           1277              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : ws2812_phy
root : ws2812_phy
I,include : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing
I,include : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo
output-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow
work-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg
write-efx-verilog : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/WS2812_Protocol.dbg.map.v
binary-db : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/WS2812_Protocol.dbg.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	12
OUTPUT PORTS    : 	3

EFX_ADD         : 	208
EFX_LUT4        : 	2610
   1-2  Inputs  : 	685
   3    Inputs  : 	743
   4    Inputs  : 	1182
EFX_FF          : 	2288
EFX_RAM_5K      : 	46
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 18s
Elapsed synthesis time : 20s
