-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DigitRec_DigitRec_Pipeline_TRAINING_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    labels_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    labels_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    labels_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    training_labels_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    training_labels_ce0 : OUT STD_LOGIC;
    training_labels_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    training_samples_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce0 : OUT STD_LOGIC;
    training_samples_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_samples_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce1 : OUT STD_LOGIC;
    training_samples_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_load : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_1 : IN STD_LOGIC_VECTOR (10 downto 0);
    test_set_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce0 : OUT STD_LOGIC;
    test_set_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce1 : OUT STD_LOGIC;
    test_set_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    labels_2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_2_3_out_ap_vld : OUT STD_LOGIC;
    labels_1_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_1_3_out_ap_vld : OUT STD_LOGIC;
    labels_0_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_0_3_out_ap_vld : OUT STD_LOGIC;
    dists_2_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_2_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_2_3_out_o_ap_vld : OUT STD_LOGIC;
    dists_1_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_1_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_1_3_out_o_ap_vld : OUT STD_LOGIC;
    dists_0_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_0_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_0_3_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of DigitRec_DigitRec_Pipeline_TRAINING_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv12_BB8 : STD_LOGIC_VECTOR (11 downto 0) := "101110111000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal icmp_ln107_reg_5042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_414 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal reg_418 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_423 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_427_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_689 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_5036 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_5036_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln107_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_5042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_5042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_740_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_5046 : STD_LOGIC_VECTOR (13 downto 0);
    signal test_set_load_2_reg_5072 : STD_LOGIC_VECTOR (63 downto 0);
    signal diff_fu_816_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal diff_reg_5092 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_5097 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_5102 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_5107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_5112 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_5117 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_5122 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_5127 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_5132 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_5137 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_5142 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_5147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_5152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_5157 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_5162 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_5167 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_5172 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_5177 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_5182 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_5187 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_5192 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_5197 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_5202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_5207 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_5212 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_5217 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_5222 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_5227 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_5232 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_5237 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_5242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_5247 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_5252 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_5257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_5262 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_5267 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_5272 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_5277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_5282 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_5287 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_5292 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_5297 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_5302 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_5307 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_reg_5312 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_5317 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_5322 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_reg_5327 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_reg_5332 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_5337 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_5342 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_5347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_5352 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_5357 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_reg_5362 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_reg_5367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_reg_5372 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_5377 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_5382 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_5387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_reg_5392 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_5397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_5402 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_5407 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_reg_5412 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_5417 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_5422 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_5428 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_5434 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_5440 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_5446 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_reg_5452 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_5458 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_5464 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_reg_5470 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_5476 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_5482 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_5488 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_reg_5494 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_5500 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_fu_1339_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_reg_5506 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_5512 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_reg_5517 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_reg_5523 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_5529 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_reg_5535 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_reg_5541 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_reg_5547 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_5553 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_5559 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_reg_5565 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_5571 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_reg_5577 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_5583 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_reg_5589 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_5595 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_5601 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_reg_5607 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_reg_5612 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_reg_5618 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_reg_5624 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_reg_5630 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_reg_5636 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_reg_5642 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_reg_5648 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_reg_5654 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_reg_5660 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_reg_5666 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_reg_5672 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_reg_5678 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_reg_5684 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_reg_5690 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_1_fu_1761_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_1_reg_5696 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_119_reg_5702 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_reg_5707 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_reg_5713 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_reg_5719 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_reg_5725 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_reg_5731 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_reg_5737 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_reg_5743 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_reg_5749 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_reg_5755 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_reg_5761 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_reg_5767 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_reg_5773 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_reg_5779 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_reg_5785 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_reg_5791 : STD_LOGIC_VECTOR (1 downto 0);
    signal diff_2_fu_1925_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal diff_2_reg_5797 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_144_reg_5802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_reg_5807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_reg_5812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_reg_5817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_reg_5822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_reg_5827 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_reg_5832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_reg_5837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_5842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_reg_5847 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_reg_5852 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_reg_5857 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_5862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_reg_5867 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_reg_5872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_reg_5877 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_reg_5882 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_reg_5887 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_5892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_reg_5897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_reg_5902 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_reg_5907 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_reg_5912 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_reg_5917 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_reg_5922 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_reg_5927 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_reg_5932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_reg_5937 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_reg_5942 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_reg_5947 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_reg_5952 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_reg_5957 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_reg_5962 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_reg_5967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_reg_5972 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_reg_5977 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_reg_5982 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_reg_5987 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_reg_5992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_reg_5997 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_224_reg_6002 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_reg_6007 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_reg_6012 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_reg_6017 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_228_reg_6022 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_reg_6027 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_reg_6032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_reg_6037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_232_reg_6042 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_reg_6047 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_reg_6052 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_235_reg_6057 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_reg_6062 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_reg_6067 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_reg_6072 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_reg_6077 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_240_reg_6082 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_reg_6087 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_reg_6092 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_reg_6097 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_reg_6102 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_reg_6107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_reg_6112 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_reg_6117 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_6122 : STD_LOGIC_VECTOR (58 downto 0);
    signal add_ln18_fu_2413_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_reg_6127 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_1_fu_2625_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_1_reg_6132 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_135_reg_6137 : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_176_reg_6142 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_177_reg_6147 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_178_reg_6153 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_179_reg_6159 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_180_reg_6165 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_181_reg_6171 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_182_reg_6177 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_183_reg_6183 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_184_reg_6189 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_185_reg_6195 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_186_reg_6201 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_187_reg_6207 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_188_reg_6213 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_189_reg_6219 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_190_reg_6225 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_2_fu_2904_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_2_reg_6231 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_191_reg_6237 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_192_reg_6242 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_193_reg_6248 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_194_reg_6254 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_195_reg_6260 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_196_reg_6266 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_197_reg_6272 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_198_reg_6278 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_199_reg_6284 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_200_reg_6290 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_201_reg_6296 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_202_reg_6302 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_203_reg_6308 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_204_reg_6314 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_205_reg_6320 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_206_reg_6326 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_248_reg_6332 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_249_reg_6337 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_250_reg_6343 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_251_reg_6349 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_252_reg_6355 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_253_reg_6361 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_254_reg_6367 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_255_reg_6373 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_256_reg_6379 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_257_reg_6385 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_258_reg_6391 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_259_reg_6397 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_260_reg_6403 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_261_reg_6409 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_262_reg_6415 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_3_fu_3326_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_3_reg_6421 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_263_reg_6427 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_264_reg_6432 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_265_reg_6438 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_266_reg_6444 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_267_reg_6450 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_268_reg_6456 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_269_reg_6462 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_270_reg_6468 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_271_reg_6474 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_272_reg_6480 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_273_reg_6486 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_274_reg_6492 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_275_reg_6498 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_276_reg_6504 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_277_reg_6510 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_278_reg_6516 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_6522 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_reg_6528 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_66_reg_6534 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_reg_6540 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_68_reg_6546 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_69_reg_6552 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_fu_3558_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_reg_6558 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_70_reg_6563 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_136_reg_6568 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_137_reg_6574 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_138_reg_6580 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_139_reg_6586 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_140_reg_6592 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_141_reg_6598 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_2_fu_3640_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_2_reg_6604 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_142_reg_6609 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln18_2_fu_3860_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_2_reg_6614 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_207_reg_6619 : STD_LOGIC_VECTOR (58 downto 0);
    signal add_ln18_3_fu_4088_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_3_reg_6624 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_279_reg_6629 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_1_fu_4180_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_1_reg_6634 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_71_reg_6639 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln18_3_fu_4264_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_3_reg_6644 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_143_reg_6649 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_208_reg_6654 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_209_reg_6660 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_210_reg_6666 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_211_reg_6672 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_212_reg_6678 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_213_reg_6684 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_4_fu_4346_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_4_reg_6690 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_214_reg_6695 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_280_reg_6700 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_281_reg_6706 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_282_reg_6712 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_283_reg_6718 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_284_reg_6724 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_285_reg_6730 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_6_fu_4428_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_6_reg_6736 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_286_reg_6741 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln25_fu_4450_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_reg_6746 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_1_reg_6751 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_2_fu_4472_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_2_reg_6756 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_3_reg_6761 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln18_5_fu_4556_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_5_reg_6766 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_215_reg_6771 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln18_7_fu_4640_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_7_reg_6776 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_287_reg_6781 : STD_LOGIC_VECTOR (37 downto 0);
    signal dist_fu_4658_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dist_reg_6791 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_fu_4662_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_reg_6796 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_4_fu_4674_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_4_reg_6801 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_5_reg_6806 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_6_fu_4696_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_6_reg_6811 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_7_reg_6816 : STD_LOGIC_VECTOR (6 downto 0);
    signal dists_0_3_out_load_reg_6821 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_1_reg_6827 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln26_1_fu_4718_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_1_reg_6832 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_2_fu_4722_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_2_reg_6837 : STD_LOGIC_VECTOR (6 downto 0);
    signal max_dist_fu_4732_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal max_dist_reg_6842 : STD_LOGIC_VECTOR (30 downto 0);
    signal dists_1_3_out_load_reg_6847 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_fu_4756_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_reg_6853 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_1_fu_4762_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_1_reg_6858 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln45_1_fu_4771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_1_reg_6863 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_dist_1_fu_4777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_dist_1_reg_6868 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_3_out_load_reg_6874 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_0_fu_4795_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal dists_0_reg_6881 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_2_fu_4801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_2_reg_6886 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_2_fu_4819_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln45_2_reg_6891 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln53_fu_4835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_6897 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_fu_4841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_6904 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_4846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_reg_6909 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_fu_4851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_reg_6914 : STD_LOGIC_VECTOR (0 downto 0);
    signal dists_2_4_fu_4878_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_4_reg_6919 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_5_fu_4885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_5_reg_6924 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_6_fu_4892_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_6_reg_6929 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal zext_ln108_fu_748_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln35_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_1_fu_770_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_3_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_4_fu_791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln35_6_fu_801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_7_fu_811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln107_fu_4654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_sig_allocacmp_dists_0_3_out_load : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_242 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln107_fu_1077_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (11 downto 0);
    signal labels_0_3_fu_246 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_7_fu_4946_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_1_3_fu_250 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_6_fu_4939_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_3_fu_254 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_5_fu_4932_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal or_ln35_fu_753_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln35_1_fu_764_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln35_2_fu_775_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln35_3_fu_786_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln35_4_fu_796_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln35_5_fu_806_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln_fu_1082_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_fu_1180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_fu_1184_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln20_1_fu_1503_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_1_fu_1601_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_1_fu_1605_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln1_fu_2191_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_1_fu_2294_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln21_1_fu_2393_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_fu_2290_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_1_fu_2397_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal and_ln1_cast_fu_2241_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_1_cast_fu_2344_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_2_fu_2419_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_3_fu_2522_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_3_cast_fu_2572_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_2_cast_fu_2469_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_3_fu_2621_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_2_fu_2518_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_fu_2631_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal and_ln20_2_fu_2647_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_2_fu_2745_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_2_fu_2749_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln20_3_fu_3068_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_3_fu_3166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_3_fu_3170_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln22_fu_3490_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_fu_3493_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln22_1_fu_3572_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_1_fu_3575_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_4_fu_3654_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_5_fu_3757_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_5_cast_fu_3807_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_4_cast_fu_3704_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_5_fu_3856_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_4_fu_3753_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_2_fu_3866_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal and_ln21_6_fu_3882_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_7_fu_3985_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_7_cast_fu_4035_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_6_cast_fu_3932_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_7_fu_4084_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_6_fu_3981_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_3_fu_4094_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal and_ln2_fu_4110_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln3_fu_4139_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_1_fu_4164_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_fu_4135_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_4_fu_4168_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_fu_4174_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal and_ln18_1_fu_4194_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_1_fu_4223_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_3_fu_4248_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_2_fu_4219_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_5_fu_4252_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_1_fu_4258_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln22_2_fu_4278_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_2_fu_4281_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln22_3_fu_4360_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_3_fu_4363_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln24_fu_4442_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_fu_4445_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln24_1_fu_4464_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_1_fu_4467_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal and_ln18_2_fu_4486_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_2_fu_4515_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_5_fu_4540_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_4_fu_4511_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_6_fu_4544_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_2_fu_4550_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal and_ln18_3_fu_4570_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_3_fu_4599_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_7_fu_4624_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_6_fu_4595_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_7_fu_4628_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_3_fu_4634_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln24_2_fu_4666_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_2_fu_4669_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln24_3_fu_4688_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_3_fu_4691_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln45_fu_4726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln107_fu_4714_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln31_fu_4744_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_5_fu_4750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_2_fu_4747_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_fu_4753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln39_fu_4768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln36_2_fu_4792_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_1_fu_4789_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln45_fu_4814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_1_fu_4806_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln55_fu_4827_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_dist_2_fu_4830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_fu_4857_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_2_fu_4864_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_3_fu_4871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln108_1_fu_4908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_fu_4911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_2_fu_4918_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_4_fu_4925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DigitRec_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component DigitRec_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    i_1_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_1_fu_242 <= ap_const_lv12_0;
            elsif (((icmp_ln107_reg_5042 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                i_1_fu_242 <= add_ln107_fu_1077_p2;
            end if; 
        end if;
    end process;

    labels_0_3_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_0_3_fu_246 <= labels_0_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_0_3_fu_246 <= labels_2_7_fu_4946_p3;
            end if; 
        end if;
    end process;

    labels_1_3_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_1_3_fu_250 <= labels_1_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_1_3_fu_250 <= labels_2_6_fu_4939_p3;
            end if; 
        end if;
    end process;

    labels_2_3_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_2_3_fu_254 <= labels_2_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_2_3_fu_254 <= labels_2_5_fu_4932_p3;
            end if; 
        end if;
    end process;

    reg_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    reg_418 <= test_set_q0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    reg_418 <= test_set_q1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln18_1_reg_6132 <= add_ln18_1_fu_2625_p2;
                add_ln18_reg_6127 <= add_ln18_fu_2413_p2;
                add_ln26_reg_6796 <= add_ln26_fu_4662_p2;
                dist_reg_6791 <= dist_fu_4658_p2;
                dists_2_4_reg_6919 <= dists_2_4_fu_4878_p3;
                dists_2_5_reg_6924 <= dists_2_5_fu_4885_p3;
                dists_2_6_reg_6929 <= dists_2_6_fu_4892_p3;
                i_reg_5036 <= ap_sig_allocacmp_i;
                i_reg_5036_pp0_iter1_reg <= i_reg_5036;
                icmp_ln107_reg_5042 <= icmp_ln107_fu_734_p2;
                icmp_ln107_reg_5042_pp0_iter1_reg <= icmp_ln107_reg_5042;
                icmp_ln107_reg_5042_pp0_iter2_reg <= icmp_ln107_reg_5042_pp0_iter1_reg;
                icmp_ln53_reg_6897 <= icmp_ln53_fu_4835_p2;
                icmp_ln55_1_reg_6909 <= icmp_ln55_1_fu_4846_p2;
                icmp_ln55_reg_6904 <= icmp_ln55_fu_4841_p2;
                or_ln55_reg_6914 <= or_ln55_fu_4851_p2;
                    shl_ln_reg_5046(13 downto 2) <= shl_ln_fu_740_p3(13 downto 2);
                tmp_135_reg_6137 <= add_ln21_fu_2631_p2(62 downto 4);
                tmp_176_reg_6142 <= sub_ln20_2_fu_2749_p2(61 downto 60);
                tmp_177_reg_6147 <= sub_ln20_2_fu_2749_p2(57 downto 56);
                tmp_178_reg_6153 <= sub_ln20_2_fu_2749_p2(53 downto 52);
                tmp_179_reg_6159 <= sub_ln20_2_fu_2749_p2(49 downto 48);
                tmp_180_reg_6165 <= sub_ln20_2_fu_2749_p2(45 downto 44);
                tmp_181_reg_6171 <= sub_ln20_2_fu_2749_p2(41 downto 40);
                tmp_182_reg_6177 <= sub_ln20_2_fu_2749_p2(37 downto 36);
                tmp_183_reg_6183 <= sub_ln20_2_fu_2749_p2(33 downto 32);
                tmp_184_reg_6189 <= sub_ln20_2_fu_2749_p2(29 downto 28);
                tmp_185_reg_6195 <= sub_ln20_2_fu_2749_p2(25 downto 24);
                tmp_186_reg_6201 <= sub_ln20_2_fu_2749_p2(21 downto 20);
                tmp_187_reg_6207 <= sub_ln20_2_fu_2749_p2(17 downto 16);
                tmp_188_reg_6213 <= sub_ln20_2_fu_2749_p2(13 downto 12);
                tmp_189_reg_6219 <= sub_ln20_2_fu_2749_p2(9 downto 8);
                tmp_190_reg_6225 <= sub_ln20_2_fu_2749_p2(5 downto 4);
                tmp_191_reg_6237 <= sub_ln20_2_fu_2749_p2(63 downto 62);
                tmp_192_reg_6242 <= sub_ln20_2_fu_2749_p2(59 downto 58);
                tmp_193_reg_6248 <= sub_ln20_2_fu_2749_p2(55 downto 54);
                tmp_194_reg_6254 <= sub_ln20_2_fu_2749_p2(51 downto 50);
                tmp_195_reg_6260 <= sub_ln20_2_fu_2749_p2(47 downto 46);
                tmp_196_reg_6266 <= sub_ln20_2_fu_2749_p2(43 downto 42);
                tmp_197_reg_6272 <= sub_ln20_2_fu_2749_p2(39 downto 38);
                tmp_198_reg_6278 <= sub_ln20_2_fu_2749_p2(35 downto 34);
                tmp_199_reg_6284 <= sub_ln20_2_fu_2749_p2(31 downto 30);
                tmp_200_reg_6290 <= sub_ln20_2_fu_2749_p2(27 downto 26);
                tmp_201_reg_6296 <= sub_ln20_2_fu_2749_p2(23 downto 22);
                tmp_202_reg_6302 <= sub_ln20_2_fu_2749_p2(19 downto 18);
                tmp_203_reg_6308 <= sub_ln20_2_fu_2749_p2(15 downto 14);
                tmp_204_reg_6314 <= sub_ln20_2_fu_2749_p2(11 downto 10);
                tmp_205_reg_6320 <= sub_ln20_2_fu_2749_p2(7 downto 6);
                tmp_206_reg_6326 <= sub_ln20_2_fu_2749_p2(3 downto 2);
                tmp_248_reg_6332 <= sub_ln20_3_fu_3170_p2(61 downto 60);
                tmp_249_reg_6337 <= sub_ln20_3_fu_3170_p2(57 downto 56);
                tmp_250_reg_6343 <= sub_ln20_3_fu_3170_p2(53 downto 52);
                tmp_251_reg_6349 <= sub_ln20_3_fu_3170_p2(49 downto 48);
                tmp_252_reg_6355 <= sub_ln20_3_fu_3170_p2(45 downto 44);
                tmp_253_reg_6361 <= sub_ln20_3_fu_3170_p2(41 downto 40);
                tmp_254_reg_6367 <= sub_ln20_3_fu_3170_p2(37 downto 36);
                tmp_255_reg_6373 <= sub_ln20_3_fu_3170_p2(33 downto 32);
                tmp_256_reg_6379 <= sub_ln20_3_fu_3170_p2(29 downto 28);
                tmp_257_reg_6385 <= sub_ln20_3_fu_3170_p2(25 downto 24);
                tmp_258_reg_6391 <= sub_ln20_3_fu_3170_p2(21 downto 20);
                tmp_259_reg_6397 <= sub_ln20_3_fu_3170_p2(17 downto 16);
                tmp_260_reg_6403 <= sub_ln20_3_fu_3170_p2(13 downto 12);
                tmp_261_reg_6409 <= sub_ln20_3_fu_3170_p2(9 downto 8);
                tmp_262_reg_6415 <= sub_ln20_3_fu_3170_p2(5 downto 4);
                tmp_263_reg_6427 <= sub_ln20_3_fu_3170_p2(63 downto 62);
                tmp_264_reg_6432 <= sub_ln20_3_fu_3170_p2(59 downto 58);
                tmp_265_reg_6438 <= sub_ln20_3_fu_3170_p2(55 downto 54);
                tmp_266_reg_6444 <= sub_ln20_3_fu_3170_p2(51 downto 50);
                tmp_267_reg_6450 <= sub_ln20_3_fu_3170_p2(47 downto 46);
                tmp_268_reg_6456 <= sub_ln20_3_fu_3170_p2(43 downto 42);
                tmp_269_reg_6462 <= sub_ln20_3_fu_3170_p2(39 downto 38);
                tmp_270_reg_6468 <= sub_ln20_3_fu_3170_p2(35 downto 34);
                tmp_271_reg_6474 <= sub_ln20_3_fu_3170_p2(31 downto 30);
                tmp_272_reg_6480 <= sub_ln20_3_fu_3170_p2(27 downto 26);
                tmp_273_reg_6486 <= sub_ln20_3_fu_3170_p2(23 downto 22);
                tmp_274_reg_6492 <= sub_ln20_3_fu_3170_p2(19 downto 18);
                tmp_275_reg_6498 <= sub_ln20_3_fu_3170_p2(15 downto 14);
                tmp_276_reg_6504 <= sub_ln20_3_fu_3170_p2(11 downto 10);
                tmp_277_reg_6510 <= sub_ln20_3_fu_3170_p2(7 downto 6);
                tmp_278_reg_6516 <= sub_ln20_3_fu_3170_p2(3 downto 2);
                tmp_63_reg_6122 <= add_ln21_1_fu_2397_p2(62 downto 4);
                trunc_ln21_2_reg_6231 <= trunc_ln21_2_fu_2904_p1;
                trunc_ln21_3_reg_6421 <= trunc_ln21_3_fu_3326_p1;
                trunc_ln25_4_reg_6801 <= trunc_ln25_4_fu_4674_p1;
                trunc_ln25_5_reg_6806 <= add_ln24_2_fu_4669_p2(38 downto 32);
                trunc_ln25_6_reg_6811 <= trunc_ln25_6_fu_4696_p1;
                trunc_ln25_7_reg_6816 <= add_ln24_3_fu_4691_p2(38 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln18_2_reg_6614 <= add_ln18_2_fu_3860_p2;
                add_ln18_3_reg_6624 <= add_ln18_3_fu_4088_p2;
                add_ln26_1_reg_6832 <= add_ln26_1_fu_4718_p2;
                add_ln26_2_reg_6837 <= add_ln26_2_fu_4722_p2;
                dists_0_3_out_load_reg_6821 <= ap_sig_allocacmp_dists_0_3_out_load;
                labels_1_reg_6827 <= training_labels_q0;
                max_dist_reg_6842 <= max_dist_fu_4732_p3;
                tmp_136_reg_6568 <= add_ln22_1_fu_3575_p2(51 downto 48);
                tmp_137_reg_6574 <= add_ln22_1_fu_3575_p2(43 downto 40);
                tmp_138_reg_6580 <= add_ln22_1_fu_3575_p2(35 downto 32);
                tmp_139_reg_6586 <= add_ln22_1_fu_3575_p2(27 downto 24);
                tmp_140_reg_6592 <= add_ln22_1_fu_3575_p2(19 downto 16);
                tmp_141_reg_6598 <= add_ln22_1_fu_3575_p2(11 downto 8);
                tmp_142_reg_6609 <= add_ln22_1_fu_3575_p2(59 downto 56);
                tmp_207_reg_6619 <= add_ln21_2_fu_3866_p2(62 downto 4);
                tmp_279_reg_6629 <= add_ln21_3_fu_4094_p2(62 downto 4);
                tmp_64_reg_6522 <= add_ln22_fu_3493_p2(51 downto 48);
                tmp_65_reg_6528 <= add_ln22_fu_3493_p2(43 downto 40);
                tmp_66_reg_6534 <= add_ln22_fu_3493_p2(35 downto 32);
                tmp_67_reg_6540 <= add_ln22_fu_3493_p2(27 downto 24);
                tmp_68_reg_6546 <= add_ln22_fu_3493_p2(19 downto 16);
                tmp_69_reg_6552 <= add_ln22_fu_3493_p2(11 downto 8);
                tmp_70_reg_6563 <= add_ln22_fu_3493_p2(59 downto 56);
                trunc_ln18_2_reg_6604 <= trunc_ln18_2_fu_3640_p1;
                trunc_ln18_reg_6558 <= trunc_ln18_fu_3558_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln36_1_reg_6858 <= add_ln36_1_fu_4762_p2;
                add_ln36_reg_6853 <= add_ln36_fu_4756_p2;
                diff_reg_5092 <= diff_fu_816_p2;
                dists_1_3_out_load_reg_6847 <= dists_1_3_out_i;
                icmp_ln45_1_reg_6863 <= icmp_ln45_1_fu_4771_p2;
                max_dist_1_reg_6868 <= max_dist_1_fu_4777_p3;
                tmp_10_reg_5132 <= diff_fu_816_p2(49 downto 49);
                tmp_11_reg_5137 <= diff_fu_816_p2(47 downto 47);
                tmp_12_reg_5142 <= diff_fu_816_p2(45 downto 45);
                tmp_13_reg_5147 <= diff_fu_816_p2(43 downto 43);
                tmp_143_reg_6649 <= add_ln23_1_fu_4258_p2(53 downto 16);
                tmp_14_reg_5152 <= diff_fu_816_p2(41 downto 41);
                tmp_15_reg_5157 <= diff_fu_816_p2(39 downto 39);
                tmp_16_reg_5162 <= diff_fu_816_p2(37 downto 37);
                tmp_17_reg_5167 <= diff_fu_816_p2(35 downto 35);
                tmp_18_reg_5172 <= diff_fu_816_p2(33 downto 33);
                tmp_19_reg_5177 <= diff_fu_816_p2(31 downto 31);
                tmp_208_reg_6654 <= add_ln22_2_fu_4281_p2(51 downto 48);
                tmp_209_reg_6660 <= add_ln22_2_fu_4281_p2(43 downto 40);
                tmp_20_reg_5182 <= diff_fu_816_p2(29 downto 29);
                tmp_210_reg_6666 <= add_ln22_2_fu_4281_p2(35 downto 32);
                tmp_211_reg_6672 <= add_ln22_2_fu_4281_p2(27 downto 24);
                tmp_212_reg_6678 <= add_ln22_2_fu_4281_p2(19 downto 16);
                tmp_213_reg_6684 <= add_ln22_2_fu_4281_p2(11 downto 8);
                tmp_214_reg_6695 <= add_ln22_2_fu_4281_p2(59 downto 56);
                tmp_21_reg_5187 <= diff_fu_816_p2(27 downto 27);
                tmp_22_reg_5192 <= diff_fu_816_p2(25 downto 25);
                tmp_23_reg_5197 <= diff_fu_816_p2(23 downto 23);
                tmp_24_reg_5202 <= diff_fu_816_p2(21 downto 21);
                tmp_25_reg_5207 <= diff_fu_816_p2(19 downto 19);
                tmp_26_reg_5212 <= diff_fu_816_p2(17 downto 17);
                tmp_27_reg_5217 <= diff_fu_816_p2(15 downto 15);
                tmp_280_reg_6700 <= add_ln22_3_fu_4363_p2(51 downto 48);
                tmp_281_reg_6706 <= add_ln22_3_fu_4363_p2(43 downto 40);
                tmp_282_reg_6712 <= add_ln22_3_fu_4363_p2(35 downto 32);
                tmp_283_reg_6718 <= add_ln22_3_fu_4363_p2(27 downto 24);
                tmp_284_reg_6724 <= add_ln22_3_fu_4363_p2(19 downto 16);
                tmp_285_reg_6730 <= add_ln22_3_fu_4363_p2(11 downto 8);
                tmp_286_reg_6741 <= add_ln22_3_fu_4363_p2(59 downto 56);
                tmp_28_reg_5222 <= diff_fu_816_p2(13 downto 13);
                tmp_29_reg_5227 <= diff_fu_816_p2(11 downto 11);
                tmp_30_reg_5232 <= diff_fu_816_p2(9 downto 9);
                tmp_31_reg_5237 <= diff_fu_816_p2(7 downto 7);
                tmp_32_reg_5242 <= diff_fu_816_p2(5 downto 5);
                tmp_33_reg_5247 <= diff_fu_816_p2(3 downto 3);
                tmp_49_reg_5252 <= diff_fu_816_p2(1 downto 1);
                tmp_4_reg_5102 <= diff_fu_816_p2(61 downto 61);
                tmp_5_reg_5107 <= diff_fu_816_p2(59 downto 59);
                tmp_6_reg_5112 <= diff_fu_816_p2(57 downto 57);
                tmp_71_reg_6639 <= add_ln23_fu_4174_p2(53 downto 16);
                tmp_7_reg_5117 <= diff_fu_816_p2(55 downto 55);
                tmp_8_reg_5122 <= diff_fu_816_p2(53 downto 53);
                tmp_9_reg_5127 <= diff_fu_816_p2(51 downto 51);
                tmp_reg_5097 <= diff_fu_816_p2(63 downto 63);
                trunc_ln18_1_reg_6634 <= trunc_ln18_1_fu_4180_p1;
                trunc_ln18_3_reg_6644 <= trunc_ln18_3_fu_4264_p1;
                trunc_ln18_4_reg_6690 <= trunc_ln18_4_fu_4346_p1;
                trunc_ln18_6_reg_6736 <= trunc_ln18_6_fu_4428_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                diff_2_reg_5797 <= diff_2_fu_1925_p2;
                dists_0_reg_6881 <= dists_0_fu_4795_p2;
                dists_2_3_out_load_reg_6874 <= dists_2_3_out_i;
                icmp_ln45_2_reg_6886 <= icmp_ln45_2_fu_4801_p2;
                select_ln45_2_reg_6891 <= select_ln45_2_fu_4819_p3;
                tmp_104_reg_5607 <= sub_ln20_1_fu_1605_p2(61 downto 60);
                tmp_105_reg_5612 <= sub_ln20_1_fu_1605_p2(57 downto 56);
                tmp_106_reg_5618 <= sub_ln20_1_fu_1605_p2(53 downto 52);
                tmp_107_reg_5624 <= sub_ln20_1_fu_1605_p2(49 downto 48);
                tmp_108_reg_5630 <= sub_ln20_1_fu_1605_p2(45 downto 44);
                tmp_109_reg_5636 <= sub_ln20_1_fu_1605_p2(41 downto 40);
                tmp_110_reg_5642 <= sub_ln20_1_fu_1605_p2(37 downto 36);
                tmp_111_reg_5648 <= sub_ln20_1_fu_1605_p2(33 downto 32);
                tmp_112_reg_5654 <= sub_ln20_1_fu_1605_p2(29 downto 28);
                tmp_113_reg_5660 <= sub_ln20_1_fu_1605_p2(25 downto 24);
                tmp_114_reg_5666 <= sub_ln20_1_fu_1605_p2(21 downto 20);
                tmp_115_reg_5672 <= sub_ln20_1_fu_1605_p2(17 downto 16);
                tmp_116_reg_5678 <= sub_ln20_1_fu_1605_p2(13 downto 12);
                tmp_117_reg_5684 <= sub_ln20_1_fu_1605_p2(9 downto 8);
                tmp_118_reg_5690 <= sub_ln20_1_fu_1605_p2(5 downto 4);
                tmp_119_reg_5702 <= sub_ln20_1_fu_1605_p2(63 downto 62);
                tmp_120_reg_5707 <= sub_ln20_1_fu_1605_p2(59 downto 58);
                tmp_121_reg_5713 <= sub_ln20_1_fu_1605_p2(55 downto 54);
                tmp_122_reg_5719 <= sub_ln20_1_fu_1605_p2(51 downto 50);
                tmp_123_reg_5725 <= sub_ln20_1_fu_1605_p2(47 downto 46);
                tmp_124_reg_5731 <= sub_ln20_1_fu_1605_p2(43 downto 42);
                tmp_125_reg_5737 <= sub_ln20_1_fu_1605_p2(39 downto 38);
                tmp_126_reg_5743 <= sub_ln20_1_fu_1605_p2(35 downto 34);
                tmp_127_reg_5749 <= sub_ln20_1_fu_1605_p2(31 downto 30);
                tmp_128_reg_5755 <= sub_ln20_1_fu_1605_p2(27 downto 26);
                tmp_129_reg_5761 <= sub_ln20_1_fu_1605_p2(23 downto 22);
                tmp_130_reg_5767 <= sub_ln20_1_fu_1605_p2(19 downto 18);
                tmp_131_reg_5773 <= sub_ln20_1_fu_1605_p2(15 downto 14);
                tmp_132_reg_5779 <= sub_ln20_1_fu_1605_p2(11 downto 10);
                tmp_133_reg_5785 <= sub_ln20_1_fu_1605_p2(7 downto 6);
                tmp_134_reg_5791 <= sub_ln20_1_fu_1605_p2(3 downto 2);
                tmp_144_reg_5802 <= diff_2_fu_1925_p2(63 downto 63);
                tmp_145_reg_5807 <= diff_2_fu_1925_p2(61 downto 61);
                tmp_146_reg_5812 <= diff_2_fu_1925_p2(59 downto 59);
                tmp_147_reg_5817 <= diff_2_fu_1925_p2(57 downto 57);
                tmp_148_reg_5822 <= diff_2_fu_1925_p2(55 downto 55);
                tmp_149_reg_5827 <= diff_2_fu_1925_p2(53 downto 53);
                tmp_150_reg_5832 <= diff_2_fu_1925_p2(51 downto 51);
                tmp_151_reg_5837 <= diff_2_fu_1925_p2(49 downto 49);
                tmp_152_reg_5842 <= diff_2_fu_1925_p2(47 downto 47);
                tmp_153_reg_5847 <= diff_2_fu_1925_p2(45 downto 45);
                tmp_154_reg_5852 <= diff_2_fu_1925_p2(43 downto 43);
                tmp_155_reg_5857 <= diff_2_fu_1925_p2(41 downto 41);
                tmp_156_reg_5862 <= diff_2_fu_1925_p2(39 downto 39);
                tmp_157_reg_5867 <= diff_2_fu_1925_p2(37 downto 37);
                tmp_158_reg_5872 <= diff_2_fu_1925_p2(35 downto 35);
                tmp_159_reg_5877 <= diff_2_fu_1925_p2(33 downto 33);
                tmp_160_reg_5882 <= diff_2_fu_1925_p2(31 downto 31);
                tmp_161_reg_5887 <= diff_2_fu_1925_p2(29 downto 29);
                tmp_162_reg_5892 <= diff_2_fu_1925_p2(27 downto 27);
                tmp_163_reg_5897 <= diff_2_fu_1925_p2(25 downto 25);
                tmp_164_reg_5902 <= diff_2_fu_1925_p2(23 downto 23);
                tmp_165_reg_5907 <= diff_2_fu_1925_p2(21 downto 21);
                tmp_166_reg_5912 <= diff_2_fu_1925_p2(19 downto 19);
                tmp_167_reg_5917 <= diff_2_fu_1925_p2(17 downto 17);
                tmp_168_reg_5922 <= diff_2_fu_1925_p2(15 downto 15);
                tmp_169_reg_5927 <= diff_2_fu_1925_p2(13 downto 13);
                tmp_170_reg_5932 <= diff_2_fu_1925_p2(11 downto 11);
                tmp_171_reg_5937 <= diff_2_fu_1925_p2(9 downto 9);
                tmp_172_reg_5942 <= diff_2_fu_1925_p2(7 downto 7);
                tmp_173_reg_5947 <= diff_2_fu_1925_p2(5 downto 5);
                tmp_174_reg_5952 <= diff_2_fu_1925_p2(3 downto 3);
                tmp_175_reg_5957 <= diff_2_fu_1925_p2(1 downto 1);
                tmp_215_reg_6771 <= add_ln23_2_fu_4550_p2(53 downto 16);
                tmp_287_reg_6781 <= add_ln23_3_fu_4634_p2(53 downto 16);
                tmp_2_reg_5422 <= sub_ln20_fu_1184_p2(57 downto 56);
                tmp_34_reg_5434 <= sub_ln20_fu_1184_p2(49 downto 48);
                tmp_35_reg_5440 <= sub_ln20_fu_1184_p2(45 downto 44);
                tmp_36_reg_5446 <= sub_ln20_fu_1184_p2(41 downto 40);
                tmp_37_reg_5452 <= sub_ln20_fu_1184_p2(37 downto 36);
                tmp_38_reg_5458 <= sub_ln20_fu_1184_p2(33 downto 32);
                tmp_39_reg_5464 <= sub_ln20_fu_1184_p2(29 downto 28);
                tmp_3_reg_5428 <= sub_ln20_fu_1184_p2(53 downto 52);
                tmp_40_reg_5470 <= sub_ln20_fu_1184_p2(25 downto 24);
                tmp_41_reg_5476 <= sub_ln20_fu_1184_p2(21 downto 20);
                tmp_42_reg_5482 <= sub_ln20_fu_1184_p2(17 downto 16);
                tmp_43_reg_5488 <= sub_ln20_fu_1184_p2(13 downto 12);
                tmp_44_reg_5494 <= sub_ln20_fu_1184_p2(9 downto 8);
                tmp_45_reg_5500 <= sub_ln20_fu_1184_p2(5 downto 4);
                tmp_46_reg_5512 <= sub_ln20_fu_1184_p2(63 downto 62);
                tmp_47_reg_5517 <= sub_ln20_fu_1184_p2(59 downto 58);
                tmp_48_reg_5523 <= sub_ln20_fu_1184_p2(55 downto 54);
                tmp_50_reg_5529 <= sub_ln20_fu_1184_p2(51 downto 50);
                tmp_51_reg_5535 <= sub_ln20_fu_1184_p2(47 downto 46);
                tmp_52_reg_5541 <= sub_ln20_fu_1184_p2(43 downto 42);
                tmp_53_reg_5547 <= sub_ln20_fu_1184_p2(39 downto 38);
                tmp_54_reg_5553 <= sub_ln20_fu_1184_p2(35 downto 34);
                tmp_55_reg_5559 <= sub_ln20_fu_1184_p2(31 downto 30);
                tmp_56_reg_5565 <= sub_ln20_fu_1184_p2(27 downto 26);
                tmp_57_reg_5571 <= sub_ln20_fu_1184_p2(23 downto 22);
                tmp_58_reg_5577 <= sub_ln20_fu_1184_p2(19 downto 18);
                tmp_59_reg_5583 <= sub_ln20_fu_1184_p2(15 downto 14);
                tmp_60_reg_5589 <= sub_ln20_fu_1184_p2(11 downto 10);
                tmp_61_reg_5595 <= sub_ln20_fu_1184_p2(7 downto 6);
                tmp_62_reg_5601 <= sub_ln20_fu_1184_p2(3 downto 2);
                tmp_s_reg_5417 <= sub_ln20_fu_1184_p2(61 downto 60);
                trunc_ln18_5_reg_6766 <= trunc_ln18_5_fu_4556_p1;
                trunc_ln18_7_reg_6776 <= trunc_ln18_7_fu_4640_p1;
                trunc_ln21_1_reg_5696 <= trunc_ln21_1_fu_1761_p1;
                trunc_ln21_reg_5506 <= trunc_ln21_fu_1339_p1;
                trunc_ln25_1_reg_6751 <= add_ln24_fu_4445_p2(38 downto 32);
                trunc_ln25_2_reg_6756 <= trunc_ln25_2_fu_4472_p1;
                trunc_ln25_3_reg_6761 <= add_ln24_1_fu_4467_p2(38 downto 32);
                trunc_ln25_reg_6746 <= trunc_ln25_fu_4450_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_414 <= training_samples_q1;
                reg_423 <= training_samples_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_689 <= grp_fu_427_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                test_set_load_2_reg_5072 <= test_set_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_100_reg_5397 <= grp_fu_427_p2(7 downto 7);
                tmp_101_reg_5402 <= grp_fu_427_p2(5 downto 5);
                tmp_102_reg_5407 <= grp_fu_427_p2(3 downto 3);
                tmp_103_reg_5412 <= grp_fu_427_p2(1 downto 1);
                tmp_72_reg_5257 <= grp_fu_427_p2(63 downto 63);
                tmp_73_reg_5262 <= grp_fu_427_p2(61 downto 61);
                tmp_74_reg_5267 <= grp_fu_427_p2(59 downto 59);
                tmp_75_reg_5272 <= grp_fu_427_p2(57 downto 57);
                tmp_76_reg_5277 <= grp_fu_427_p2(55 downto 55);
                tmp_77_reg_5282 <= grp_fu_427_p2(53 downto 53);
                tmp_78_reg_5287 <= grp_fu_427_p2(51 downto 51);
                tmp_79_reg_5292 <= grp_fu_427_p2(49 downto 49);
                tmp_80_reg_5297 <= grp_fu_427_p2(47 downto 47);
                tmp_81_reg_5302 <= grp_fu_427_p2(45 downto 45);
                tmp_82_reg_5307 <= grp_fu_427_p2(43 downto 43);
                tmp_83_reg_5312 <= grp_fu_427_p2(41 downto 41);
                tmp_84_reg_5317 <= grp_fu_427_p2(39 downto 39);
                tmp_85_reg_5322 <= grp_fu_427_p2(37 downto 37);
                tmp_86_reg_5327 <= grp_fu_427_p2(35 downto 35);
                tmp_87_reg_5332 <= grp_fu_427_p2(33 downto 33);
                tmp_88_reg_5337 <= grp_fu_427_p2(31 downto 31);
                tmp_89_reg_5342 <= grp_fu_427_p2(29 downto 29);
                tmp_90_reg_5347 <= grp_fu_427_p2(27 downto 27);
                tmp_91_reg_5352 <= grp_fu_427_p2(25 downto 25);
                tmp_92_reg_5357 <= grp_fu_427_p2(23 downto 23);
                tmp_93_reg_5362 <= grp_fu_427_p2(21 downto 21);
                tmp_94_reg_5367 <= grp_fu_427_p2(19 downto 19);
                tmp_95_reg_5372 <= grp_fu_427_p2(17 downto 17);
                tmp_96_reg_5377 <= grp_fu_427_p2(15 downto 15);
                tmp_97_reg_5382 <= grp_fu_427_p2(13 downto 13);
                tmp_98_reg_5387 <= grp_fu_427_p2(11 downto 11);
                tmp_99_reg_5392 <= grp_fu_427_p2(9 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_216_reg_5962 <= grp_fu_427_p2(63 downto 63);
                tmp_217_reg_5967 <= grp_fu_427_p2(61 downto 61);
                tmp_218_reg_5972 <= grp_fu_427_p2(59 downto 59);
                tmp_219_reg_5977 <= grp_fu_427_p2(57 downto 57);
                tmp_220_reg_5982 <= grp_fu_427_p2(55 downto 55);
                tmp_221_reg_5987 <= grp_fu_427_p2(53 downto 53);
                tmp_222_reg_5992 <= grp_fu_427_p2(51 downto 51);
                tmp_223_reg_5997 <= grp_fu_427_p2(49 downto 49);
                tmp_224_reg_6002 <= grp_fu_427_p2(47 downto 47);
                tmp_225_reg_6007 <= grp_fu_427_p2(45 downto 45);
                tmp_226_reg_6012 <= grp_fu_427_p2(43 downto 43);
                tmp_227_reg_6017 <= grp_fu_427_p2(41 downto 41);
                tmp_228_reg_6022 <= grp_fu_427_p2(39 downto 39);
                tmp_229_reg_6027 <= grp_fu_427_p2(37 downto 37);
                tmp_230_reg_6032 <= grp_fu_427_p2(35 downto 35);
                tmp_231_reg_6037 <= grp_fu_427_p2(33 downto 33);
                tmp_232_reg_6042 <= grp_fu_427_p2(31 downto 31);
                tmp_233_reg_6047 <= grp_fu_427_p2(29 downto 29);
                tmp_234_reg_6052 <= grp_fu_427_p2(27 downto 27);
                tmp_235_reg_6057 <= grp_fu_427_p2(25 downto 25);
                tmp_236_reg_6062 <= grp_fu_427_p2(23 downto 23);
                tmp_237_reg_6067 <= grp_fu_427_p2(21 downto 21);
                tmp_238_reg_6072 <= grp_fu_427_p2(19 downto 19);
                tmp_239_reg_6077 <= grp_fu_427_p2(17 downto 17);
                tmp_240_reg_6082 <= grp_fu_427_p2(15 downto 15);
                tmp_241_reg_6087 <= grp_fu_427_p2(13 downto 13);
                tmp_242_reg_6092 <= grp_fu_427_p2(11 downto 11);
                tmp_243_reg_6097 <= grp_fu_427_p2(9 downto 9);
                tmp_244_reg_6102 <= grp_fu_427_p2(7 downto 7);
                tmp_245_reg_6107 <= grp_fu_427_p2(5 downto 5);
                tmp_246_reg_6112 <= grp_fu_427_p2(3 downto 3);
                tmp_247_reg_6117 <= grp_fu_427_p2(1 downto 1);
            end if;
        end if;
    end process;
    shl_ln_reg_5046(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter2_stage1, ap_idle_pp0_0to1, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln107_fu_1077_p2 <= std_logic_vector(unsigned(i_reg_5036) + unsigned(ap_const_lv12_1));
    add_ln18_1_fu_2625_p2 <= std_logic_vector(unsigned(and_ln21_3_cast_fu_2572_p31) + unsigned(and_ln21_2_cast_fu_2469_p31));
    add_ln18_2_fu_3860_p2 <= std_logic_vector(unsigned(and_ln21_5_cast_fu_3807_p31) + unsigned(and_ln21_4_cast_fu_3704_p31));
    add_ln18_3_fu_4088_p2 <= std_logic_vector(unsigned(and_ln21_7_cast_fu_4035_p31) + unsigned(and_ln21_6_cast_fu_3932_p31));
    add_ln18_fu_2413_p2 <= std_logic_vector(unsigned(and_ln1_cast_fu_2241_p31) + unsigned(and_ln21_1_cast_fu_2344_p31));
    add_ln21_1_fu_2397_p2 <= std_logic_vector(unsigned(zext_ln21_1_fu_2393_p1) + unsigned(zext_ln21_fu_2290_p1));
    add_ln21_2_fu_3866_p2 <= std_logic_vector(unsigned(zext_ln21_5_fu_3856_p1) + unsigned(zext_ln21_4_fu_3753_p1));
    add_ln21_3_fu_4094_p2 <= std_logic_vector(unsigned(zext_ln21_7_fu_4084_p1) + unsigned(zext_ln21_6_fu_3981_p1));
    add_ln21_fu_2631_p2 <= std_logic_vector(unsigned(zext_ln21_3_fu_2621_p1) + unsigned(zext_ln21_2_fu_2518_p1));
    add_ln22_1_fu_3575_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_3572_p1) + unsigned(add_ln18_1_reg_6132));
    add_ln22_2_fu_4281_p2 <= std_logic_vector(unsigned(zext_ln22_2_fu_4278_p1) + unsigned(add_ln18_2_reg_6614));
    add_ln22_3_fu_4363_p2 <= std_logic_vector(unsigned(zext_ln22_3_fu_4360_p1) + unsigned(add_ln18_3_reg_6624));
    add_ln22_fu_3493_p2 <= std_logic_vector(unsigned(add_ln18_reg_6127) + unsigned(zext_ln22_fu_3490_p1));
    add_ln23_1_fu_4258_p2 <= std_logic_vector(unsigned(zext_ln23_3_fu_4248_p1) + unsigned(zext_ln23_2_fu_4219_p1));
    add_ln23_2_fu_4550_p2 <= std_logic_vector(unsigned(zext_ln23_5_fu_4540_p1) + unsigned(zext_ln23_4_fu_4511_p1));
    add_ln23_3_fu_4634_p2 <= std_logic_vector(unsigned(zext_ln23_7_fu_4624_p1) + unsigned(zext_ln23_6_fu_4595_p1));
    add_ln23_4_fu_4168_p2 <= std_logic_vector(unsigned(and_ln3_fu_4139_p15) + unsigned(and_ln2_fu_4110_p15));
    add_ln23_5_fu_4252_p2 <= std_logic_vector(unsigned(and_ln23_1_fu_4223_p15) + unsigned(and_ln18_1_fu_4194_p15));
    add_ln23_6_fu_4544_p2 <= std_logic_vector(unsigned(and_ln23_2_fu_4515_p15) + unsigned(and_ln18_2_fu_4486_p15));
    add_ln23_7_fu_4628_p2 <= std_logic_vector(unsigned(and_ln23_3_fu_4599_p15) + unsigned(and_ln18_3_fu_4570_p15));
    add_ln23_fu_4174_p2 <= std_logic_vector(unsigned(zext_ln23_1_fu_4164_p1) + unsigned(zext_ln23_fu_4135_p1));
    add_ln24_1_fu_4467_p2 <= std_logic_vector(unsigned(zext_ln24_1_fu_4464_p1) + unsigned(trunc_ln18_3_reg_6644));
    add_ln24_2_fu_4669_p2 <= std_logic_vector(unsigned(zext_ln24_2_fu_4666_p1) + unsigned(trunc_ln18_5_reg_6766));
    add_ln24_3_fu_4691_p2 <= std_logic_vector(unsigned(zext_ln24_3_fu_4688_p1) + unsigned(trunc_ln18_7_reg_6776));
    add_ln24_fu_4445_p2 <= std_logic_vector(unsigned(zext_ln24_fu_4442_p1) + unsigned(trunc_ln18_1_reg_6634));
    add_ln26_1_fu_4718_p2 <= std_logic_vector(unsigned(trunc_ln25_5_reg_6806) + unsigned(trunc_ln25_4_reg_6801));
    add_ln26_2_fu_4722_p2 <= std_logic_vector(unsigned(trunc_ln25_7_reg_6816) + unsigned(trunc_ln25_6_reg_6811));
    add_ln26_fu_4662_p2 <= std_logic_vector(unsigned(trunc_ln25_3_reg_6761) + unsigned(trunc_ln25_2_reg_6756));
    add_ln36_1_fu_4762_p2 <= std_logic_vector(unsigned(zext_ln35_2_fu_4747_p1) + unsigned(zext_ln36_fu_4753_p1));
    add_ln36_fu_4756_p2 <= std_logic_vector(unsigned(zext_ln31_fu_4744_p1) + unsigned(zext_ln35_5_fu_4750_p1));
    and_ln18_1_fu_4194_p15 <= (((((((((((((ap_const_lv1_0 & tmp_136_reg_6568) & ap_const_lv4_0) & tmp_137_reg_6574) & ap_const_lv4_0) & tmp_138_reg_6580) & ap_const_lv4_0) & tmp_139_reg_6586) & ap_const_lv4_0) & tmp_140_reg_6592) & ap_const_lv4_0) & tmp_141_reg_6598) & ap_const_lv4_0) & trunc_ln18_2_reg_6604);
    and_ln18_2_fu_4486_p15 <= (((((((((((((ap_const_lv1_0 & tmp_208_reg_6654) & ap_const_lv4_0) & tmp_209_reg_6660) & ap_const_lv4_0) & tmp_210_reg_6666) & ap_const_lv4_0) & tmp_211_reg_6672) & ap_const_lv4_0) & tmp_212_reg_6678) & ap_const_lv4_0) & tmp_213_reg_6684) & ap_const_lv4_0) & trunc_ln18_4_reg_6690);
    and_ln18_3_fu_4570_p15 <= (((((((((((((ap_const_lv1_0 & tmp_280_reg_6700) & ap_const_lv4_0) & tmp_281_reg_6706) & ap_const_lv4_0) & tmp_282_reg_6712) & ap_const_lv4_0) & tmp_283_reg_6718) & ap_const_lv4_0) & tmp_284_reg_6724) & ap_const_lv4_0) & tmp_285_reg_6730) & ap_const_lv4_0) & trunc_ln18_6_reg_6736);
    and_ln1_cast_fu_2241_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_2_reg_5422) & ap_const_lv2_0) & tmp_3_reg_5428) & ap_const_lv2_0) & tmp_34_reg_5434) & ap_const_lv2_0) & tmp_35_reg_5440) & ap_const_lv2_0) & tmp_36_reg_5446) & ap_const_lv2_0) & tmp_37_reg_5452) & ap_const_lv2_0) & tmp_38_reg_5458) & ap_const_lv2_0) & tmp_39_reg_5464) & ap_const_lv2_0) & tmp_40_reg_5470) & ap_const_lv2_0) & tmp_41_reg_5476) & ap_const_lv2_0) & tmp_42_reg_5482) & ap_const_lv2_0) & tmp_43_reg_5488) & ap_const_lv2_0) & tmp_44_reg_5494) & ap_const_lv2_0) & tmp_45_reg_5500) & ap_const_lv2_0) & trunc_ln21_reg_5506);
    and_ln1_fu_2191_p32 <= ((((((((((((((((((((((((((((((tmp_s_reg_5417 & ap_const_lv2_0) & tmp_2_reg_5422) & ap_const_lv2_0) & tmp_3_reg_5428) & ap_const_lv2_0) & tmp_34_reg_5434) & ap_const_lv2_0) & tmp_35_reg_5440) & ap_const_lv2_0) & tmp_36_reg_5446) & ap_const_lv2_0) & tmp_37_reg_5452) & ap_const_lv2_0) & tmp_38_reg_5458) & ap_const_lv2_0) & tmp_39_reg_5464) & ap_const_lv2_0) & tmp_40_reg_5470) & ap_const_lv2_0) & tmp_41_reg_5476) & ap_const_lv2_0) & tmp_42_reg_5482) & ap_const_lv2_0) & tmp_43_reg_5488) & ap_const_lv2_0) & tmp_44_reg_5494) & ap_const_lv2_0) & tmp_45_reg_5500) & ap_const_lv2_0) & trunc_ln21_reg_5506);
    and_ln20_1_fu_1503_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_72_reg_5257 & ap_const_lv1_0) & tmp_73_reg_5262) & ap_const_lv1_0) & tmp_74_reg_5267) & ap_const_lv1_0) & tmp_75_reg_5272) & ap_const_lv1_0) & tmp_76_reg_5277) & ap_const_lv1_0) & tmp_77_reg_5282) & ap_const_lv1_0) & tmp_78_reg_5287) & ap_const_lv1_0) & tmp_79_reg_5292) & ap_const_lv1_0) & tmp_80_reg_5297) & ap_const_lv1_0) & tmp_81_reg_5302) & ap_const_lv1_0) & tmp_82_reg_5307) & ap_const_lv1_0) & tmp_83_reg_5312) & ap_const_lv1_0) & tmp_84_reg_5317) & ap_const_lv1_0) & tmp_85_reg_5322) & ap_const_lv1_0) & tmp_86_reg_5327) & ap_const_lv1_0) & tmp_87_reg_5332) & ap_const_lv1_0) & tmp_88_reg_5337) & ap_const_lv1_0) & tmp_89_reg_5342) & ap_const_lv1_0) & tmp_90_reg_5347) & ap_const_lv1_0) & tmp_91_reg_5352) & ap_const_lv1_0) & tmp_92_reg_5357) & ap_const_lv1_0) & tmp_93_reg_5362) & ap_const_lv1_0) & tmp_94_reg_5367) & ap_const_lv1_0) & tmp_95_reg_5372) & ap_const_lv1_0) & tmp_96_reg_5377) & ap_const_lv1_0) & tmp_97_reg_5382) & ap_const_lv1_0) & tmp_98_reg_5387) 
    & ap_const_lv1_0) & tmp_99_reg_5392) & ap_const_lv1_0) & tmp_100_reg_5397) & ap_const_lv1_0) & tmp_101_reg_5402) & ap_const_lv1_0) & tmp_102_reg_5407) & ap_const_lv1_0) & tmp_103_reg_5412);
    and_ln20_2_fu_2647_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_144_reg_5802 & ap_const_lv1_0) & tmp_145_reg_5807) & ap_const_lv1_0) & tmp_146_reg_5812) & ap_const_lv1_0) & tmp_147_reg_5817) & ap_const_lv1_0) & tmp_148_reg_5822) & ap_const_lv1_0) & tmp_149_reg_5827) & ap_const_lv1_0) & tmp_150_reg_5832) & ap_const_lv1_0) & tmp_151_reg_5837) & ap_const_lv1_0) & tmp_152_reg_5842) & ap_const_lv1_0) & tmp_153_reg_5847) & ap_const_lv1_0) & tmp_154_reg_5852) & ap_const_lv1_0) & tmp_155_reg_5857) & ap_const_lv1_0) & tmp_156_reg_5862) & ap_const_lv1_0) & tmp_157_reg_5867) & ap_const_lv1_0) & tmp_158_reg_5872) & ap_const_lv1_0) & tmp_159_reg_5877) & ap_const_lv1_0) & tmp_160_reg_5882) & ap_const_lv1_0) & tmp_161_reg_5887) & ap_const_lv1_0) & tmp_162_reg_5892) & ap_const_lv1_0) & tmp_163_reg_5897) & ap_const_lv1_0) & tmp_164_reg_5902) & ap_const_lv1_0) & tmp_165_reg_5907) & ap_const_lv1_0) & tmp_166_reg_5912) & ap_const_lv1_0) & tmp_167_reg_5917) & ap_const_lv1_0) & tmp_168_reg_5922) & ap_const_lv1_0) & tmp_169_reg_5927) 
    & ap_const_lv1_0) & tmp_170_reg_5932) & ap_const_lv1_0) & tmp_171_reg_5937) & ap_const_lv1_0) & tmp_172_reg_5942) & ap_const_lv1_0) & tmp_173_reg_5947) & ap_const_lv1_0) & tmp_174_reg_5952) & ap_const_lv1_0) & tmp_175_reg_5957);
    and_ln20_3_fu_3068_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_216_reg_5962 & ap_const_lv1_0) & tmp_217_reg_5967) & ap_const_lv1_0) & tmp_218_reg_5972) & ap_const_lv1_0) & tmp_219_reg_5977) & ap_const_lv1_0) & tmp_220_reg_5982) & ap_const_lv1_0) & tmp_221_reg_5987) & ap_const_lv1_0) & tmp_222_reg_5992) & ap_const_lv1_0) & tmp_223_reg_5997) & ap_const_lv1_0) & tmp_224_reg_6002) & ap_const_lv1_0) & tmp_225_reg_6007) & ap_const_lv1_0) & tmp_226_reg_6012) & ap_const_lv1_0) & tmp_227_reg_6017) & ap_const_lv1_0) & tmp_228_reg_6022) & ap_const_lv1_0) & tmp_229_reg_6027) & ap_const_lv1_0) & tmp_230_reg_6032) & ap_const_lv1_0) & tmp_231_reg_6037) & ap_const_lv1_0) & tmp_232_reg_6042) & ap_const_lv1_0) & tmp_233_reg_6047) & ap_const_lv1_0) & tmp_234_reg_6052) & ap_const_lv1_0) & tmp_235_reg_6057) & ap_const_lv1_0) & tmp_236_reg_6062) & ap_const_lv1_0) & tmp_237_reg_6067) & ap_const_lv1_0) & tmp_238_reg_6072) & ap_const_lv1_0) & tmp_239_reg_6077) & ap_const_lv1_0) & tmp_240_reg_6082) & ap_const_lv1_0) & tmp_241_reg_6087) 
    & ap_const_lv1_0) & tmp_242_reg_6092) & ap_const_lv1_0) & tmp_243_reg_6097) & ap_const_lv1_0) & tmp_244_reg_6102) & ap_const_lv1_0) & tmp_245_reg_6107) & ap_const_lv1_0) & tmp_246_reg_6112) & ap_const_lv1_0) & tmp_247_reg_6117);
    and_ln21_1_cast_fu_2344_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_47_reg_5517) & ap_const_lv2_0) & tmp_48_reg_5523) & ap_const_lv2_0) & tmp_50_reg_5529) & ap_const_lv2_0) & tmp_51_reg_5535) & ap_const_lv2_0) & tmp_52_reg_5541) & ap_const_lv2_0) & tmp_53_reg_5547) & ap_const_lv2_0) & tmp_54_reg_5553) & ap_const_lv2_0) & tmp_55_reg_5559) & ap_const_lv2_0) & tmp_56_reg_5565) & ap_const_lv2_0) & tmp_57_reg_5571) & ap_const_lv2_0) & tmp_58_reg_5577) & ap_const_lv2_0) & tmp_59_reg_5583) & ap_const_lv2_0) & tmp_60_reg_5589) & ap_const_lv2_0) & tmp_61_reg_5595) & ap_const_lv2_0) & tmp_62_reg_5601);
    and_ln21_1_fu_2294_p32 <= ((((((((((((((((((((((((((((((tmp_46_reg_5512 & ap_const_lv2_0) & tmp_47_reg_5517) & ap_const_lv2_0) & tmp_48_reg_5523) & ap_const_lv2_0) & tmp_50_reg_5529) & ap_const_lv2_0) & tmp_51_reg_5535) & ap_const_lv2_0) & tmp_52_reg_5541) & ap_const_lv2_0) & tmp_53_reg_5547) & ap_const_lv2_0) & tmp_54_reg_5553) & ap_const_lv2_0) & tmp_55_reg_5559) & ap_const_lv2_0) & tmp_56_reg_5565) & ap_const_lv2_0) & tmp_57_reg_5571) & ap_const_lv2_0) & tmp_58_reg_5577) & ap_const_lv2_0) & tmp_59_reg_5583) & ap_const_lv2_0) & tmp_60_reg_5589) & ap_const_lv2_0) & tmp_61_reg_5595) & ap_const_lv2_0) & tmp_62_reg_5601);
    and_ln21_2_cast_fu_2469_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_105_reg_5612) & ap_const_lv2_0) & tmp_106_reg_5618) & ap_const_lv2_0) & tmp_107_reg_5624) & ap_const_lv2_0) & tmp_108_reg_5630) & ap_const_lv2_0) & tmp_109_reg_5636) & ap_const_lv2_0) & tmp_110_reg_5642) & ap_const_lv2_0) & tmp_111_reg_5648) & ap_const_lv2_0) & tmp_112_reg_5654) & ap_const_lv2_0) & tmp_113_reg_5660) & ap_const_lv2_0) & tmp_114_reg_5666) & ap_const_lv2_0) & tmp_115_reg_5672) & ap_const_lv2_0) & tmp_116_reg_5678) & ap_const_lv2_0) & tmp_117_reg_5684) & ap_const_lv2_0) & tmp_118_reg_5690) & ap_const_lv2_0) & trunc_ln21_1_reg_5696);
    and_ln21_2_fu_2419_p32 <= ((((((((((((((((((((((((((((((tmp_104_reg_5607 & ap_const_lv2_0) & tmp_105_reg_5612) & ap_const_lv2_0) & tmp_106_reg_5618) & ap_const_lv2_0) & tmp_107_reg_5624) & ap_const_lv2_0) & tmp_108_reg_5630) & ap_const_lv2_0) & tmp_109_reg_5636) & ap_const_lv2_0) & tmp_110_reg_5642) & ap_const_lv2_0) & tmp_111_reg_5648) & ap_const_lv2_0) & tmp_112_reg_5654) & ap_const_lv2_0) & tmp_113_reg_5660) & ap_const_lv2_0) & tmp_114_reg_5666) & ap_const_lv2_0) & tmp_115_reg_5672) & ap_const_lv2_0) & tmp_116_reg_5678) & ap_const_lv2_0) & tmp_117_reg_5684) & ap_const_lv2_0) & tmp_118_reg_5690) & ap_const_lv2_0) & trunc_ln21_1_reg_5696);
    and_ln21_3_cast_fu_2572_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_120_reg_5707) & ap_const_lv2_0) & tmp_121_reg_5713) & ap_const_lv2_0) & tmp_122_reg_5719) & ap_const_lv2_0) & tmp_123_reg_5725) & ap_const_lv2_0) & tmp_124_reg_5731) & ap_const_lv2_0) & tmp_125_reg_5737) & ap_const_lv2_0) & tmp_126_reg_5743) & ap_const_lv2_0) & tmp_127_reg_5749) & ap_const_lv2_0) & tmp_128_reg_5755) & ap_const_lv2_0) & tmp_129_reg_5761) & ap_const_lv2_0) & tmp_130_reg_5767) & ap_const_lv2_0) & tmp_131_reg_5773) & ap_const_lv2_0) & tmp_132_reg_5779) & ap_const_lv2_0) & tmp_133_reg_5785) & ap_const_lv2_0) & tmp_134_reg_5791);
    and_ln21_3_fu_2522_p32 <= ((((((((((((((((((((((((((((((tmp_119_reg_5702 & ap_const_lv2_0) & tmp_120_reg_5707) & ap_const_lv2_0) & tmp_121_reg_5713) & ap_const_lv2_0) & tmp_122_reg_5719) & ap_const_lv2_0) & tmp_123_reg_5725) & ap_const_lv2_0) & tmp_124_reg_5731) & ap_const_lv2_0) & tmp_125_reg_5737) & ap_const_lv2_0) & tmp_126_reg_5743) & ap_const_lv2_0) & tmp_127_reg_5749) & ap_const_lv2_0) & tmp_128_reg_5755) & ap_const_lv2_0) & tmp_129_reg_5761) & ap_const_lv2_0) & tmp_130_reg_5767) & ap_const_lv2_0) & tmp_131_reg_5773) & ap_const_lv2_0) & tmp_132_reg_5779) & ap_const_lv2_0) & tmp_133_reg_5785) & ap_const_lv2_0) & tmp_134_reg_5791);
    and_ln21_4_cast_fu_3704_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_177_reg_6147) & ap_const_lv2_0) & tmp_178_reg_6153) & ap_const_lv2_0) & tmp_179_reg_6159) & ap_const_lv2_0) & tmp_180_reg_6165) & ap_const_lv2_0) & tmp_181_reg_6171) & ap_const_lv2_0) & tmp_182_reg_6177) & ap_const_lv2_0) & tmp_183_reg_6183) & ap_const_lv2_0) & tmp_184_reg_6189) & ap_const_lv2_0) & tmp_185_reg_6195) & ap_const_lv2_0) & tmp_186_reg_6201) & ap_const_lv2_0) & tmp_187_reg_6207) & ap_const_lv2_0) & tmp_188_reg_6213) & ap_const_lv2_0) & tmp_189_reg_6219) & ap_const_lv2_0) & tmp_190_reg_6225) & ap_const_lv2_0) & trunc_ln21_2_reg_6231);
    and_ln21_4_fu_3654_p32 <= ((((((((((((((((((((((((((((((tmp_176_reg_6142 & ap_const_lv2_0) & tmp_177_reg_6147) & ap_const_lv2_0) & tmp_178_reg_6153) & ap_const_lv2_0) & tmp_179_reg_6159) & ap_const_lv2_0) & tmp_180_reg_6165) & ap_const_lv2_0) & tmp_181_reg_6171) & ap_const_lv2_0) & tmp_182_reg_6177) & ap_const_lv2_0) & tmp_183_reg_6183) & ap_const_lv2_0) & tmp_184_reg_6189) & ap_const_lv2_0) & tmp_185_reg_6195) & ap_const_lv2_0) & tmp_186_reg_6201) & ap_const_lv2_0) & tmp_187_reg_6207) & ap_const_lv2_0) & tmp_188_reg_6213) & ap_const_lv2_0) & tmp_189_reg_6219) & ap_const_lv2_0) & tmp_190_reg_6225) & ap_const_lv2_0) & trunc_ln21_2_reg_6231);
    and_ln21_5_cast_fu_3807_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_192_reg_6242) & ap_const_lv2_0) & tmp_193_reg_6248) & ap_const_lv2_0) & tmp_194_reg_6254) & ap_const_lv2_0) & tmp_195_reg_6260) & ap_const_lv2_0) & tmp_196_reg_6266) & ap_const_lv2_0) & tmp_197_reg_6272) & ap_const_lv2_0) & tmp_198_reg_6278) & ap_const_lv2_0) & tmp_199_reg_6284) & ap_const_lv2_0) & tmp_200_reg_6290) & ap_const_lv2_0) & tmp_201_reg_6296) & ap_const_lv2_0) & tmp_202_reg_6302) & ap_const_lv2_0) & tmp_203_reg_6308) & ap_const_lv2_0) & tmp_204_reg_6314) & ap_const_lv2_0) & tmp_205_reg_6320) & ap_const_lv2_0) & tmp_206_reg_6326);
    and_ln21_5_fu_3757_p32 <= ((((((((((((((((((((((((((((((tmp_191_reg_6237 & ap_const_lv2_0) & tmp_192_reg_6242) & ap_const_lv2_0) & tmp_193_reg_6248) & ap_const_lv2_0) & tmp_194_reg_6254) & ap_const_lv2_0) & tmp_195_reg_6260) & ap_const_lv2_0) & tmp_196_reg_6266) & ap_const_lv2_0) & tmp_197_reg_6272) & ap_const_lv2_0) & tmp_198_reg_6278) & ap_const_lv2_0) & tmp_199_reg_6284) & ap_const_lv2_0) & tmp_200_reg_6290) & ap_const_lv2_0) & tmp_201_reg_6296) & ap_const_lv2_0) & tmp_202_reg_6302) & ap_const_lv2_0) & tmp_203_reg_6308) & ap_const_lv2_0) & tmp_204_reg_6314) & ap_const_lv2_0) & tmp_205_reg_6320) & ap_const_lv2_0) & tmp_206_reg_6326);
    and_ln21_6_cast_fu_3932_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_249_reg_6337) & ap_const_lv2_0) & tmp_250_reg_6343) & ap_const_lv2_0) & tmp_251_reg_6349) & ap_const_lv2_0) & tmp_252_reg_6355) & ap_const_lv2_0) & tmp_253_reg_6361) & ap_const_lv2_0) & tmp_254_reg_6367) & ap_const_lv2_0) & tmp_255_reg_6373) & ap_const_lv2_0) & tmp_256_reg_6379) & ap_const_lv2_0) & tmp_257_reg_6385) & ap_const_lv2_0) & tmp_258_reg_6391) & ap_const_lv2_0) & tmp_259_reg_6397) & ap_const_lv2_0) & tmp_260_reg_6403) & ap_const_lv2_0) & tmp_261_reg_6409) & ap_const_lv2_0) & tmp_262_reg_6415) & ap_const_lv2_0) & trunc_ln21_3_reg_6421);
    and_ln21_6_fu_3882_p32 <= ((((((((((((((((((((((((((((((tmp_248_reg_6332 & ap_const_lv2_0) & tmp_249_reg_6337) & ap_const_lv2_0) & tmp_250_reg_6343) & ap_const_lv2_0) & tmp_251_reg_6349) & ap_const_lv2_0) & tmp_252_reg_6355) & ap_const_lv2_0) & tmp_253_reg_6361) & ap_const_lv2_0) & tmp_254_reg_6367) & ap_const_lv2_0) & tmp_255_reg_6373) & ap_const_lv2_0) & tmp_256_reg_6379) & ap_const_lv2_0) & tmp_257_reg_6385) & ap_const_lv2_0) & tmp_258_reg_6391) & ap_const_lv2_0) & tmp_259_reg_6397) & ap_const_lv2_0) & tmp_260_reg_6403) & ap_const_lv2_0) & tmp_261_reg_6409) & ap_const_lv2_0) & tmp_262_reg_6415) & ap_const_lv2_0) & trunc_ln21_3_reg_6421);
    and_ln21_7_cast_fu_4035_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_264_reg_6432) & ap_const_lv2_0) & tmp_265_reg_6438) & ap_const_lv2_0) & tmp_266_reg_6444) & ap_const_lv2_0) & tmp_267_reg_6450) & ap_const_lv2_0) & tmp_268_reg_6456) & ap_const_lv2_0) & tmp_269_reg_6462) & ap_const_lv2_0) & tmp_270_reg_6468) & ap_const_lv2_0) & tmp_271_reg_6474) & ap_const_lv2_0) & tmp_272_reg_6480) & ap_const_lv2_0) & tmp_273_reg_6486) & ap_const_lv2_0) & tmp_274_reg_6492) & ap_const_lv2_0) & tmp_275_reg_6498) & ap_const_lv2_0) & tmp_276_reg_6504) & ap_const_lv2_0) & tmp_277_reg_6510) & ap_const_lv2_0) & tmp_278_reg_6516);
    and_ln21_7_fu_3985_p32 <= ((((((((((((((((((((((((((((((tmp_263_reg_6427 & ap_const_lv2_0) & tmp_264_reg_6432) & ap_const_lv2_0) & tmp_265_reg_6438) & ap_const_lv2_0) & tmp_266_reg_6444) & ap_const_lv2_0) & tmp_267_reg_6450) & ap_const_lv2_0) & tmp_268_reg_6456) & ap_const_lv2_0) & tmp_269_reg_6462) & ap_const_lv2_0) & tmp_270_reg_6468) & ap_const_lv2_0) & tmp_271_reg_6474) & ap_const_lv2_0) & tmp_272_reg_6480) & ap_const_lv2_0) & tmp_273_reg_6486) & ap_const_lv2_0) & tmp_274_reg_6492) & ap_const_lv2_0) & tmp_275_reg_6498) & ap_const_lv2_0) & tmp_276_reg_6504) & ap_const_lv2_0) & tmp_277_reg_6510) & ap_const_lv2_0) & tmp_278_reg_6516);
    and_ln23_1_fu_4223_p15 <= (((((((((((((ap_const_lv1_0 & tmp_142_reg_6609) & ap_const_lv4_0) & tmp_136_reg_6568) & ap_const_lv4_0) & tmp_137_reg_6574) & ap_const_lv4_0) & tmp_138_reg_6580) & ap_const_lv4_0) & tmp_139_reg_6586) & ap_const_lv4_0) & tmp_140_reg_6592) & ap_const_lv4_0) & tmp_141_reg_6598);
    and_ln23_2_fu_4515_p15 <= (((((((((((((ap_const_lv1_0 & tmp_214_reg_6695) & ap_const_lv4_0) & tmp_208_reg_6654) & ap_const_lv4_0) & tmp_209_reg_6660) & ap_const_lv4_0) & tmp_210_reg_6666) & ap_const_lv4_0) & tmp_211_reg_6672) & ap_const_lv4_0) & tmp_212_reg_6678) & ap_const_lv4_0) & tmp_213_reg_6684);
    and_ln23_3_fu_4599_p15 <= (((((((((((((ap_const_lv1_0 & tmp_286_reg_6741) & ap_const_lv4_0) & tmp_280_reg_6700) & ap_const_lv4_0) & tmp_281_reg_6706) & ap_const_lv4_0) & tmp_282_reg_6712) & ap_const_lv4_0) & tmp_283_reg_6718) & ap_const_lv4_0) & tmp_284_reg_6724) & ap_const_lv4_0) & tmp_285_reg_6730);
    and_ln2_fu_4110_p15 <= (((((((((((((ap_const_lv1_0 & tmp_64_reg_6522) & ap_const_lv4_0) & tmp_65_reg_6528) & ap_const_lv4_0) & tmp_66_reg_6534) & ap_const_lv4_0) & tmp_67_reg_6540) & ap_const_lv4_0) & tmp_68_reg_6546) & ap_const_lv4_0) & tmp_69_reg_6552) & ap_const_lv4_0) & trunc_ln18_reg_6558);
    and_ln3_fu_4139_p15 <= (((((((((((((ap_const_lv1_0 & tmp_70_reg_6563) & ap_const_lv4_0) & tmp_64_reg_6522) & ap_const_lv4_0) & tmp_65_reg_6528) & ap_const_lv4_0) & tmp_66_reg_6534) & ap_const_lv4_0) & tmp_67_reg_6540) & ap_const_lv4_0) & tmp_68_reg_6546) & ap_const_lv4_0) & tmp_69_reg_6552);
    and_ln_fu_1082_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_reg_5097 & ap_const_lv1_0) & tmp_4_reg_5102) & ap_const_lv1_0) & tmp_5_reg_5107) & ap_const_lv1_0) & tmp_6_reg_5112) & ap_const_lv1_0) & tmp_7_reg_5117) & ap_const_lv1_0) & tmp_8_reg_5122) & ap_const_lv1_0) & tmp_9_reg_5127) & ap_const_lv1_0) & tmp_10_reg_5132) & ap_const_lv1_0) & tmp_11_reg_5137) & ap_const_lv1_0) & tmp_12_reg_5142) & ap_const_lv1_0) & tmp_13_reg_5147) & ap_const_lv1_0) & tmp_14_reg_5152) & ap_const_lv1_0) & tmp_15_reg_5157) & ap_const_lv1_0) & tmp_16_reg_5162) & ap_const_lv1_0) & tmp_17_reg_5167) & ap_const_lv1_0) & tmp_18_reg_5172) & ap_const_lv1_0) & tmp_19_reg_5177) & ap_const_lv1_0) & tmp_20_reg_5182) & ap_const_lv1_0) & tmp_21_reg_5187) & ap_const_lv1_0) & tmp_22_reg_5192) & ap_const_lv1_0) & tmp_23_reg_5197) & ap_const_lv1_0) & tmp_24_reg_5202) & ap_const_lv1_0) & tmp_25_reg_5207) & ap_const_lv1_0) & tmp_26_reg_5212) & ap_const_lv1_0) & tmp_27_reg_5217) & ap_const_lv1_0) & tmp_28_reg_5222) & ap_const_lv1_0) & tmp_29_reg_5227) 
    & ap_const_lv1_0) & tmp_30_reg_5232) & ap_const_lv1_0) & tmp_31_reg_5237) & ap_const_lv1_0) & tmp_32_reg_5242) & ap_const_lv1_0) & tmp_33_reg_5247) & ap_const_lv1_0) & tmp_49_reg_5252);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, icmp_ln107_reg_5042)
    begin
        if (((icmp_ln107_reg_5042 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, icmp_ln107_reg_5042_pp0_iter2_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5042_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_dists_0_3_out_load_assign_proc : process(ap_enable_reg_pp0_iter3, dists_0_3_out_i, ap_CS_fsm_pp0_stage1, dists_2_6_reg_6929, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_dists_0_3_out_load <= dists_2_6_reg_6929;
        else 
            ap_sig_allocacmp_dists_0_3_out_load <= dists_0_3_out_i;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_1_fu_242)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_242;
        end if; 
    end process;

    diff_2_fu_1925_p2 <= (test_set_load_2_reg_5072 xor reg_414);
    diff_fu_816_p2 <= (test_set_load xor reg_414);
    dist_fu_4658_p2 <= std_logic_vector(unsigned(trunc_ln25_1_reg_6751) + unsigned(trunc_ln25_reg_6746));

    dists_0_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, dists_0_1_reload, dists_0_3_out_i, ap_CS_fsm_pp0_stage1, dists_2_6_reg_6929, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_0_3_out_o <= dists_0_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_0_3_out_o <= dists_2_6_reg_6929;
        else 
            dists_0_3_out_o <= dists_0_3_out_i;
        end if; 
    end process;


    dists_0_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_0_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_0_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_0_fu_4795_p2 <= std_logic_vector(unsigned(zext_ln36_2_fu_4792_p1) + unsigned(zext_ln36_1_fu_4789_p1));

    dists_1_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, dists_1_1_reload, dists_1_3_out_i, ap_CS_fsm_pp0_stage1, dists_2_5_reg_6924, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_1_3_out_o <= dists_1_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_1_3_out_o <= dists_2_5_reg_6924;
        else 
            dists_1_3_out_o <= dists_1_3_out_i;
        end if; 
    end process;


    dists_1_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_1_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_1_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_2_2_fu_4864_p3 <= 
        zext_ln55_fu_4827_p1 when (icmp_ln55_1_fu_4846_p2(0) = '1') else 
        dists_1_3_out_load_reg_6847;
    dists_2_3_fu_4871_p3 <= 
        zext_ln55_fu_4827_p1 when (icmp_ln55_fu_4841_p2(0) = '1') else 
        dists_0_3_out_load_reg_6821;

    dists_2_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, dists_2_1_reload, dists_2_3_out_i, ap_CS_fsm_pp0_stage1, dists_2_4_reg_6919, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_2_3_out_o <= dists_2_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_2_3_out_o <= dists_2_4_reg_6919;
        else 
            dists_2_3_out_o <= dists_2_3_out_i;
        end if; 
    end process;


    dists_2_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_2_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_2_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_2_4_fu_4878_p3 <= 
        dists_2_fu_4857_p3 when (icmp_ln53_fu_4835_p2(0) = '1') else 
        dists_2_3_out_load_reg_6874;
    dists_2_5_fu_4885_p3 <= 
        dists_2_2_fu_4864_p3 when (icmp_ln53_fu_4835_p2(0) = '1') else 
        dists_1_3_out_load_reg_6847;
    dists_2_6_fu_4892_p3 <= 
        dists_2_3_fu_4871_p3 when (icmp_ln53_fu_4835_p2(0) = '1') else 
        dists_0_3_out_load_reg_6821;
    dists_2_fu_4857_p3 <= 
        dists_2_3_out_load_reg_6874 when (or_ln55_fu_4851_p2(0) = '1') else 
        zext_ln55_fu_4827_p1;
    grp_fu_427_p2 <= (reg_423 xor reg_418);
    icmp_ln107_fu_734_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv12_BB8) else "0";
    icmp_ln45_1_fu_4771_p2 <= "1" when (signed(dists_1_3_out_i) > signed(zext_ln39_fu_4768_p1)) else "0";
    icmp_ln45_2_fu_4801_p2 <= "1" when (signed(dists_2_3_out_i) > signed(max_dist_1_reg_6868)) else "0";
    icmp_ln45_fu_4726_p2 <= "1" when (signed(ap_sig_allocacmp_dists_0_3_out_load) > signed(ap_const_lv32_0)) else "0";
    icmp_ln53_fu_4835_p2 <= "1" when (signed(zext_ln55_fu_4827_p1) < signed(max_dist_2_fu_4830_p3)) else "0";
    icmp_ln55_1_fu_4846_p2 <= "1" when (select_ln45_2_reg_6891 = ap_const_lv2_1) else "0";
    icmp_ln55_fu_4841_p2 <= "1" when (select_ln45_2_reg_6891 = ap_const_lv2_0) else "0";
    labels_0_3_out <= labels_0_3_fu_246;

    labels_0_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln107_reg_5042_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5042_pp0_iter2_reg = ap_const_lv1_1))) then 
            labels_0_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_0_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_1_3_out <= labels_1_3_fu_250;

    labels_1_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln107_reg_5042_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5042_pp0_iter2_reg = ap_const_lv1_1))) then 
            labels_1_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_1_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_2_2_fu_4918_p3 <= 
        zext_ln108_1_fu_4908_p1 when (icmp_ln55_1_reg_6909(0) = '1') else 
        labels_1_3_fu_250;
    labels_2_3_out <= labels_2_3_fu_254;

    labels_2_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln107_reg_5042_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5042_pp0_iter2_reg = ap_const_lv1_1))) then 
            labels_2_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_2_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_2_4_fu_4925_p3 <= 
        zext_ln108_1_fu_4908_p1 when (icmp_ln55_reg_6904(0) = '1') else 
        labels_0_3_fu_246;
    labels_2_5_fu_4932_p3 <= 
        labels_2_fu_4911_p3 when (icmp_ln53_reg_6897(0) = '1') else 
        labels_2_3_fu_254;
    labels_2_6_fu_4939_p3 <= 
        labels_2_2_fu_4918_p3 when (icmp_ln53_reg_6897(0) = '1') else 
        labels_1_3_fu_250;
    labels_2_7_fu_4946_p3 <= 
        labels_2_4_fu_4925_p3 when (icmp_ln53_reg_6897(0) = '1') else 
        labels_0_3_fu_246;
    labels_2_fu_4911_p3 <= 
        labels_2_3_fu_254 when (or_ln55_reg_6914(0) = '1') else 
        zext_ln108_1_fu_4908_p1;
    max_dist_1_fu_4777_p3 <= 
        dists_1_3_out_i when (icmp_ln45_1_fu_4771_p2(0) = '1') else 
        zext_ln39_fu_4768_p1;
    max_dist_2_fu_4830_p3 <= 
        dists_2_3_out_load_reg_6874 when (icmp_ln45_2_reg_6886(0) = '1') else 
        max_dist_1_reg_6868;
    max_dist_fu_4732_p3 <= 
        trunc_ln107_fu_4714_p1 when (icmp_ln45_fu_4726_p2(0) = '1') else 
        ap_const_lv31_0;
    or_ln35_1_fu_764_p2 <= (shl_ln_fu_740_p3 or ap_const_lv14_1);
    or_ln35_2_fu_775_p2 <= (tmp_1 or ap_const_lv11_2);
    or_ln35_3_fu_786_p2 <= (shl_ln_reg_5046 or ap_const_lv14_2);
    or_ln35_4_fu_796_p2 <= (tmp_1 or ap_const_lv11_3);
    or_ln35_5_fu_806_p2 <= (shl_ln_reg_5046 or ap_const_lv14_3);
    or_ln35_fu_753_p2 <= (tmp_1 or ap_const_lv11_1);
    or_ln45_fu_4814_p2 <= (icmp_ln45_2_fu_4801_p2 or icmp_ln45_1_reg_6863);
    or_ln55_fu_4851_p2 <= (icmp_ln55_fu_4841_p2 or icmp_ln55_1_fu_4846_p2);
    select_ln45_1_fu_4806_p3 <= 
        ap_const_lv2_2 when (icmp_ln45_2_fu_4801_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln45_2_fu_4819_p3 <= 
        select_ln45_1_fu_4806_p3 when (or_ln45_fu_4814_p2(0) = '1') else 
        ap_const_lv2_0;
    shl_ln_fu_740_p3 <= (ap_sig_allocacmp_i & ap_const_lv2_0);
    sub_ln20_1_fu_1605_p2 <= std_logic_vector(unsigned(reg_689) - unsigned(zext_ln20_1_fu_1601_p1));
    sub_ln20_2_fu_2749_p2 <= std_logic_vector(unsigned(diff_2_reg_5797) - unsigned(zext_ln20_2_fu_2745_p1));
    sub_ln20_3_fu_3170_p2 <= std_logic_vector(unsigned(reg_689) - unsigned(zext_ln20_3_fu_3166_p1));
    sub_ln20_fu_1184_p2 <= std_logic_vector(unsigned(diff_reg_5092) - unsigned(zext_ln20_fu_1180_p1));

    test_set_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln35_3_fu_781_p1, ap_block_pp0_stage1, zext_ln35_6_fu_801_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                test_set_address0 <= zext_ln35_6_fu_801_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                test_set_address0 <= zext_ln35_3_fu_781_p1(11 - 1 downto 0);
            else 
                test_set_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            test_set_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    test_set_address1 <= zext_ln35_fu_759_p1(11 - 1 downto 0);

    test_set_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            test_set_ce0 <= ap_const_logic_1;
        else 
            test_set_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    test_set_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            test_set_ce1 <= ap_const_logic_1;
        else 
            test_set_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    training_labels_address0 <= zext_ln107_fu_4654_p1(12 - 1 downto 0);

    training_labels_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            training_labels_ce0 <= ap_const_logic_1;
        else 
            training_labels_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_samples_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln35_1_fu_770_p1, ap_block_pp0_stage1, zext_ln35_7_fu_811_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                training_samples_address0 <= zext_ln35_7_fu_811_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                training_samples_address0 <= zext_ln35_1_fu_770_p1(14 - 1 downto 0);
            else 
                training_samples_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            training_samples_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    training_samples_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln108_fu_748_p1, ap_block_pp0_stage0, zext_ln35_4_fu_791_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                training_samples_address1 <= zext_ln35_4_fu_791_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                training_samples_address1 <= zext_ln108_fu_748_p1(14 - 1 downto 0);
            else 
                training_samples_address1 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            training_samples_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    training_samples_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            training_samples_ce0 <= ap_const_logic_1;
        else 
            training_samples_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_samples_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            training_samples_ce1 <= ap_const_logic_1;
        else 
            training_samples_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln107_fu_4714_p1 <= ap_sig_allocacmp_dists_0_3_out_load(31 - 1 downto 0);
    trunc_ln18_1_fu_4180_p1 <= add_ln23_4_fu_4168_p2(39 - 1 downto 0);
    trunc_ln18_2_fu_3640_p1 <= add_ln22_1_fu_3575_p2(4 - 1 downto 0);
    trunc_ln18_3_fu_4264_p1 <= add_ln23_5_fu_4252_p2(39 - 1 downto 0);
    trunc_ln18_4_fu_4346_p1 <= add_ln22_2_fu_4281_p2(4 - 1 downto 0);
    trunc_ln18_5_fu_4556_p1 <= add_ln23_6_fu_4544_p2(39 - 1 downto 0);
    trunc_ln18_6_fu_4428_p1 <= add_ln22_3_fu_4363_p2(4 - 1 downto 0);
    trunc_ln18_7_fu_4640_p1 <= add_ln23_7_fu_4628_p2(39 - 1 downto 0);
    trunc_ln18_fu_3558_p1 <= add_ln22_fu_3493_p2(4 - 1 downto 0);
    trunc_ln21_1_fu_1761_p1 <= sub_ln20_1_fu_1605_p2(2 - 1 downto 0);
    trunc_ln21_2_fu_2904_p1 <= sub_ln20_2_fu_2749_p2(2 - 1 downto 0);
    trunc_ln21_3_fu_3326_p1 <= sub_ln20_3_fu_3170_p2(2 - 1 downto 0);
    trunc_ln21_fu_1339_p1 <= sub_ln20_fu_1184_p2(2 - 1 downto 0);
    trunc_ln25_2_fu_4472_p1 <= add_ln24_1_fu_4467_p2(7 - 1 downto 0);
    trunc_ln25_4_fu_4674_p1 <= add_ln24_2_fu_4669_p2(7 - 1 downto 0);
    trunc_ln25_6_fu_4696_p1 <= add_ln24_3_fu_4691_p2(7 - 1 downto 0);
    trunc_ln25_fu_4450_p1 <= add_ln24_fu_4445_p2(7 - 1 downto 0);
    zext_ln107_fu_4654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_5036_pp0_iter1_reg),64));
    zext_ln108_1_fu_4908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(labels_1_reg_6827),32));
    zext_ln108_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_740_p3),64));
    zext_ln20_1_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_1_fu_1503_p64),64));
    zext_ln20_2_fu_2745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_2_fu_2647_p64),64));
    zext_ln20_3_fu_3166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_3_fu_3068_p64),64));
    zext_ln20_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_1082_p64),64));
    zext_ln21_1_fu_2393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_1_fu_2294_p32),63));
    zext_ln21_2_fu_2518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_2_fu_2419_p32),63));
    zext_ln21_3_fu_2621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_3_fu_2522_p32),63));
    zext_ln21_4_fu_3753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_4_fu_3654_p32),63));
    zext_ln21_5_fu_3856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_5_fu_3757_p32),63));
    zext_ln21_6_fu_3981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_6_fu_3882_p32),63));
    zext_ln21_7_fu_4084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_7_fu_3985_p32),63));
    zext_ln21_fu_2290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_2191_p32),63));
    zext_ln22_1_fu_3572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_135_reg_6137),60));
    zext_ln22_2_fu_4278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_207_reg_6619),60));
    zext_ln22_3_fu_4360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_279_reg_6629),60));
    zext_ln22_fu_3490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_reg_6122),60));
    zext_ln23_1_fu_4164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln3_fu_4139_p15),54));
    zext_ln23_2_fu_4219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_1_fu_4194_p15),54));
    zext_ln23_3_fu_4248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_1_fu_4223_p15),54));
    zext_ln23_4_fu_4511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_2_fu_4486_p15),54));
    zext_ln23_5_fu_4540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_2_fu_4515_p15),54));
    zext_ln23_6_fu_4595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_3_fu_4570_p15),54));
    zext_ln23_7_fu_4624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_3_fu_4599_p15),54));
    zext_ln23_fu_4135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln2_fu_4110_p15),54));
    zext_ln24_1_fu_4464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_143_reg_6649),39));
    zext_ln24_2_fu_4666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_reg_6771),39));
    zext_ln24_3_fu_4688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_287_reg_6781),39));
    zext_ln24_fu_4442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_reg_6639),39));
    zext_ln31_fu_4744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dist_reg_6791),8));
    zext_ln35_1_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_1_fu_764_p2),64));
    zext_ln35_2_fu_4747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_reg_6796),8));
    zext_ln35_3_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_2_fu_775_p2),64));
    zext_ln35_4_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_3_fu_786_p2),64));
    zext_ln35_5_fu_4750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_1_reg_6832),8));
    zext_ln35_6_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_4_fu_796_p2),64));
    zext_ln35_7_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_5_fu_806_p2),64));
    zext_ln35_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_fu_753_p2),64));
    zext_ln36_1_fu_4789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_reg_6853),9));
    zext_ln36_2_fu_4792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_1_reg_6858),9));
    zext_ln36_fu_4753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_2_reg_6837),8));
    zext_ln39_fu_4768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(max_dist_reg_6842),32));
    zext_ln55_fu_4827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dists_0_reg_6881),32));
end behav;
