<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
defines: 
time_elapsed: 0.077s
ram usage: 11064 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v</a>
%Warning-COMBDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:28</a>:5: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                                             : ... Suggest blocking assignments (=)
                  ... Use &#34;/* verilator lint_off COMBDLY */&#34; and lint_on around source to disable this message.
                  *** See the manual before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/dlatch_reset.v:26</a>:5: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                                             : ... Suggest blocking assignments (=)

</pre>
</body>