

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 14:42:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.168 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      547|      547|  2.188 us|  2.188 us|  548|  548|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row      |      546|      546|       182|          -|          -|     3|        no|
        | + col     |      180|      180|        30|          -|          -|     6|        no|
        |  ++ prod  |       28|       28|         7|          -|          -|     4|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     142|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|      83|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|      83|     223|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U1  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_215_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln12_fu_285_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln1317_fu_233_p2  |         +|   0|  0|  13|           4|           4|
    |add_ln1319_fu_269_p2  |         +|   0|  0|   7|           5|           5|
    |add_ln16_fu_199_p2    |         +|   0|  0|  13|           5|           5|
    |add_ln8_fu_189_p2     |         +|   0|  0|  10|           2|           1|
    |sub_ln1319_fu_263_p2  |         -|   0|  0|   7|           5|           5|
    |sub_ln16_fu_177_p2    |         -|   0|  0|  13|           5|           5|
    |icmp_ln10_fu_209_p2   |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln12_fu_279_p2   |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln14_fu_291_p2   |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln16_fu_297_p2   |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln8_fu_183_p2    |      icmp|   0|  0|   8|           2|           2|
    |grp_fu_317_p2         |    select|   0|  0|  16|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 142|          47|          40|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |acc_V_fu_74  |   9|          2|   16|         32|
    |ap_NS_fsm    |  45|         11|    1|         11|
    |i_fu_70      |   9|          2|    2|          4|
    |j_reg_114    |   9|          2|    3|          6|
    |k_reg_125    |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  81|         19|   25|         59|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_addr_reg_375       |   4|   0|    4|          0|
    |acc_V_3_reg_417      |  16|   0|   16|          0|
    |acc_V_fu_74          |  16|   0|   16|          0|
    |add_ln10_reg_370     |   3|   0|    3|          0|
    |add_ln12_reg_388     |   3|   0|    3|          0|
    |add_ln8_reg_352      |   2|   0|    2|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |b_addr_reg_380       |   5|   0|    5|          0|
    |c_addr_reg_362       |   5|   0|    5|          0|
    |i_fu_70              |   2|   0|    2|          0|
    |icmp_ln14_reg_393    |   1|   0|    1|          0|
    |icmp_ln16_reg_398    |   1|   0|    1|          0|
    |j_reg_114            |   3|   0|    3|          0|
    |k_reg_125            |   3|   0|    3|          0|
    |sub_ln16_reg_344     |   4|   0|    5|          1|
    |tmp_reg_339          |   2|   0|    4|          2|
    |zext_ln16_1_reg_357  |   3|   0|    5|          2|
    +---------------------+----+----+-----+-----------+
    |Total                |  83|   0|   88|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   16|   ap_memory|             a|         array|
|b_address0  |  out|    5|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   16|   ap_memory|             b|         array|
|c_address0  |  out|    5|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   16|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

